

================================================================
== Vitis HLS Report for 'fft_shift'
================================================================
* Date:           Thu Jun  2 15:54:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.00 ns|  2.474 ns|     4.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      395|      395|  6.320 us|  6.320 us|  396|  396|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_16_1  |       64|       64|         2|          1|          1|    64|       yes|
        |- VITIS_LOOP_22_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IN_R_V_data_V, i8 %IN_R_V_keep_V, i8 %IN_R_V_strb_V, i1 %IN_R_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %IN_R_V_data_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IN_R_V_keep_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IN_R_V_strb_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IN_R_V_last_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_V_data_V, i4 %OUT_R_V_keep_V, i4 %OUT_R_V_strb_V, i1 %OUT_R_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_V_data_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUT_R_V_keep_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUT_R_V_strb_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUT_R_V_last_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_V_data_V, i4 %OUT_I_V_keep_V, i4 %OUT_I_V_strb_V, i1 %OUT_I_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUT_I_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUT_I_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUT_I_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_temp_r = alloca i64 1" [fft_shift.cpp:63]   --->   Operation 29 'alloca' 'in_temp_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_temp_i = alloca i64 1" [fft_shift.cpp:64]   --->   Operation 30 'alloca' 'in_temp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_temp_r = alloca i64 1" [fft_shift.cpp:65]   --->   Operation 31 'alloca' 'out_temp_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%out_temp_i = alloca i64 1" [fft_shift.cpp:66]   --->   Operation 32 'alloca' 'out_temp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%br_ln7 = br void" [fft_shift.cpp:7]   --->   Operation 33 'br' 'br_ln7' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln7, void %.split4, i8 0, void" [fft_shift.cpp:7]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln7 = add i8 %i, i8 1" [fft_shift.cpp:7]   --->   Operation 35 'add' 'add_ln7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.84ns)   --->   "%icmp_ln7 = icmp_eq  i8 %i, i8 128" [fft_shift.cpp:7]   --->   Operation 37 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %.split4, void %_Z10copy_inputRN3hls6streamINS_4axisISt7complexIfELm0ELm0ELm0EEELi0EEEPfS7_.exit.preheader" [fft_shift.cpp:7]   --->   Operation 39 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [fft_shift.cpp:7]   --->   Operation 40 'zext' 'i_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_14 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %IN_R_V_data_V, i8 %IN_R_V_keep_V, i8 %IN_R_V_strb_V, i1 %IN_R_V_last_V"   --->   Operation 42 'read' 'empty_14' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%IN_R_V_data_V_val = extractvalue i81 %empty_14"   --->   Operation 43 'extractvalue' 'IN_R_V_data_V_val' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i64 %IN_R_V_data_V_val" [fft_shift.cpp:9]   --->   Operation 44 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%t_data_M_value = bitcast i32 %trunc_ln9" [fft_shift.cpp:9]   --->   Operation 45 'bitcast' 't_data_M_value' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %IN_R_V_data_V_val, i32 32, i32 63" [fft_shift.cpp:9]   --->   Operation 46 'partselect' 'trunc_ln9_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%t_data_M_value_1 = bitcast i32 %trunc_ln9_1" [fft_shift.cpp:9]   --->   Operation 47 'bitcast' 't_data_M_value_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%in_temp_r_addr = getelementptr i32 %in_temp_r, i64 0, i64 %i_cast" [fft_shift.cpp:10]   --->   Operation 48 'getelementptr' 'in_temp_r_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln10 = store i32 %t_data_M_value, i7 %in_temp_r_addr" [fft_shift.cpp:10]   --->   Operation 49 'store' 'store_ln10' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%in_temp_i_addr = getelementptr i32 %in_temp_i, i64 0, i64 %i_cast" [fft_shift.cpp:11]   --->   Operation 50 'getelementptr' 'in_temp_i_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %t_data_M_value_1, i7 %in_temp_i_addr" [fft_shift.cpp:11]   --->   Operation 51 'store' 'store_ln11' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_Z10copy_inputRN3hls6streamINS_4axisISt7complexIfELm0ELm0ELm0EEELi0EEEPfS7_.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln16, void %.split2, i7 0, void %_Z10copy_inputRN3hls6streamINS_4axisISt7complexIfELm0ELm0ELm0EEELi0EEEPfS7_.exit.preheader" [fft_shift.cpp:16]   --->   Operation 54 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln16 = add i7 %i_1, i7 1" [fft_shift.cpp:16]   --->   Operation 55 'add' 'add_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.81ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i_1, i7 64" [fft_shift.cpp:16]   --->   Operation 57 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 58 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split2, void %.preheader.preheader" [fft_shift.cpp:16]   --->   Operation 59 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.35ns)   --->   "%xor_ln18 = xor i7 %i_1, i7 64" [fft_shift.cpp:18]   --->   Operation 60 'xor' 'xor_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %xor_ln18" [fft_shift.cpp:18]   --->   Operation 61 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%in_temp_r_addr_1 = getelementptr i32 %in_temp_r, i64 0, i64 %zext_ln18" [fft_shift.cpp:18]   --->   Operation 62 'getelementptr' 'in_temp_r_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.23ns)   --->   "%in_temp_r_load = load i7 %in_temp_r_addr_1" [fft_shift.cpp:18]   --->   Operation 63 'load' 'in_temp_r_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%in_temp_i_addr_1 = getelementptr i32 %in_temp_i, i64 0, i64 %zext_ln18" [fft_shift.cpp:19]   --->   Operation 64 'getelementptr' 'in_temp_i_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (1.23ns)   --->   "%in_temp_i_load = load i7 %in_temp_i_addr_1" [fft_shift.cpp:19]   --->   Operation 65 'load' 'in_temp_i_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [fft_shift.cpp:16]   --->   Operation 66 'zext' 'i_1_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fft_shift.cpp:16]   --->   Operation 67 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (1.23ns)   --->   "%in_temp_r_load = load i7 %in_temp_r_addr_1" [fft_shift.cpp:18]   --->   Operation 68 'load' 'in_temp_r_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%out_temp_r_addr = getelementptr i32 %out_temp_r, i64 0, i64 %i_1_cast" [fft_shift.cpp:18]   --->   Operation 69 'getelementptr' 'out_temp_r_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %in_temp_r_load, i7 %out_temp_r_addr" [fft_shift.cpp:18]   --->   Operation 70 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 71 [1/2] (1.23ns)   --->   "%in_temp_i_load = load i7 %in_temp_i_addr_1" [fft_shift.cpp:19]   --->   Operation 71 'load' 'in_temp_i_load' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%out_temp_i_addr = getelementptr i32 %out_temp_i, i64 0, i64 %i_1_cast" [fft_shift.cpp:19]   --->   Operation 72 'getelementptr' 'out_temp_i_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %in_temp_i_load, i7 %out_temp_i_addr" [fft_shift.cpp:19]   --->   Operation 73 'store' 'store_ln19' <Predicate = (!icmp_ln16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10copy_inputRN3hls6streamINS_4axisISt7complexIfELm0ELm0ELm0EEELi0EEEPfS7_.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.42>
ST_6 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 7 <SV = 5> <Delay = 1.23>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln22, void %.split, i7 0, void %.preheader.preheader" [fft_shift.cpp:22]   --->   Operation 76 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.77ns)   --->   "%add_ln22 = add i7 %i_2, i7 1" [fft_shift.cpp:22]   --->   Operation 77 'add' 'add_ln22' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.81ns)   --->   "%icmp_ln22 = icmp_eq  i7 %i_2, i7 64" [fft_shift.cpp:22]   --->   Operation 79 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 80 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void %_Z6fft_shPfS_S_S_.exit" [fft_shift.cpp:22]   --->   Operation 81 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_2" [fft_shift.cpp:22]   --->   Operation 82 'zext' 'i_2_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%in_temp_r_addr_2 = getelementptr i32 %in_temp_r, i64 0, i64 %i_2_cast" [fft_shift.cpp:24]   --->   Operation 83 'getelementptr' 'in_temp_r_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (1.23ns)   --->   "%in_temp_r_load_1 = load i7 %in_temp_r_addr_2" [fft_shift.cpp:24]   --->   Operation 84 'load' 'in_temp_r_load_1' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 85 [1/1] (0.35ns)   --->   "%xor_ln24 = xor i7 %i_2, i7 64" [fft_shift.cpp:24]   --->   Operation 85 'xor' 'xor_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%in_temp_i_addr_2 = getelementptr i32 %in_temp_i, i64 0, i64 %i_2_cast" [fft_shift.cpp:25]   --->   Operation 86 'getelementptr' 'in_temp_i_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.23ns)   --->   "%in_temp_i_load_1 = load i7 %in_temp_i_addr_2" [fft_shift.cpp:25]   --->   Operation 87 'load' 'in_temp_i_load_1' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 6> <Delay = 2.47>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fft_shift.cpp:22]   --->   Operation 88 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 89 [1/2] (1.23ns)   --->   "%in_temp_r_load_1 = load i7 %in_temp_r_addr_2" [fft_shift.cpp:24]   --->   Operation 89 'load' 'in_temp_r_load_1' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %xor_ln24" [fft_shift.cpp:24]   --->   Operation 90 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%out_temp_r_addr_1 = getelementptr i32 %out_temp_r, i64 0, i64 %zext_ln24" [fft_shift.cpp:24]   --->   Operation 91 'getelementptr' 'out_temp_r_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %in_temp_r_load_1, i7 %out_temp_r_addr_1" [fft_shift.cpp:24]   --->   Operation 92 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 93 [1/2] (1.23ns)   --->   "%in_temp_i_load_1 = load i7 %in_temp_i_addr_2" [fft_shift.cpp:25]   --->   Operation 93 'load' 'in_temp_i_load_1' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%out_temp_i_addr_1 = getelementptr i32 %out_temp_i, i64 0, i64 %zext_ln24" [fft_shift.cpp:25]   --->   Operation 94 'getelementptr' 'out_temp_i_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.23ns)   --->   "%store_ln25 = store i32 %in_temp_i_load_1, i7 %out_temp_i_addr_1" [fft_shift.cpp:25]   --->   Operation 95 'store' 'store_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln70 = call void @copy_output, i32 %out_temp_r, i32 %out_temp_i, i32 %OUT_R_V_data_V, i4 %OUT_R_V_keep_V, i4 %OUT_R_V_strb_V, i1 %OUT_R_V_last_V, i32 %OUT_I_V_data_V, i4 %OUT_I_V_keep_V, i4 %OUT_I_V_strb_V, i1 %OUT_I_V_last_V" [fft_shift.cpp:70]   --->   Operation 97 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.23>
ST_10 : Operation 98 [1/2] (1.23ns)   --->   "%call_ln70 = call void @copy_output, i32 %out_temp_r, i32 %out_temp_i, i32 %OUT_R_V_data_V, i4 %OUT_R_V_keep_V, i4 %OUT_R_V_strb_V, i1 %OUT_R_V_last_V, i32 %OUT_I_V_data_V, i4 %OUT_I_V_keep_V, i4 %OUT_I_V_strb_V, i1 %OUT_I_V_last_V" [fft_shift.cpp:70]   --->   Operation 98 'call' 'call_ln70' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [fft_shift.cpp:72]   --->   Operation 99 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 16ns, clock uncertainty: 4.32ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fft_shift.cpp:7) with incoming values : ('add_ln7', fft_shift.cpp:7) [36]  (0.427 ns)

 <State 2>: 2.09ns
The critical path consists of the following:
	'phi' operation ('i', fft_shift.cpp:7) with incoming values : ('add_ln7', fft_shift.cpp:7) [36]  (0 ns)
	'getelementptr' operation ('in_temp_r_addr', fft_shift.cpp:10) [51]  (0 ns)
	'store' operation ('store_ln10', fft_shift.cpp:10) of variable 't.data._M_value', fft_shift.cpp:9 on array 'OUT_temp_R', fft_shift.cpp:63 [52]  (1.24 ns)
	blocking operation 0.849 ns on control path)

 <State 3>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fft_shift.cpp:16) with incoming values : ('add_ln16', fft_shift.cpp:16) [59]  (0.427 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i', fft_shift.cpp:16) with incoming values : ('add_ln16', fft_shift.cpp:16) [59]  (0 ns)
	'xor' operation ('xor_ln18', fft_shift.cpp:18) [68]  (0.354 ns)
	'getelementptr' operation ('in_temp_r_addr_1', fft_shift.cpp:18) [70]  (0 ns)
	'load' operation ('in_temp_r_load', fft_shift.cpp:18) on array 'OUT_temp_R', fft_shift.cpp:63 [71]  (1.24 ns)

 <State 5>: 2.47ns
The critical path consists of the following:
	'load' operation ('in_temp_r_load', fft_shift.cpp:18) on array 'OUT_temp_R', fft_shift.cpp:63 [71]  (1.24 ns)
	'store' operation ('store_ln18', fft_shift.cpp:18) of variable 'in_temp_r_load', fft_shift.cpp:18 on array 'out_temp_r', fft_shift.cpp:65 [73]  (1.24 ns)

 <State 6>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fft_shift.cpp:22) with incoming values : ('add_ln22', fft_shift.cpp:22) [82]  (0.427 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', fft_shift.cpp:22) with incoming values : ('add_ln22', fft_shift.cpp:22) [82]  (0 ns)
	'getelementptr' operation ('in_temp_r_addr_2', fft_shift.cpp:24) [91]  (0 ns)
	'load' operation ('in_temp_r_load_1', fft_shift.cpp:24) on array 'OUT_temp_R', fft_shift.cpp:63 [92]  (1.24 ns)

 <State 8>: 2.47ns
The critical path consists of the following:
	'load' operation ('in_temp_r_load_1', fft_shift.cpp:24) on array 'OUT_temp_R', fft_shift.cpp:63 [92]  (1.24 ns)
	'store' operation ('store_ln24', fft_shift.cpp:24) of variable 'in_temp_r_load_1', fft_shift.cpp:24 on array 'out_temp_r', fft_shift.cpp:65 [96]  (1.24 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ln70', fft_shift.cpp:70) to 'copy_output' [103]  (1.24 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
