---
Title: EEE 304 (Jul 2025)
Placing: 20
Icon: book
publishDate: '2025-01-01T00:00:00Z'
course_type: Undergraduate
summary: Digital Electronics Laboratory
---

<style>
:root{ --brand: #ac1f24; --brand-light: #fbe9ea; }

table:not(.no-stripe){ border-collapse:collapse; border-spacing:0; }
table:not(.no-stripe) tr:nth-child(even){ background:var(--brand-light); }
table:not(.no-stripe) tr:nth-child(odd) { background:#ffffff; }
table:not(.no-stripe) th{ background:var(--brand); color:#fff; }
table:not(.no-stripe) th,
table:not(.no-stripe) td{ border-left:1px solid #fff; border-right:1px solid #fff; padding:.4em .6em; }
table:not(.no-stripe){ border:2px solid #fff; }
</style>


<span style="color:red">For latest announcements and updates, please refer to the Class Team in your **Microsoft Teams** account. Please contact me if you have not been added to the class Team.</style>'

#### Course Outline
**Delivery** -	**Topic**
* Week 01 - **Lecture** on _Introduction to overview of the experiments and projects, Lab Policies, Grading; formation of Teams for design project and lab works_

* Week 02	- **Experiment 01**	_Introduction To Basic Gates and Logic Simplification Techniques with discrete logic and Schematic Capture_
* Week 03 - **Experiment 02**	_Design, Simulation, and Implementation of Arithmetic Circuits using 74 series ICs and VerilogHDL_
* Week 04 - **Project Proposal Presentation**	_Describe specific technical requirements to be attained during the project_
* Week 05 - **Experiment 03**	_Design, Simulation, and Implementation of Combinational Circuits: Decoder/Encoder/Multiplexer Circuit using 74 series ICs and Verilog HDL_
* Week 06 - **Experiment 04**	_Design, Simulation, and Test of Sequential Circuits Using Verilog and Implementation In FPGA_
* Week 07 - **Project Design Presentation**	_Present/demonstrate the technical progress of the project. Describe contextual knowledge to assess societal, health, safety, legal and cultural issues relevant to the project_
* Week 08 - **Experiment 05**	_Design, Simulation and Test of Finite State Machines Using Verilog And Implementation In FPGA._
* Week 09 - **Experiment 06**	_Design, Simulation and Test of an SAP computer Using Verilog And Implementation In FPGA._
* Week 10 - **Project Progress Presentation**	_Present/demonstrate the technical progress of the project. Describe any necessary modification proposed to address public health and safety, cultural, societal, and environmental considerations related to the project_
* Week 11 - **Lab Test** _Lab Test performed on Experiment 1-6_
* Week 12 - **Peer Assessment and Viva** - _Present/demonstrate the technical progress, team and individual contribution and ethical principles applied to the design and implementation of the project, Answer Technical Questions related to the project Individually and ethical principles applied to the design and implementation of the project_
* Week 13 - **Project Demonstration** - _Use multimedia and necessary documentation user manual, video demonstration and project report to clearly communicate the project_



##### Course Outcome


<table style="width:100%;">
<colgroup>
<col style="width: 6%" />
<col style="width: 39%" />
<col style="width: 11%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr>
<th>CO No.</th>
<th>CO Statement</th>
<th style="text-align: center;">Corresponding PO(s)*</th>
<th style="text-align: center;">Domains and Taxonomy level(s)**</th>
<th style="text-align: center;">Delivery Method(s) and Activity(-ies)</th>
<th style="text-align: center;">Assessment Tool(s)</th>
</tr>
</thead>
<tbody>
<tr>
<th>CO1</th>
<td><strong>Build</strong> digital electronic circuits using 74 series gates in breadboards</td>
<td style="text-align: center;">PO(a)</td>
<td style="text-align: center;">P3</td>
<td style="text-align: center;"><p>Labwork</p>
<p>Labtest</p></td>
<td style="text-align: center;"><p>Lab Performance</p>
<p>Lab Report</p>
<p>Lab Test</p>
<p>Quiz</p></td>
</tr>
<tr>
<th>CO2</th>
<td><strong>Construct</strong> Verilog programs and logic circuits for solving problems related to digital electronics, understanding the practical limitations</td>
<td style="text-align: center;">PO(e)</td>
<td style="text-align: center;">P5</td>
<td style="text-align: center;"><p>Labwork</p>
<p>Labtest</p></td>
<td style="text-align: center;"><p>Lab Performance</p>
<p>Lab Report</p>
<p>Lab Test</p>
<p>Quiz</p>
<p>Project Report</p></td>
</tr>
<tr>
<th>CO3</th>
<td><strong>design</strong> a digital system to solve a relevant problem with due considerations to public health and safety, societal, cultural and environmental consideration</td>
<td style="text-align: center;">PO(c)</td>
<td style="text-align: center;">P7</td>
<td style="text-align: center;">--</td>
<td style="text-align: center;">Project Demonstration, Project Report</td>
</tr>
<tr>
<th>CO4</th>
<td><strong>demonstrate</strong> application of ethical principles and practices in the project, and <strong>evaluate</strong> peer team members ethically</td>
<td style="text-align: center;">PO(h)</td>
<td style="text-align: center;">A3</td>
<td style="text-align: center;">--</td>
<td style="text-align: center;">Peer evaluation, Report</td>
</tr>
<tr>
<th>CO5</th>
<td><strong>work</strong> effectively as an individual and as a team member towards the successful completion of the project</td>
<td style="text-align: center;">PO(i)</td>
<td style="text-align: center;">P4</td>
<td style="text-align: center;">--</td>
<td style="text-align: center;">Viva, Peer evaluation</td>
</tr>
<tr>
<th>CO6</th>
<td><strong>report</strong> effectively on the design done for CO3 with presentation, user-manual and detailed report</td>
<td style="text-align: center;">PO(j)</td>
<td style="text-align: center;">A3</td>
<td style="text-align: center;">--</td>
<td style="text-align: center;"><p>Video Presentation</p>
<p>Project Report</p></td>
</tr>
</tbody>
</table>