Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 21:34:06 2024
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------+-------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                   Instance                   |                      Module                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------+-------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top_level                                    |                                           (top) |       1552 |       1536 |       0 |   16 | 1051 |     42 |     12 |          1 |
|   (top_level)                                |                                           (top) |         18 |          2 |       0 |   16 |  144 |      0 |      0 |          1 |
|   bc                                         |                                    bram_counter |          5 |          5 |       0 |    0 |    6 |      0 |      0 |          0 |
|   blue_ser                                   |                                 tmds_serializer |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   crw                                        |                                camera_registers |        108 |        108 |       0 |    0 |  106 |      0 |      0 |          0 |
|     (crw)                                    |                                camera_registers |          8 |          8 |       0 |    0 |   43 |      0 |      0 |          0 |
|     aia                                      |                                  addr_increment |          9 |          9 |       0 |    0 |   10 |      0 |      0 |          0 |
|     sccb_c                                   |                                      i2c_master |         91 |         91 |       0 |    0 |   53 |      0 |      0 |          0 |
|   frame_buffer_onboard                       |                                   blk_mem_gen_1 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|     (frame_buffer_onboard)                   |                                   blk_mem_gen_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     U0                                       |                 blk_mem_gen_1blk_mem_gen_v8_4_8 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|       (U0)                                   |                 blk_mem_gen_1blk_mem_gen_v8_4_8 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst_blk_mem_gen                       |           blk_mem_gen_1blk_mem_gen_v8_4_8_synth |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|         gnbram.gnativebmg.native_blk_mem_gen |                    blk_mem_gen_1blk_mem_gen_top |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|   frame_buffer_sad                           |                              blk_mem_gen_1_HD83 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|     (frame_buffer_sad)                       |                              blk_mem_gen_1_HD83 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     U0                                       |            blk_mem_gen_1blk_mem_gen_v8_4_8_HD84 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|       (U0)                                   |            blk_mem_gen_1blk_mem_gen_v8_4_8_HD84 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst_blk_mem_gen                       |      blk_mem_gen_1blk_mem_gen_v8_4_8_synth_HD85 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|         gnbram.gnativebmg.native_blk_mem_gen |               blk_mem_gen_1blk_mem_gen_top_HD86 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|   frame_buffer_spi                           |                              blk_mem_gen_1_HD44 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|     (frame_buffer_spi)                       |                              blk_mem_gen_1_HD44 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     U0                                       |            blk_mem_gen_1blk_mem_gen_v8_4_8_HD45 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|       (U0)                                   |            blk_mem_gen_1blk_mem_gen_v8_4_8_HD45 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst_blk_mem_gen                       |      blk_mem_gen_1blk_mem_gen_v8_4_8_synth_HD46 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|         gnbram.gnativebmg.native_blk_mem_gen |               blk_mem_gen_1blk_mem_gen_top_HD47 |         94 |         94 |       0 |    0 |   20 |     14 |      1 |          0 |
|   green_ser                                  |                               tmds_serializer_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   hcounter                                   |                                   evt_counter_2 |         16 |         16 |       0 |    0 |    9 |      0 |      0 |          0 |
|   lb_onboard                                 |                                     line_buffer |         29 |         29 |       0 |    0 |   32 |      0 |      4 |          0 |
|     (lb_onboard)                             |                                     line_buffer |          1 |          1 |       0 |    0 |   32 |      0 |      0 |          0 |
|     genblk1[0].line_buffer_ram               |  xilinx_true_dual_port_read_first_1_clock_ram_8 |          9 |          9 |       0 |    0 |    0 |      0 |      1 |          0 |
|     genblk1[1].line_buffer_ram               |  xilinx_true_dual_port_read_first_1_clock_ram_9 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|     genblk1[2].line_buffer_ram               | xilinx_true_dual_port_read_first_1_clock_ram_10 |          9 |          9 |       0 |    0 |    0 |      0 |      1 |          0 |
|     genblk1[3].line_buffer_ram               | xilinx_true_dual_port_read_first_1_clock_ram_11 |          9 |          9 |       0 |    0 |    0 |      0 |      1 |          0 |
|   lb_spi                                     |                                   line_buffer_1 |         41 |         41 |       0 |    0 |   85 |      0 |      4 |          0 |
|     (lb_spi)                                 |                                   line_buffer_1 |         13 |         13 |       0 |    0 |   85 |      0 |      0 |          0 |
|     genblk1[0].line_buffer_ram               |    xilinx_true_dual_port_read_first_1_clock_ram |          9 |          9 |       0 |    0 |    0 |      0 |      1 |          0 |
|     genblk1[1].line_buffer_ram               |  xilinx_true_dual_port_read_first_1_clock_ram_5 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|     genblk1[2].line_buffer_ram               |  xilinx_true_dual_port_read_first_1_clock_ram_6 |          9 |          9 |       0 |    0 |    0 |      0 |      1 |          0 |
|     genblk1[3].line_buffer_ram               |  xilinx_true_dual_port_read_first_1_clock_ram_7 |          9 |          9 |       0 |    0 |    0 |      0 |      1 |          0 |
|   lr                                         |                           luminance_reconstruct |         28 |         28 |       0 |    0 |   30 |      0 |      0 |          0 |
|   red_ser                                    |                               tmds_serializer_2 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|   registers                                  |               xilinx_single_port_ram_read_first |          6 |          6 |       0 |    0 |    0 |      0 |      1 |          0 |
|   sad_module                                 |                                             sad |        692 |        692 |       0 |    0 |  473 |      0 |      0 |          0 |
|   spi_address                                |                                    addr_counter |         24 |         24 |       0 |    0 |   18 |      0 |      0 |          0 |
|     hcounter                                 |                                spec_evt_counter |         11 |         11 |       0 |    0 |   10 |      0 |      0 |          0 |
|     vcounter                                 |                spec_evt_counter__parameterized0 |         13 |         13 |       0 |    0 |    8 |      0 |      0 |          0 |
|   spi_receive                                |                               spi_receive_con_2 |         10 |         10 |       0 |    0 |   13 |      0 |      0 |          0 |
|   tmds_blue                                  |                                    tmds_encoder |         79 |         79 |       0 |    0 |   14 |      0 |      0 |          0 |
|   tmds_green                                 |                                  tmds_encoder_3 |         76 |         76 |       0 |    0 |   14 |      0 |      0 |          0 |
|   tmds_red                                   |                                  tmds_encoder_4 |         75 |         75 |       0 |    0 |   14 |      0 |      0 |          0 |
|   vcounter                                   |                   evt_counter_2__parameterized0 |         16 |         16 |       0 |    0 |    8 |      0 |      0 |          0 |
|   vsg                                        |                                   video_sig_gen |         46 |         46 |       0 |    0 |   24 |      0 |      0 |          0 |
|   wizard_hdmi                                |                                 cw_hdmi_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   wizard_migcam                              |                                 cw_fast_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   wizard_sad                                 |                            clk_wiz_half_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
+----------------------------------------------+-------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


