{"Source Block": ["hdl/library/xilinx/common/ad_serdes_clk.v@100:140@HdlStmIf", "      .I(clk_in_p));\n  end\n  endgenerate\n\n  generate\n  if (MMCM_OR_BUFR_N == 1) begin\n  ad_mmcm_drp #(\n    .MMCM_DEVICE_TYPE (DEVICE_TYPE),\n    .MMCM_CLKIN_PERIOD (MMCM_CLKIN_PERIOD),\n    .MMCM_CLKIN2_PERIOD (MMCM_CLKIN_PERIOD),\n    .MMCM_VCO_DIV (MMCM_VCO_DIV),\n    .MMCM_VCO_MUL (MMCM_VCO_MUL),\n    .MMCM_CLK0_DIV (MMCM_CLK0_DIV),\n    .MMCM_CLK0_PHASE (0.0),\n    .MMCM_CLK1_DIV (MMCM_CLK1_DIV),\n    .MMCM_CLK1_PHASE (0.0),\n    .MMCM_CLK2_DIV (MMCM_CLK0_DIV),\n    .MMCM_CLK2_PHASE (90.0))\n  i_mmcm_drp (\n    .clk (clk_in_s),\n    .clk2 (1'b0),\n    .clk_sel (1'b1),\n    .mmcm_rst (rst),\n    .mmcm_clk_0 (clk),\n    .mmcm_clk_1 (div_clk),\n    .mmcm_clk_2 (out_clk),\n    .up_clk (up_clk),\n    .up_rstn (up_rstn),\n    .up_drp_sel (up_drp_sel),\n    .up_drp_wr (up_drp_wr),\n    .up_drp_addr (up_drp_addr),\n    .up_drp_wdata (up_drp_wdata[15:0]),\n    .up_drp_rdata (up_drp_rdata[15:0]),\n    .up_drp_ready (up_drp_ready),\n    .up_drp_locked (up_drp_locked));\n  end\n\n  if (MMCM_OR_BUFR_N == 0) begin\n  BUFIO i_clk_buf (\n    .I (clk_in_s),\n    .O (clk));\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[106, "  ad_mmcm_drp #(\n"], [107, "    .MMCM_DEVICE_TYPE (DEVICE_TYPE),\n"], [108, "    .MMCM_CLKIN_PERIOD (MMCM_CLKIN_PERIOD),\n"], [109, "    .MMCM_CLKIN2_PERIOD (MMCM_CLKIN_PERIOD),\n"], [110, "    .MMCM_VCO_DIV (MMCM_VCO_DIV),\n"], [111, "    .MMCM_VCO_MUL (MMCM_VCO_MUL),\n"], [112, "    .MMCM_CLK0_DIV (MMCM_CLK0_DIV),\n"], [113, "    .MMCM_CLK0_PHASE (0.0),\n"], [114, "    .MMCM_CLK1_DIV (MMCM_CLK1_DIV),\n"], [115, "    .MMCM_CLK1_PHASE (0.0),\n"], [116, "    .MMCM_CLK2_DIV (MMCM_CLK0_DIV),\n"], [117, "    .MMCM_CLK2_PHASE (90.0))\n"], [118, "  i_mmcm_drp (\n"], [119, "    .clk (clk_in_s),\n"], [120, "    .clk2 (1'b0),\n"], [121, "    .clk_sel (1'b1),\n"], [122, "    .mmcm_rst (rst),\n"], [123, "    .mmcm_clk_0 (clk),\n"], [124, "    .mmcm_clk_1 (div_clk),\n"], [125, "    .mmcm_clk_2 (out_clk),\n"], [126, "    .up_clk (up_clk),\n"], [127, "    .up_rstn (up_rstn),\n"], [128, "    .up_drp_sel (up_drp_sel),\n"], [129, "    .up_drp_wr (up_drp_wr),\n"], [130, "    .up_drp_addr (up_drp_addr),\n"], [131, "    .up_drp_wdata (up_drp_wdata[15:0]),\n"], [132, "    .up_drp_rdata (up_drp_rdata[15:0]),\n"], [133, "    .up_drp_ready (up_drp_ready),\n"], [134, "    .up_drp_locked (up_drp_locked));\n"], [135, "  end\n"]], "Add": [[135, "    ad_mmcm_drp #(\n"], [135, "      .MMCM_DEVICE_TYPE (DEVICE_TYPE),\n"], [135, "      .MMCM_CLKIN_PERIOD (MMCM_CLKIN_PERIOD),\n"], [135, "      .MMCM_CLKIN2_PERIOD (MMCM_CLKIN_PERIOD),\n"], [135, "      .MMCM_VCO_DIV (MMCM_VCO_DIV),\n"], [135, "      .MMCM_VCO_MUL (MMCM_VCO_MUL),\n"], [135, "      .MMCM_CLK0_DIV (MMCM_CLK0_DIV),\n"], [135, "      .MMCM_CLK0_PHASE (0.0),\n"], [135, "      .MMCM_CLK1_DIV (MMCM_CLK1_DIV),\n"], [135, "      .MMCM_CLK1_PHASE (0.0),\n"], [135, "      .MMCM_CLK2_DIV (MMCM_CLK0_DIV),\n"], [135, "      .MMCM_CLK2_PHASE (90.0))\n"], [135, "    i_mmcm_drp (\n"], [135, "      .clk (clk_in_s),\n"], [135, "      .clk2 (1'b0),\n"], [135, "      .clk_sel (1'b1),\n"], [135, "      .mmcm_rst (rst),\n"], [135, "      .mmcm_clk_0 (clk),\n"], [135, "      .mmcm_clk_1 (div_clk),\n"], [135, "      .mmcm_clk_2 (out_clk),\n"], [135, "      .up_clk (up_clk),\n"], [135, "      .up_rstn (up_rstn),\n"], [135, "      .up_drp_sel (up_drp_sel),\n"], [135, "      .up_drp_wr (up_drp_wr),\n"], [135, "      .up_drp_addr (up_drp_addr),\n"], [135, "      .up_drp_wdata (up_drp_wdata[15:0]),\n"], [135, "      .up_drp_rdata (up_drp_rdata[15:0]),\n"], [135, "      .up_drp_ready (up_drp_ready),\n"], [135, "      .up_drp_locked (up_drp_locked));\n"], [135, "    end\n"], [135, "  endgenerate\n"], [135, "  generate\n"]]}}