--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1244 paths analyzed, 341 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.153ns.
--------------------------------------------------------------------------------
Slack:                  15.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.184 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.BQ       Tcko                  0.430   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X4Y33.B1       net (fanout=1)        0.721   M_counter_q[1]
    SLICE_X4Y33.COUT     Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[3]
                                                       M_counter_q[1]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[3]
    SLICE_X4Y34.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
    SLICE_X4Y35.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (2.030ns logic, 2.065ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  15.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.184 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.AQ       Tcko                  0.430   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X4Y33.A2       net (fanout=1)        0.721   M_counter_q[0]
    SLICE_X4Y33.COUT     Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[3]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[3]
    SLICE_X4Y34.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
    SLICE_X4Y35.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (2.021ns logic, 2.065ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  15.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.BQ       Tcko                  0.430   M_counter_q[7]
                                                       M_counter_q_5
    SLICE_X4Y34.B1       net (fanout=1)        0.721   M_counter_q[5]
    SLICE_X4Y34.COUT     Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
                                                       M_counter_q[5]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
    SLICE_X4Y35.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.937ns logic, 2.062ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  15.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X4Y34.A2       net (fanout=1)        0.721   M_counter_q[4]
    SLICE_X4Y34.COUT     Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
                                                       M_counter_q[4]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
    SLICE_X4Y35.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.928ns logic, 2.062ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.985ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.184 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.DQ       Tcko                  0.430   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X4Y33.D2       net (fanout=1)        0.782   M_counter_q[3]
    SLICE_X4Y33.COUT     Topcyd                0.312   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[3]
                                                       M_counter_q[3]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[3]
    SLICE_X4Y34.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
    SLICE_X4Y35.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (1.859ns logic, 2.126ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  15.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.184 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.CQ       Tcko                  0.430   M_counter_q[3]
                                                       M_counter_q_2
    SLICE_X4Y33.C1       net (fanout=1)        0.727   M_counter_q[2]
    SLICE_X4Y33.COUT     Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[3]
                                                       M_counter_q[2]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[3]
    SLICE_X4Y34.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
    SLICE_X4Y35.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.875ns logic, 2.071ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  16.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_9 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.184 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_9 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.BQ       Tcko                  0.430   M_counter_q[11]
                                                       M_counter_q_9
    SLICE_X4Y35.B1       net (fanout=1)        0.721   M_counter_q[9]
    SLICE_X4Y35.COUT     Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       M_counter_q[9]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (1.844ns logic, 2.059ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  16.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.184 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.AQ       Tcko                  0.430   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X4Y35.A2       net (fanout=1)        0.721   M_counter_q[8]
    SLICE_X4Y35.COUT     Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       M_counter_q[8]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (1.835ns logic, 2.059ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  16.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.DQ       Tcko                  0.430   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X4Y34.D2       net (fanout=1)        0.782   M_counter_q[7]
    SLICE_X4Y34.COUT     Topcyd                0.312   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
                                                       M_counter_q[7]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
    SLICE_X4Y35.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.766ns logic, 2.123ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  16.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_6 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.850ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_6 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.CQ       Tcko                  0.430   M_counter_q[7]
                                                       M_counter_q_6
    SLICE_X4Y34.C1       net (fanout=1)        0.727   M_counter_q[6]
    SLICE_X4Y34.COUT     Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
                                                       M_counter_q[6]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[7]
    SLICE_X4Y35.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (1.782ns logic, 2.068ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  16.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_13 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_13 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.BQ       Tcko                  0.430   M_counter_q[15]
                                                       M_counter_q_13
    SLICE_X4Y36.B1       net (fanout=1)        0.721   M_counter_q[13]
    SLICE_X4Y36.COUT     Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       M_counter_q[13]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.751ns logic, 2.056ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  16.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_12 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_12 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   M_counter_q[15]
                                                       M_counter_q_12
    SLICE_X4Y36.A2       net (fanout=1)        0.721   M_counter_q[12]
    SLICE_X4Y36.COUT     Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       M_counter_q[12]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.742ns logic, 2.056ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  16.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.184 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.DQ       Tcko                  0.430   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X4Y35.D2       net (fanout=1)        0.782   M_counter_q[11]
    SLICE_X4Y35.COUT     Topcyd                0.312   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       M_counter_q[11]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (1.673ns logic, 2.120ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  16.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_10 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.184 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_10 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.CQ       Tcko                  0.430   M_counter_q[11]
                                                       M_counter_q_10
    SLICE_X4Y35.C1       net (fanout=1)        0.727   M_counter_q[10]
    SLICE_X4Y35.COUT     Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
                                                       M_counter_q[10]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[11]
    SLICE_X4Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (1.689ns logic, 2.065ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  16.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_17 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_17 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.BQ       Tcko                  0.430   M_counter_q[19]
                                                       M_counter_q_17
    SLICE_X4Y37.B1       net (fanout=1)        0.721   M_counter_q[17]
    SLICE_X4Y37.COUT     Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       M_counter_q[17]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.658ns logic, 2.053ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  16.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_16 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_16 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_counter_q[19]
                                                       M_counter_q_16
    SLICE_X4Y37.A2       net (fanout=1)        0.721   M_counter_q[16]
    SLICE_X4Y37.COUT     Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       M_counter_q[16]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.649ns logic, 2.053ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  16.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_15 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_15 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   M_counter_q[15]
                                                       M_counter_q_15
    SLICE_X4Y36.D2       net (fanout=1)        0.782   M_counter_q[15]
    SLICE_X4Y36.COUT     Topcyd                0.312   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       M_counter_q[15]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.580ns logic, 2.117ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  16.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.184 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.CQ       Tcko                  0.430   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X4Y36.C1       net (fanout=1)        0.727   M_counter_q[14]
    SLICE_X4Y36.COUT     Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
                                                       M_counter_q[14]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[15]
    SLICE_X4Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (1.596ns logic, 2.062ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  16.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_21 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_21 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.BQ       Tcko                  0.430   M_counter_q[23]
                                                       M_counter_q_21
    SLICE_X4Y38.B1       net (fanout=1)        0.721   M_counter_q[21]
    SLICE_X4Y38.COUT     Topcyb                0.483   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       M_counter_q[21]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.565ns logic, 2.050ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  16.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.430   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X4Y38.A2       net (fanout=1)        0.721   M_counter_q[20]
    SLICE_X4Y38.COUT     Topcya                0.474   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       M_counter_q[20]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.556ns logic, 2.050ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  16.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.DQ       Tcko                  0.430   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X4Y37.D2       net (fanout=1)        0.782   M_counter_q[19]
    SLICE_X4Y37.COUT     Topcyd                0.312   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       M_counter_q[19]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.487ns logic, 2.114ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  16.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.476   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y38.A2       net (fanout=1)        1.155   M_state_q_FSM_FFd1_1
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0176_inv1
    SLICE_X5Y33.CE       net (fanout=7)        1.304   _n0176_inv
    SLICE_X5Y33.CLK      Tceck                 0.408   M_counter_q[3]
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.119ns logic, 2.459ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  16.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_18 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.562ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.184 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_18 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.CQ       Tcko                  0.430   M_counter_q[19]
                                                       M_counter_q_18
    SLICE_X4Y37.C1       net (fanout=1)        0.727   M_counter_q[18]
    SLICE_X4Y37.COUT     Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
                                                       M_counter_q[18]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<19>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[19]
    SLICE_X4Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (1.503ns logic, 2.059ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  16.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.476   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y38.A2       net (fanout=1)        1.155   M_state_q_FSM_FFd1_1
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0176_inv1
    SLICE_X5Y33.CE       net (fanout=7)        1.304   _n0176_inv
    SLICE_X5Y33.CLK      Tceck                 0.390   M_counter_q[3]
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.101ns logic, 2.459ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  16.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.476   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y38.A2       net (fanout=1)        1.155   M_state_q_FSM_FFd1_1
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0176_inv1
    SLICE_X5Y33.CE       net (fanout=7)        1.304   _n0176_inv
    SLICE_X5Y33.CLK      Tceck                 0.382   M_counter_q[3]
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (1.093ns logic, 2.459ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.476   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X6Y38.A2       net (fanout=1)        1.155   M_state_q_FSM_FFd1_1
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0176_inv1
    SLICE_X5Y33.CE       net (fanout=7)        1.304   _n0176_inv
    SLICE_X5Y33.CLK      Tceck                 0.365   M_counter_q[3]
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.076ns logic, 2.459ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_25 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_25 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.BQ       Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_25
    SLICE_X4Y39.B1       net (fanout=1)        0.743   M_counter_q[25]
    SLICE_X4Y39.CMUX     Topbc                 0.650   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       M_counter_q[25]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.453ns logic, 2.069ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  16.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.DQ       Tcko                  0.430   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X4Y38.D2       net (fanout=1)        0.782   M_counter_q[23]
    SLICE_X4Y38.COUT     Topcyd                0.312   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       M_counter_q[23]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (1.394ns logic, 2.111ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.AQ       Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_24
    SLICE_X4Y39.A2       net (fanout=1)        0.721   M_counter_q[24]
    SLICE_X4Y39.CMUX     Topac                 0.633   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       M_counter_q[24]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.436ns logic, 2.047ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  16.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_22 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_22 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.CQ       Tcko                  0.430   M_counter_q[23]
                                                       M_counter_q_22
    SLICE_X4Y38.C1       net (fanout=1)        0.727   M_counter_q[22]
    SLICE_X4Y38.COUT     Topcyc                0.328   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
                                                       M_counter_q[22]_rt
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy<23>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[27]_GND_1_o_add_81_OUT_cy[23]
    SLICE_X4Y39.CMUX     Tcinc                 0.279   M_counter_q[27]_GND_1_o_add_81_OUT[27]
                                                       Madd_M_counter_q[27]_GND_1_o_add_81_OUT_xor<27>
    SLICE_X5Y39.C2       net (fanout=1)        1.326   M_counter_q[27]_GND_1_o_add_81_OUT[26]
    SLICE_X5Y39.CLK      Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d381
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.410ns logic, 2.056ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_state_q_FSM_FFd3_1/SR
  Logical resource: M_state_q_FSM_FFd2_1/SR
  Location pin: SLICE_X6Y38.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X2Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X3Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X5Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X5Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X5Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X5Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X5Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X5Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X5Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X5Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X5Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.153|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1244 paths, 0 nets, and 393 connections

Design statistics:
   Minimum period:   4.153ns{1}   (Maximum frequency: 240.790MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 05 12:17:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



