Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 26 11:29:19 2023
| Host         : TOR00094 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.750        0.000                      0               147835        0.044        0.000                      0               147391        0.264        0.000                       0                 85159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
axi_c2c_selio_rx_clk_in                 {0.000 5.000}        10.000          100.000         
  clk_out                               {2.500 7.500}        10.000          100.000         
  clkfbout                              {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1       {0.000 16.276}       32.552          30.720          
  clk_out1_design_1_clk_wiz_0_0         {0.000 16.276}       32.552          30.720          
  clkfbout_design_1_clk_wiz_0_0         {0.000 16.276}       32.552          30.720          
prm_clk_40                              {0.000 12.500}       25.000          40.000          
  axi_periph_clk_design_1_CLK_COMMON_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_CLK_COMMON_0        {0.000 12.500}       25.000          40.000          
  clkfbout_design_1_clk_DSP_0           {0.000 12.500}       25.000          40.000          
  delay_clk_design_1_CLK_COMMON_0       {0.000 2.500}        5.000           200.000         
  sample_rate_30_72_design_1_clk_DSP_0  {0.000 16.276}       32.552          30.720          
prm_clk_ad1                             {0.000 2.000}        4.000           250.000         
prm_clk_ad2                             {0.000 2.000}        4.000           250.000         
prm_clk_ad3                             {0.000 2.000}        4.000           250.000         
prm_clk_ad4                             {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_c2c_selio_rx_clk_in                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out                                     6.162        0.000                      0                 1702        0.066        0.000                      0                 1402        4.232        0.000                       0                   856  
  clkfbout                                                                                                                                                                                8.592        0.000                       0                     3  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                        11.276        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0               7.783        0.000                      0                80465        0.044        0.000                      0                80465       15.876        0.000                       0                 63558  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                          31.144        0.000                       0                     3  
prm_clk_40                                                                                                                                                                                7.500        0.000                       0                     2  
  axi_periph_clk_design_1_CLK_COMMON_0        2.677        0.000                      0                31428        0.067        0.000                      0                31339        2.500        0.000                       0                 13816  
  clkfbout_design_1_CLK_COMMON_0                                                                                                                                                         23.592        0.000                       0                     3  
  clkfbout_design_1_clk_DSP_0                                                                                                                                                            23.592        0.000                       0                     3  
  delay_clk_design_1_CLK_COMMON_0             4.143        0.000                      0                   17        0.108        0.000                      0                   17        0.264        0.000                       0                    29  
  sample_rate_30_72_design_1_clk_DSP_0       16.713        0.000                      0                 5831        0.066        0.000                      0                 5831       15.508        0.000                       0                  1017  
prm_clk_ad1                                   1.463        0.000                      0                 2787        0.100        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad2                                   0.750        0.000                      0                 3142        0.091        0.000                      0                 3142        1.600        0.000                       0                  1784  
prm_clk_ad3                                   0.790        0.000                      0                 2787        0.104        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad4                                   1.287        0.000                      0                 1595        0.085        0.000                      0                 1595        1.600        0.000                       0                   923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_periph_clk_design_1_CLK_COMMON_0  clk_out                                     9.342        0.000                      0                   21                                                                        
sample_rate_30_72_design_1_clk_DSP_0  clk_out1_design_1_clk_wiz_0_0              27.571        0.000                      0                   53        0.579        0.000                      0                   53  
clk_out                               axi_periph_clk_design_1_CLK_COMMON_0        6.129        0.000                      0                   43                                                                        
clk_out1_design_1_clk_wiz_0_0         sample_rate_30_72_design_1_clk_DSP_0       14.203        0.000                      0                  890        0.999        0.000                      0                  890  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     axi_periph_clk_design_1_CLK_COMMON_0  axi_periph_clk_design_1_CLK_COMMON_0        3.866        0.000                      0                 2254        0.374        0.000                      0                 2254  
**async_default**                     clk_out                               clk_out                                    12.323        0.000                      0                   17        0.520        0.000                      0                   17  
**async_default**                     sample_rate_30_72_design_1_clk_DSP_0  clk_out1_design_1_clk_wiz_0_0              14.223        0.000                      0                14164        2.270        0.000                      0                14164  
**async_default**                     axi_periph_clk_design_1_CLK_COMMON_0  delay_clk_design_1_CLK_COMMON_0             3.152        0.000                      0                   12        0.161        0.000                      0                   12  
**async_default**                     prm_clk_ad1                           prm_clk_ad1                                 1.671        0.000                      0                  282        0.317        0.000                      0                  282  
**async_default**                     prm_clk_ad2                           prm_clk_ad2                                 2.223        0.000                      0                  310        0.316        0.000                      0                  310  
**async_default**                     prm_clk_ad3                           prm_clk_ad3                                 1.927        0.000                      0                  282        0.294        0.000                      0                  282  
**async_default**                     prm_clk_ad4                           prm_clk_ad4                                 2.119        0.000                      0                  174        0.320        0.000                      0                  174  
**async_default**                     sample_rate_30_72_design_1_clk_DSP_0  sample_rate_30_72_design_1_clk_DSP_0       15.935        0.000                      0                  504        0.601        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_c2c_selio_rx_clk_in
  To Clock:  axi_c2c_selio_rx_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_c2c_selio_rx_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI_TX_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        6.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.557ns  (logic 0.223ns (6.270%)  route 3.334ns (93.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.334     3.557    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/AR[0]
    SLICE_X12Y120        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.281     9.719    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[17]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.557ns  (logic 0.223ns (6.270%)  route 3.334ns (93.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.334     3.557    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/AR[0]
    SLICE_X12Y120        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.281     9.719    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[23]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.557ns  (logic 0.223ns (6.270%)  route 3.334ns (93.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.334     3.557    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/AR[0]
    SLICE_X12Y120        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.281     9.719    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[30]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.557ns  (logic 0.223ns (6.270%)  route 3.334ns (93.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.334     3.557    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/AR[0]
    SLICE_X12Y120        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.281     9.719    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0_reg[31]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.510ns  (logic 0.223ns (6.354%)  route 3.287ns (93.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.287     3.510    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/AR[0]
    SLICE_X10Y117        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.281     9.719    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.510ns  (logic 0.223ns (6.354%)  route 3.287ns (93.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.287     3.510    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/AR[0]
    SLICE_X10Y117        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.281     9.719    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[25]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.510ns  (logic 0.223ns (6.354%)  route 3.287ns (93.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.287     3.510    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/AR[0]
    SLICE_X10Y117        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.281     9.719    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[28]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/wr_ptr_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.570ns  (logic 0.223ns (6.246%)  route 3.347ns (93.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.347     3.570    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X16Y123        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y123        FDCE (Recov_fdce_C_CLR)     -0.187     9.813    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.495ns  (logic 0.690ns (19.744%)  route 2.805ns (80.256%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.594ns = ( 13.094 - 12.500 ) 
    Source Clock Delay      (SCD):    0.497ns = ( 2.997 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.524     2.997    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X6Y110         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.259     3.256 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/Q
                         net (fo=106, routed)         1.706     4.962    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[6]
    SLICE_X1Y118         LUT5 (Prop_lut5_I1_O)        0.049     5.011 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[23]_i_2/O
                         net (fo=27, routed)          1.099     6.110    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_1
    SLICE_X11Y114        LUT3 (Prop_lut3_I2_O)        0.136     6.246 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.246    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_i_1_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.439 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.439    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.492    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0
    SLICE_X11Y115        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    16.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    10.006 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.331    13.094    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X11Y115        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/C
                         clock pessimism             -0.201    12.892    
                         clock uncertainty           -0.067    12.825    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)       -0.066    12.759    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/wr_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.570ns  (logic 0.223ns (6.246%)  route 3.347ns (93.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.347     3.570    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X16Y123        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y123        FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  6.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 3.531 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns = ( 3.172 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.639     3.172    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X17Y112        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_fdre_C_Q)         0.100     3.272 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.094     3.366    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB1
    SLICE_X18Y112        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.859     3.531    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X18Y112        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.347     3.185    
    SLICE_X18Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.300    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 3.533 - 2.500 ) 
    Source Clock Delay      (SCD):    0.671ns = ( 3.171 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.638     3.171    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X19Y113        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y113        FDRE (Prop_fdre_C_Q)         0.100     3.271 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/Q
                         net (fo=1, routed)           0.136     3.407    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIB0
    SLICE_X18Y111        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.861     3.533    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X18Y111        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.347     3.187    
    SLICE_X18Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.319    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 3.533 - 2.500 ) 
    Source Clock Delay      (SCD):    0.673ns = ( 3.173 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.640     3.173    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X16Y110        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y110        FDRE (Prop_fdre_C_Q)         0.118     3.291 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[13]/Q
                         net (fo=1, routed)           0.094     3.385    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIA1
    SLICE_X18Y111        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.861     3.533    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X18Y111        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.347     3.187    
    SLICE_X18Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.295    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.030%)  route 0.138ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 3.531 - 2.500 ) 
    Source Clock Delay      (SCD):    0.671ns = ( 3.171 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.638     3.171    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X19Y113        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y113        FDRE (Prop_fdre_C_Q)         0.100     3.271 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[2]/Q
                         net (fo=1, routed)           0.138     3.409    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB0
    SLICE_X18Y112        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.859     3.531    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X18Y112        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.347     3.185    
    SLICE_X18Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.317    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 3.533 - 2.500 ) 
    Source Clock Delay      (SCD):    0.671ns = ( 3.171 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.638     3.171    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X17Y113        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDRE (Prop_fdre_C_Q)         0.100     3.271 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[6]/Q
                         net (fo=1, routed)           0.144     3.414    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/DIA0
    SLICE_X16Y111        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.861     3.533    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X16Y111        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.347     3.187    
    SLICE_X16Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.318    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.182ns  (logic 0.100ns (55.087%)  route 0.082ns (44.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 3.560 - 2.500 ) 
    Source Clock Delay      (SCD):    0.703ns = ( 3.203 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.670     3.203    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X3Y117         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     3.303 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/Q
                         net (fo=1, routed)           0.082     3.384    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg_n_0_[0]
    SLICE_X2Y117         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.888     3.560    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X2Y117         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[1]/C
                         clock pessimism             -0.347     3.214    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.063     3.277    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 3.533 - 2.500 ) 
    Source Clock Delay      (SCD):    0.674ns = ( 3.174 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.641     3.174    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y110        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.100     3.274 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     3.329    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X13Y110        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.861     3.533    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y110        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.360     3.174    
    SLICE_X13Y110        FDRE (Hold_fdre_C_D)         0.047     3.221    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns = ( 3.535 - 2.500 ) 
    Source Clock Delay      (SCD):    0.675ns = ( 3.175 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.642     3.175    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y109        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.100     3.275 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     3.330    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X11Y109        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.863     3.535    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y109        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.361     3.175    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.047     3.222    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 3.522 - 2.500 ) 
    Source Clock Delay      (SCD):    0.664ns = ( 3.164 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.631     3.164    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X17Y122        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.100     3.264 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     3.319    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X17Y122        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.850     3.522    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X17Y122        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.359     3.164    
    SLICE_X17Y122        FDRE (Hold_fdre_C_D)         0.047     3.211    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns = ( 3.523 - 2.500 ) 
    Source Clock Delay      (SCD):    0.665ns = ( 3.165 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588     4.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826     1.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.632     3.165    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X17Y121        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.100     3.265 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     3.320    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X17Y121        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898     5.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     1.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     2.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.851     3.523    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X17Y121        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.359     3.165    
    SLICE_X17Y121        FDRE (Hold_fdre_C_D)         0.047     3.212    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y130    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y120    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y146    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y104    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y143    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y144    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y142    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y8    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         32.552      31.481     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       32.552      67.448     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.276      11.276     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         16.276      11.276     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.276      11.276     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         16.276      11.276     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[527][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.791ns  (logic 0.753ns (3.037%)  route 24.038ns (96.963%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 33.896 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.406    25.893    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X99Y335        LUT4 (Prop_lut4_I0_O)        0.122    26.015 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[527][1]_i_1__0/O
                         net (fo=1, routed)           0.000    26.015    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[527][1]_i_1__0_n_0
    SLICE_X99Y335        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[527][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.342    33.896    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X99Y335        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[527][1]/C
                         clock pessimism              0.013    33.909    
                         clock uncertainty           -0.144    33.765    
    SLICE_X99Y335        FDCE (Setup_fdce_C_D)        0.033    33.798    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[527][1]
  -------------------------------------------------------------------
                         required time                         33.798    
                         arrival time                         -26.015    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[590][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.794ns  (logic 0.753ns (3.037%)  route 24.041ns (96.963%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 33.900 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.409    25.896    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X94Y344        LUT4 (Prop_lut4_I0_O)        0.122    26.018 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[590][1]_i_1__0/O
                         net (fo=1, routed)           0.000    26.018    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[590][1]_i_1__0_n_0
    SLICE_X94Y344        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[590][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.346    33.900    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X94Y344        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[590][1]/C
                         clock pessimism              0.013    33.913    
                         clock uncertainty           -0.144    33.769    
    SLICE_X94Y344        FDCE (Setup_fdce_C_D)        0.066    33.835    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[590][1]
  -------------------------------------------------------------------
                         required time                         33.835    
                         arrival time                         -26.018    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[589][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.785ns  (logic 0.753ns (3.038%)  route 24.032ns (96.962%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 33.900 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.400    25.887    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X94Y344        LUT4 (Prop_lut4_I0_O)        0.122    26.009 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[589][1]_i_1__0/O
                         net (fo=1, routed)           0.000    26.009    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[589][1]_i_1__0_n_0
    SLICE_X94Y344        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[589][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.346    33.900    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X94Y344        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[589][1]/C
                         clock pessimism              0.013    33.913    
                         clock uncertainty           -0.144    33.769    
    SLICE_X94Y344        FDCE (Setup_fdce_C_D)        0.066    33.835    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[589][1]
  -------------------------------------------------------------------
                         required time                         33.835    
                         arrival time                         -26.009    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[536][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.740ns  (logic 0.753ns (3.044%)  route 23.987ns (96.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 33.896 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.355    25.842    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X99Y335        LUT4 (Prop_lut4_I0_O)        0.122    25.964 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[536][1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.964    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[536][1]_i_1__0_n_0
    SLICE_X99Y335        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[536][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.342    33.896    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X99Y335        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[536][1]/C
                         clock pessimism              0.013    33.909    
                         clock uncertainty           -0.144    33.765    
    SLICE_X99Y335        FDCE (Setup_fdce_C_D)        0.034    33.799    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[536][1]
  -------------------------------------------------------------------
                         required time                         33.799    
                         arrival time                         -25.964    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[584][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.739ns  (logic 0.753ns (3.044%)  route 23.986ns (96.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 33.896 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.354    25.841    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X99Y335        LUT4 (Prop_lut4_I0_O)        0.122    25.963 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[584][1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[584][1]_i_1__0_n_0
    SLICE_X99Y335        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[584][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.342    33.896    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X99Y335        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[584][1]/C
                         clock pessimism              0.013    33.909    
                         clock uncertainty           -0.144    33.765    
    SLICE_X99Y335        FDCE (Setup_fdce_C_D)        0.034    33.799    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[584][1]
  -------------------------------------------------------------------
                         required time                         33.799    
                         arrival time                         -25.963    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[588][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.583ns  (logic 0.753ns (3.063%)  route 23.830ns (96.937%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 33.900 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.198    25.685    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X94Y344        LUT4 (Prop_lut4_I0_O)        0.122    25.807 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[588][1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.807    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[588][1]_i_1__0_n_0
    SLICE_X94Y344        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[588][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.346    33.900    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X94Y344        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[588][1]/C
                         clock pessimism              0.013    33.913    
                         clock uncertainty           -0.144    33.769    
    SLICE_X94Y344        FDCE (Setup_fdce_C_D)        0.065    33.834    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[588][1]
  -------------------------------------------------------------------
                         required time                         33.834    
                         arrival time                         -25.807    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[587][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.581ns  (logic 0.753ns (3.063%)  route 23.828ns (96.937%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 33.900 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.196    25.683    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X94Y344        LUT4 (Prop_lut4_I0_O)        0.122    25.805 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[587][1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.805    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[587][1]_i_1__0_n_0
    SLICE_X94Y344        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[587][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.346    33.900    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X94Y344        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[587][1]/C
                         clock pessimism              0.013    33.913    
                         clock uncertainty           -0.144    33.769    
    SLICE_X94Y344        FDCE (Setup_fdce_C_D)        0.064    33.833    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[587][1]
  -------------------------------------------------------------------
                         required time                         33.833    
                         arrival time                         -25.805    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[535][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.402ns  (logic 0.753ns (3.086%)  route 23.649ns (96.914%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 33.899 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.017    25.504    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X102Y336       LUT4 (Prop_lut4_I0_O)        0.122    25.626 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[535][1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.626    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[535][1]_i_1__0_n_0
    SLICE_X102Y336       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[535][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.345    33.899    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X102Y336       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[535][1]/C
                         clock pessimism              0.013    33.912    
                         clock uncertainty           -0.144    33.768    
    SLICE_X102Y336       FDCE (Setup_fdce_C_D)        0.064    33.832    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[535][1]
  -------------------------------------------------------------------
                         required time                         33.832    
                         arrival time                         -25.626    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.209ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[541][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.400ns  (logic 0.753ns (3.086%)  route 23.647ns (96.914%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 33.899 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       18.015    25.502    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X102Y336       LUT4 (Prop_lut4_I0_O)        0.122    25.624 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[541][1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.624    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[541][1]_i_1__0_n_0
    SLICE_X102Y336       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[541][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.345    33.899    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X102Y336       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[541][1]/C
                         clock pessimism              0.013    33.912    
                         clock uncertainty           -0.144    33.768    
    SLICE_X102Y336       FDCE (Setup_fdce_C_D)        0.065    33.833    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[541][1]
  -------------------------------------------------------------------
                         required time                         33.833    
                         arrival time                         -25.624    
  -------------------------------------------------------------------
                         slack                                  8.209    

Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[534][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.340ns  (logic 0.753ns (3.094%)  route 23.587ns (96.906%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 33.900 - 32.552 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.222     1.224    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X98Y238        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y238        FDCE (Prop_fdce_C_Q)         0.236     1.460 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]/Q
                         net (fo=125, routed)         5.631     7.091    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/mask_cnt_reg[4]
    SLICE_X41Y233        LUT2 (Prop_lut2_I1_O)        0.123     7.214 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0/O
                         net (fo=1, routed)           0.000     7.214    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[907][1]_i_13__0_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.409 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_6__0_n_0
    SLICE_X41Y234        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     7.486 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[907][1]_i_2__0/CO[1]
                         net (fo=1023, routed)       17.955    25.442    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/p_2044_in
    SLICE_X103Y339       LUT4 (Prop_lut4_I0_O)        0.122    25.564 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[534][1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.564    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask[534][1]_i_1__0_n_0
    SLICE_X103Y339       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[534][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.346    33.900    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X103Y339       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[534][1]/C
                         clock pessimism              0.013    33.913    
                         clock uncertainty           -0.144    33.769    
    SLICE_X103Y339       FDCE (Setup_fdce_C_D)        0.034    33.803    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/PSS_mask_reg[534][1]
  -------------------------------------------------------------------
                         required time                         33.803    
                         arrival time                         -25.564    
  -------------------------------------------------------------------
                         slack                                  8.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[414].stage_gen.acc_reg[0][414][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.326ns (79.412%)  route 0.085ns (20.588%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.609     0.611    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X50Y298        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[414].stage_gen.acc_reg[0][414][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y298        FDRE (Prop_fdre_C_Q)         0.118     0.729 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[414].stage_gen.acc_reg[0][414][0]/Q
                         net (fo=2, routed)           0.084     0.813    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[414].stage_gen.acc_reg[0][414]_3949[0]
    SLICE_X51Y298        LUT2 (Prop_lut2_I0_O)        0.028     0.841 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc[1][207][3]_i_5__2/O
                         net (fo=1, routed)           0.000     0.841    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc[1][207][3]_i_5__2_n_0
    SLICE_X51Y298        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     0.955 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.955    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][3]_i_1__2_n_0
    SLICE_X51Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.980 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     0.981    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][7]_i_1__2_n_0
    SLICE_X51Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.022 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][11]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.022    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][11]_i_1__2_n_7
    SLICE_X51Y300        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.933     0.935    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X51Y300        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][8]/C
                         clock pessimism             -0.028     0.907    
    SLICE_X51Y300        FDRE (Hold_fdre_C_D)         0.071     0.978    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][8]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[0].adder_in_stage_gen[301].stage_gen.acc_reg[0][301][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.297ns (71.874%)  route 0.116ns (28.126%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.529     0.531    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/sync_iclk
    SLICE_X50Y248        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[0].adder_in_stage_gen[301].stage_gen.acc_reg[0][301][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y248        FDRE (Prop_fdre_C_Q)         0.118     0.649 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[0].adder_in_stage_gen[301].stage_gen.acc_reg[0][301][2]/Q
                         net (fo=1, routed)           0.116     0.765    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[0].adder_in_stage_gen[301].stage_gen.acc_reg[0][301]_82[2]
    SLICE_X51Y248        LUT2 (Prop_lut2_I1_O)        0.028     0.793 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc[1][150][3]_i_3/O
                         net (fo=1, routed)           0.000     0.793    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc[1][150][3]_i_3_n_0
    SLICE_X51Y248        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.878 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][3]_i_1_n_0
    SLICE_X51Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.903 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.903    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][7]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.944 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.944    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][11]_i_1_n_7
    SLICE_X51Y250        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.833     0.835    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/sync_iclk
    SLICE_X51Y250        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][8]/C
                         clock pessimism             -0.008     0.827    
    SLICE_X51Y250        FDRE (Hold_fdre_C_D)         0.071     0.898    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[150].acc_reg[1][150][8]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[189].acc_reg[1][189][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.297ns (71.874%)  route 0.116ns (28.126%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.532     0.534    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/sync_iclk
    SLICE_X90Y248        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[189].acc_reg[1][189][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y248        FDRE (Prop_fdre_C_Q)         0.118     0.652 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[189].acc_reg[1][189][2]/Q
                         net (fo=1, routed)           0.116     0.768    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[189].acc_reg[1][189]_2313[2]
    SLICE_X91Y248        LUT2 (Prop_lut2_I1_O)        0.028     0.796 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc[2][94][3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.796    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc[2][94][3]_i_3__1_n_0
    SLICE_X91Y248        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.881 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][3]_i_1__1_n_0
    SLICE_X91Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.906 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     0.906    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][7]_i_1__1_n_0
    SLICE_X91Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.947 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.947    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][11]_i_1__1_n_7
    SLICE_X91Y250        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.836     0.838    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/sync_iclk
    SLICE_X91Y250        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][8]/C
                         clock pessimism             -0.008     0.830    
    SLICE_X91Y250        FDRE (Hold_fdre_C_D)         0.071     0.901    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[2].adder_in_stage_gen[94].acc_reg[2][94][8]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[0].adder_in_stage_gen[268].stage_gen.acc_reg[0][268][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.179ns (57.837%)  route 0.130ns (42.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.606     0.608    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/sync_iclk
    SLICE_X81Y258        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[0].adder_in_stage_gen[268].stage_gen.acc_reg[0][268][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y258        FDRE (Prop_fdre_C_Q)         0.100     0.708 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[0].adder_in_stage_gen[268].stage_gen.acc_reg[0][268][2]/Q
                         net (fo=2, routed)           0.130     0.838    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[0].adder_in_stage_gen[268].stage_gen.acc_reg[0][268]_2181[2]
    SLICE_X79Y258        LUT2 (Prop_lut2_I0_O)        0.028     0.866 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc[1][134][3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.866    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc[1][134][3]_i_3__1_n_0
    SLICE_X79Y258        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.917 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][3]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.917    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][3]_i_1__1_n_5
    SLICE_X79Y258        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.826     0.828    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/sync_iclk
    SLICE_X79Y258        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][2]/C
                         clock pessimism             -0.028     0.800    
    SLICE_X79Y258        FDRE (Hold_fdre_C_D)         0.071     0.871    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][2]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[0].adder_in_stage_gen[268].stage_gen.acc_reg[0][268][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.179ns (57.837%)  route 0.130ns (42.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.606     0.608    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/sync_iclk
    SLICE_X81Y259        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[0].adder_in_stage_gen[268].stage_gen.acc_reg[0][268][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDRE (Prop_fdre_C_Q)         0.100     0.708 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[0].adder_in_stage_gen[268].stage_gen.acc_reg[0][268][6]/Q
                         net (fo=2, routed)           0.130     0.838    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[0].adder_in_stage_gen[268].stage_gen.acc_reg[0][268]_2181[6]
    SLICE_X79Y259        LUT2 (Prop_lut2_I0_O)        0.028     0.866 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc[1][134][7]_i_3__1/O
                         net (fo=1, routed)           0.000     0.866    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc[1][134][7]_i_3__1_n_0
    SLICE_X79Y259        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.917 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][7]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.917    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][7]_i_1__1_n_5
    SLICE_X79Y259        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.826     0.828    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/sync_iclk
    SLICE_X79Y259        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][6]/C
                         clock pessimism             -0.028     0.800    
    SLICE_X79Y259        FDRE (Hold_fdre_C_D)         0.071     0.871    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_re/adder_stage_gen[1].adder_in_stage_gen[134].acc_reg[1][134][6]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[0].adder_in_stage_gen[349].stage_gen.acc_reg[0][349][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc_reg[1][174][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.301ns (72.144%)  route 0.116ns (27.856%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.544     0.546    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/sync_iclk
    SLICE_X118Y249       FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[0].adder_in_stage_gen[349].stage_gen.acc_reg[0][349][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y249       FDRE (Prop_fdre_C_Q)         0.118     0.664 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[0].adder_in_stage_gen[349].stage_gen.acc_reg[0][349][1]/Q
                         net (fo=1, routed)           0.116     0.780    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[0].adder_in_stage_gen[349].stage_gen.acc_reg[0][349]_680[1]
    SLICE_X119Y249       LUT2 (Prop_lut2_I1_O)        0.028     0.808 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc[1][174][3]_i_4/O
                         net (fo=1, routed)           0.000     0.808    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc[1][174][3]_i_4_n_0
    SLICE_X119Y249       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     0.922 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc_reg[1][174][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.922    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc_reg[1][174][3]_i_1_n_0
    SLICE_X119Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.963 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc_reg[1][174][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc_reg[1][174][7]_i_1_n_7
    SLICE_X119Y250       FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc_reg[1][174][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.849     0.851    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/sync_iclk
    SLICE_X119Y250       FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc_reg[1][174][4]/C
                         clock pessimism             -0.008     0.843    
    SLICE_X119Y250       FDRE (Hold_fdre_C_D)         0.071     0.914    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_re/adder_stage_gen[1].adder_in_stage_gen[174].acc_reg[1][174][4]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.179ns (57.404%)  route 0.133ns (42.596%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.596     0.598    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X80Y272        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDRE (Prop_fdre_C_Q)         0.100     0.698 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][2]/Q
                         net (fo=2, routed)           0.133     0.831    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316]_3398[2]
    SLICE_X79Y272        LUT2 (Prop_lut2_I0_O)        0.028     0.859 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc[1][158][3]_i_3__2/O
                         net (fo=1, routed)           0.000     0.859    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc[1][158][3]_i_3__2_n_0
    SLICE_X79Y272        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.910 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][3]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.910    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][3]_i_1__2_n_5
    SLICE_X79Y272        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.814     0.816    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X79Y272        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][2]/C
                         clock pessimism             -0.028     0.788    
    SLICE_X79Y272        FDRE (Hold_fdre_C_D)         0.071     0.859    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][2]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.179ns (57.404%)  route 0.133ns (42.596%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.595     0.597    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X80Y273        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y273        FDRE (Prop_fdre_C_Q)         0.100     0.697 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][6]/Q
                         net (fo=2, routed)           0.133     0.830    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316]_3398[6]
    SLICE_X79Y273        LUT2 (Prop_lut2_I0_O)        0.028     0.858 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc[1][158][7]_i_3__2/O
                         net (fo=1, routed)           0.000     0.858    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc[1][158][7]_i_3__2_n_0
    SLICE_X79Y273        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.909 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][7]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.909    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][7]_i_1__2_n_5
    SLICE_X79Y273        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.812     0.814    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X79Y273        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][6]/C
                         clock pessimism             -0.028     0.786    
    SLICE_X79Y273        FDRE (Hold_fdre_C_D)         0.071     0.857    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][6]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.179ns (57.404%)  route 0.133ns (42.596%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.594     0.596    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X80Y274        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y274        FDRE (Prop_fdre_C_Q)         0.100     0.696 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316][10]/Q
                         net (fo=2, routed)           0.133     0.829    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[316].stage_gen.acc_reg[0][316]_3398[10]
    SLICE_X79Y274        LUT2 (Prop_lut2_I0_O)        0.028     0.857 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc[1][158][11]_i_3__2/O
                         net (fo=1, routed)           0.000     0.857    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc[1][158][11]_i_3__2_n_0
    SLICE_X79Y274        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.908 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.908    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][11]_i_1__2_n_5
    SLICE_X79Y274        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.811     0.813    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X79Y274        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][10]/C
                         clock pessimism             -0.028     0.785    
    SLICE_X79Y274        FDRE (Hold_fdre_C_D)         0.071     0.856    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[158].acc_reg[1][158][10]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[414].stage_gen.acc_reg[0][414][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.337ns (79.949%)  route 0.085ns (20.051%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.609     0.611    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X50Y298        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[414].stage_gen.acc_reg[0][414][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y298        FDRE (Prop_fdre_C_Q)         0.118     0.729 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[414].stage_gen.acc_reg[0][414][0]/Q
                         net (fo=2, routed)           0.084     0.813    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[0].adder_in_stage_gen[414].stage_gen.acc_reg[0][414]_3949[0]
    SLICE_X51Y298        LUT2 (Prop_lut2_I0_O)        0.028     0.841 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc[1][207][3]_i_5__2/O
                         net (fo=1, routed)           0.000     0.841    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc[1][207][3]_i_5__2_n_0
    SLICE_X51Y298        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     0.955 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.955    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][3]_i_1__2_n_0
    SLICE_X51Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.980 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     0.981    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][7]_i_1__2_n_0
    SLICE_X51Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.033 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.033    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][11]_i_1__2_n_5
    SLICE_X51Y300        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.933     0.935    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/sync_iclk
    SLICE_X51Y300        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][10]/C
                         clock pessimism             -0.028     0.907    
    SLICE_X51Y300        FDRE (Hold_fdre_C_D)         0.071     0.978    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/adder_im/adder_stage_gen[1].adder_in_stage_gen[207].acc_reg[1][207][10]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y44     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y45     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y44     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y46     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y42     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y46     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y45     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X3Y41     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X1Y47     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y48     design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       32.552      180.808    MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X99Y276    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_I_dta_reg[359]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X123Y278   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_I_dta_reg[713]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X124Y276   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_I_pss_reg[655]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X114Y285   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_I_pss_reg[722]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X85Y269    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[637]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X85Y269    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[638]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X87Y269    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[639]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X123Y278   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[714]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X54Y261    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_Q_dta_reg[610]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.276      15.876     SLICE_X125Y276   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_Q_dta_reg[653]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X124Y285   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[131].stage_gen.acc_reg[0][131][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X124Y285   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[131].stage_gen.acc_reg[0][131][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X124Y285   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[131].stage_gen.acc_reg[0][131][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X124Y285   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[131].stage_gen.acc_reg[0][131][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X129Y276   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[132].stage_gen.acc_reg[0][132][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X129Y276   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[132].stage_gen.acc_reg[0][132][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X129Y278   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[132].stage_gen.acc_reg[0][132][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X129Y278   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[132].stage_gen.acc_reg[0][132][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X129Y278   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[132].stage_gen.acc_reg[0][132][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.276      15.926     SLICE_X129Y278   design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/adder_im/adder_stage_gen[0].adder_in_stage_gen[132].stage_gen.acc_reg[0][132][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         32.552      31.144     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         32.552      31.481     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         32.552      31.481     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.552      67.448     MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       32.552      180.808    MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_40
  To Clock:  prm_clk_40

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FPGA_REF_40MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        2.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 0.223ns (3.066%)  route 7.051ns (96.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.471    -1.332    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X19Y105        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.109 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/Q
                         net (fo=52, routed)          7.051     5.942    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_wdata[21]
    SLICE_X139Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.509     9.375    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aclk
    SLICE_X139Y99        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[21]/C
                         clock pessimism             -0.653     8.721    
                         clock uncertainty           -0.092     8.629    
    SLICE_X139Y99        FDRE (Setup_fdre_C_D)       -0.010     8.619    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[21]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 0.223ns (3.105%)  route 6.958ns (96.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.626ns = ( 9.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.468    -1.335    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X21Y108        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y108        FDRE (Prop_fdre_C_Q)         0.223    -1.112 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/Q
                         net (fo=52, routed)          6.958     5.846    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_wdata[22]
    SLICE_X136Y92        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.508     9.374    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aclk
    SLICE_X136Y92        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[22]/C
                         clock pessimism             -0.653     8.720    
                         clock uncertainty           -0.092     8.628    
    SLICE_X136Y92        FDRE (Setup_fdre_C_D)        0.021     8.649    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[22]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 0.236ns (3.454%)  route 6.597ns (96.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.624ns = ( 9.376 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X20Y106        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y106        FDRE (Prop_fdre_C_Q)         0.236    -1.098 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[26]/Q
                         net (fo=51, routed)          6.597     5.499    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_wdata[26]
    SLICE_X140Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.510     9.376    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aclk
    SLICE_X140Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[26]/C
                         clock pessimism             -0.653     8.722    
                         clock uncertainty           -0.092     8.630    
    SLICE_X140Y96        FDRE (Setup_fdre_C_D)       -0.091     8.539    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 0.236ns (3.503%)  route 6.502ns (96.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.624ns = ( 9.376 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.461    -1.342    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X22Y115        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_fdre_C_Q)         0.236    -1.106 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[18]/Q
                         net (fo=52, routed)          6.502     5.396    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_wdata[18]
    SLICE_X140Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.510     9.376    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aclk
    SLICE_X140Y96        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[18]/C
                         clock pessimism             -0.653     8.722    
                         clock uncertainty           -0.092     8.630    
    SLICE_X140Y96        FDRE (Setup_fdre_C_D)       -0.089     8.541    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_wdata_int_reg[18]
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.457ns (6.724%)  route 6.340ns (93.276%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.585ns = ( 9.415 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.789     2.660    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X145Y94        LUT6 (Prop_lut6_I5_O)        0.124     2.784 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0/O
                         net (fo=10, routed)          0.800     3.584    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0_n_0
    SLICE_X150Y79        LUT6 (Prop_lut6_I1_O)        0.043     3.627 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5/O
                         net (fo=5, routed)           0.920     4.547    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5_n_0
    SLICE_X152Y58        LUT6 (Prop_lut6_I0_O)        0.043     4.590 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[3]_i_2/O
                         net (fo=1, routed)           0.830     5.420    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[3]_i_2_n_0
    SLICE_X151Y76        LUT5 (Prop_lut5_I0_O)        0.043     5.463 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[3]_i_1/O
                         net (fo=1, routed)           0.000     5.463    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[3]
    SLICE_X151Y76        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.549     9.415    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y76        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[3]/C
                         clock pessimism             -0.653     8.761    
                         clock uncertainty           -0.092     8.669    
    SLICE_X151Y76        FDRE (Setup_fdre_C_D)        0.033     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 0.457ns (6.784%)  route 6.279ns (93.216%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.585ns = ( 9.415 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.789     2.660    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X145Y94        LUT6 (Prop_lut6_I5_O)        0.124     2.784 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0/O
                         net (fo=10, routed)          0.800     3.584    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0_n_0
    SLICE_X150Y79        LUT6 (Prop_lut6_I1_O)        0.043     3.627 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5/O
                         net (fo=5, routed)           0.912     4.539    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5_n_0
    SLICE_X153Y58        LUT6 (Prop_lut6_I0_O)        0.043     4.582 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_2/O
                         net (fo=1, routed)           0.777     5.359    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_2_n_0
    SLICE_X151Y76        LUT5 (Prop_lut5_I0_O)        0.043     5.402 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_1/O
                         net (fo=1, routed)           0.000     5.402    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[4]
    SLICE_X151Y76        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.549     9.415    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y76        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/C
                         clock pessimism             -0.653     8.761    
                         clock uncertainty           -0.092     8.669    
    SLICE_X151Y76        FDRE (Setup_fdre_C_D)        0.034     8.703    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 0.457ns (6.791%)  route 6.273ns (93.209%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.584ns = ( 9.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.789     2.660    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X145Y94        LUT6 (Prop_lut6_I5_O)        0.124     2.784 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0/O
                         net (fo=10, routed)          0.800     3.584    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0_n_0
    SLICE_X150Y79        LUT6 (Prop_lut6_I1_O)        0.043     3.627 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5/O
                         net (fo=5, routed)           1.012     4.639    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5_n_0
    SLICE_X152Y58        LUT6 (Prop_lut6_I0_O)        0.043     4.682 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[0]_i_2/O
                         net (fo=1, routed)           0.671     5.353    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[0]_i_2_n_0
    SLICE_X150Y77        LUT5 (Prop_lut5_I0_O)        0.043     5.396 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[0]
    SLICE_X150Y77        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.550     9.416    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X150Y77        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]/C
                         clock pessimism             -0.653     8.762    
                         clock uncertainty           -0.092     8.670    
    SLICE_X150Y77        FDRE (Setup_fdre_C_D)        0.033     8.703    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.457ns (6.803%)  route 6.261ns (93.197%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.584ns = ( 9.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.789     2.660    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X145Y94        LUT6 (Prop_lut6_I5_O)        0.124     2.784 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0/O
                         net (fo=10, routed)          0.800     3.584    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0_n_0
    SLICE_X150Y79        LUT6 (Prop_lut6_I1_O)        0.043     3.627 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5/O
                         net (fo=5, routed)           0.919     4.545    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5_n_0
    SLICE_X152Y58        LUT6 (Prop_lut6_I0_O)        0.043     4.588 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[1]_i_2/O
                         net (fo=1, routed)           0.753     5.341    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[1]_i_2_n_0
    SLICE_X150Y77        LUT5 (Prop_lut5_I0_O)        0.043     5.384 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     5.384    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[1]
    SLICE_X150Y77        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.550     9.416    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X150Y77        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]/C
                         clock pessimism             -0.653     8.762    
                         clock uncertainty           -0.092     8.670    
    SLICE_X150Y77        FDRE (Setup_fdre_C_D)        0.034     8.704    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.457ns (6.818%)  route 6.246ns (93.182%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.585ns = ( 9.415 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.789     2.660    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X145Y94        LUT6 (Prop_lut6_I5_O)        0.124     2.784 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0/O
                         net (fo=10, routed)          0.800     3.584    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[24]_i_3__0_n_0
    SLICE_X150Y79        LUT6 (Prop_lut6_I1_O)        0.043     3.627 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5/O
                         net (fo=5, routed)           0.923     4.550    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_5_n_0
    SLICE_X152Y58        LUT6 (Prop_lut6_I0_O)        0.043     4.593 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[2]_i_2/O
                         net (fo=1, routed)           0.733     5.326    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[2]_i_2_n_0
    SLICE_X151Y76        LUT5 (Prop_lut5_I0_O)        0.043     5.369 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[2]_i_1/O
                         net (fo=1, routed)           0.000     5.369    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[2]
    SLICE_X151Y76        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.549     9.415    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y76        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]/C
                         clock pessimism             -0.653     8.761    
                         clock uncertainty           -0.092     8.669    
    SLICE_X151Y76        FDRE (Setup_fdre_C_D)        0.034     8.703    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_wdata_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.223ns (3.467%)  route 6.210ns (96.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns = ( 9.196 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.471    -1.332    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X19Y105        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.109 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/Q
                         net (fo=52, routed)          6.210     5.101    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/s_axi_wdata[21]
    SLICE_X139Y130       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_wdata_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.330     9.196    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/s_axi_aclk
    SLICE_X139Y130       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_wdata_int_reg[21]/C
                         clock pessimism             -0.653     8.542    
                         clock uncertainty           -0.092     8.450    
    SLICE_X139Y130       FDRE (Setup_fdre_C_D)       -0.009     8.441    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_wdata_int_reg[21]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  3.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CLK_AXI/AXI_reset/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.691%)  route 0.264ns (67.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.590    -0.394    design_1_i/CLK_AXI/AXI_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y150        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y150        FDRE (Prop_fdre_C_Q)         0.100    -0.294 f  design_1_i/CLK_AXI/AXI_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.264    -0.031    design_1_i/CLK_AXI/AXI_reset/U0/SEQ/seq_cnt[1]
    SLICE_X23Y149        LUT4 (Prop_lut4_I3_O)        0.028    -0.003 r  design_1_i/CLK_AXI/AXI_reset/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.003    design_1_i/CLK_AXI/AXI_reset/U0/SEQ/pr_dec0__0
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.862    -0.222    design_1_i/CLK_AXI/AXI_reset/U0/SEQ/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.091    -0.130    
    SLICE_X23Y149        FDRE (Hold_fdre_C_D)         0.061    -0.069    design_1_i/CLK_AXI/AXI_reset/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.514%)  route 0.154ns (44.486%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.536    -0.448    design_1_i/Current_turning_off_0/inst/averaging_inst_6/s00_axi_aclk
    SLICE_X82Y168        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y168        FDRE (Prop_fdre_C_Q)         0.118    -0.330 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.177    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0[7]
    SLICE_X74Y168        LUT2 (Prop_lut2_I0_O)        0.028    -0.149 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0[7]_i_2_n_0
    SLICE_X74Y168        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.103 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.103    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_00[7]
    SLICE_X74Y168        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.730    -0.354    design_1_i/Current_turning_off_0/inst/averaging_inst_6/s00_axi_aclk
    SLICE_X74Y168        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[7]/C
                         clock pessimism              0.091    -0.262    
    SLICE_X74Y168        FDRE (Hold_fdre_C_D)         0.092    -0.170    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.501%)  route 0.154ns (44.499%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.537    -0.447    design_1_i/Current_turning_off_0/inst/averaging_inst_6/s00_axi_aclk
    SLICE_X82Y167        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.329 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[3]/Q
                         net (fo=2, routed)           0.154    -0.175    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0[3]
    SLICE_X74Y167        LUT2 (Prop_lut2_I0_O)        0.028    -0.147 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0[3]_i_2_n_0
    SLICE_X74Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.101 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.101    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_00[3]
    SLICE_X74Y167        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.731    -0.353    design_1_i/Current_turning_off_0/inst/averaging_inst_6/s00_axi_aclk
    SLICE_X74Y167        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[3]/C
                         clock pessimism              0.091    -0.261    
    SLICE_X74Y167        FDRE (Hold_fdre_C_D)         0.092    -0.169    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.501%)  route 0.154ns (44.499%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.535    -0.449    design_1_i/Current_turning_off_0/inst/averaging_inst_6/s00_axi_aclk
    SLICE_X82Y169        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y169        FDRE (Prop_fdre_C_Q)         0.118    -0.331 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0_reg[11]/Q
                         net (fo=2, routed)           0.154    -0.177    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_1_0[11]
    SLICE_X74Y169        LUT2 (Prop_lut2_I0_O)        0.028    -0.149 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0[11]_i_2_n_0
    SLICE_X74Y169        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046    -0.103 r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.103    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_00[11]
    SLICE_X74Y169        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.729    -0.355    design_1_i/Current_turning_off_0/inst/averaging_inst_6/s00_axi_aclk
    SLICE_X74Y169        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[11]/C
                         clock pessimism              0.091    -0.263    
    SLICE_X74Y169        FDRE (Hold_fdre_C_D)         0.092    -0.171    design_1_i/Current_turning_off_0/inst/averaging_inst_6/sum_reg_2_0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_3/value_reg_11_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_3/sum_reg_0_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.179ns (64.299%)  route 0.099ns (35.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.595    -0.389    design_1_i/Current_turning_off_0/inst/averaging_inst_3/s00_axi_aclk
    SLICE_X63Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_3/value_reg_11_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.289 r  design_1_i/Current_turning_off_0/inst/averaging_inst_3/value_reg_11_reg[6]/Q
                         net (fo=2, routed)           0.099    -0.190    design_1_i/Current_turning_off_0/inst/averaging_inst_3/value_reg_11[6]
    SLICE_X65Y150        LUT2 (Prop_lut2_I1_O)        0.028    -0.162 r  design_1_i/Current_turning_off_0/inst/averaging_inst_3/sum_reg_0_5[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.162    design_1_i/Current_turning_off_0/inst/averaging_inst_3/sum_reg_0_5[7]_i_3_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.111 r  design_1_i/Current_turning_off_0/inst/averaging_inst_3/sum_reg_0_5_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.111    design_1_i/Current_turning_off_0/inst/averaging_inst_3/sum_reg_0_50[6]
    SLICE_X65Y150        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_3/sum_reg_0_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.742    -0.342    design_1_i/Current_turning_off_0/inst/averaging_inst_3/s00_axi_aclk
    SLICE_X65Y150        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_3/sum_reg_0_5_reg[6]/C
                         clock pessimism              0.091    -0.250    
    SLICE_X65Y150        FDRE (Hold_fdre_C_D)         0.071    -0.179    design_1_i/Current_turning_off_0/inst/averaging_inst_3/sum_reg_0_5_reg[6]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.312%)  route 0.121ns (54.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.641    -0.343    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X17Y140        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.100    -0.243 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[21]/Q
                         net (fo=3, routed)           0.121    -0.123    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/DIB1
    SLICE_X14Y139        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.861    -0.223    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/WCLK
    SLICE_X14Y139        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.089    -0.311    
    SLICE_X14Y139        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.196    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.606%)  route 0.124ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.638    -0.346    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X17Y136        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.100    -0.246 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[6]/Q
                         net (fo=4, routed)           0.124    -0.122    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/DIA0
    SLICE_X16Y137        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.859    -0.225    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/WCLK
    SLICE_X16Y137        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.108    -0.332    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.201    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/w_addr_axi_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/SSS_ram_sub/rom_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.867%)  route 0.178ns (66.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.572    -0.412    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/s00_axi_aclk
    SLICE_X23Y212        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/w_addr_axi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y212        FDCE (Prop_fdce_C_Q)         0.091    -0.321 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/w_addr_axi_reg[7]/Q
                         net (fo=6, routed)           0.178    -0.144    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/SSS_ram_sub/Q[7]
    RAMB18_X1Y84         RAMB18E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/SSS_ram_sub/rom_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.805    -0.279    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/SSS_ram_sub/s00_axi_aclk
    RAMB18_X1Y84         RAMB18E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/SSS_ram_sub/rom_reg/CLKARDCLK
                         clock pessimism             -0.092    -0.371    
    RAMB18_X1Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.145    -0.226    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/SSS_ram_sub/rom_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/up_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.687    -0.297    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X143Y78        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y78        FDRE (Prop_fdre_C_Q)         0.100    -0.197 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.144    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/up_rdata_s[0]_2[4]
    SLICE_X142Y78        LUT6 (Prop_lut6_I1_O)        0.028    -0.116 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/up_rdata_int[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/up_rdata_int[4]_i_1_n_0
    SLICE_X142Y78        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/up_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.925    -0.159    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/s_axi_aclk
    SLICE_X142Y78        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/up_rdata_int_reg[4]/C
                         clock pessimism             -0.128    -0.286    
    SLICE_X142Y78        FDCE (Hold_fdce_C_D)         0.087    -0.199    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/up_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/adc_data_ch1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_0/value_reg_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.641    -0.343    design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/s00_axi_aclk
    SLICE_X21Y144        FDRE                                         r  design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/adc_data_ch1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.243 r  design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/adc_data_ch1_reg_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.189    design_1_i/Current_turning_off_0/inst/averaging_inst_0/D[4]
    SLICE_X20Y144        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/value_reg_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.862    -0.222    design_1_i/Current_turning_off_0/inst/averaging_inst_0/s00_axi_aclk
    SLICE_X20Y144        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/value_reg_0_reg[4]/C
                         clock pessimism             -0.111    -0.332    
    SLICE_X20Y144        FDRE (Hold_fdre_C_D)         0.059    -0.273    design_1_i/Current_turning_off_0/inst/averaging_inst_0/value_reg_0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_periph_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y156    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y154    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y158    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y160    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y162    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y172    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y194    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X1Y60     design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X1Y56     design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y142     design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y142     design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y142     design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y142     design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y142     design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y142     design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y142     design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X2Y142     design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_CLK_COMMON_0
  To Clock:  clkfbout_design_1_CLK_COMMON_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y9    design_1_i/CLK_AXI/CLK_COMMON/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_DSP_0
  To Clock:  clkfbout_design_1_clk_DSP_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_DSP_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y7    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  delay_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.236ns (37.269%)  route 0.397ns (62.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.300    -1.503    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDPE (Prop_fdpe_C_Q)         0.236    -1.267 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.397    -0.869    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X12Y198        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.166     4.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y198        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.582     3.449    
                         clock uncertainty           -0.083     3.366    
    SLICE_X12Y198        FDRE (Setup_fdre_C_D)       -0.093     3.273    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.273    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.257%)  route 0.409ns (66.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.278ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.525    -1.278    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y110         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.204    -1.074 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/Q
                         net (fo=1, routed)           0.409    -0.664    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_idelay_Ctrl_cdc_to
    SLICE_X0Y110         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.389     4.255    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y110         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/C
                         clock pessimism             -0.532     3.722    
                         clock uncertainty           -0.083     3.639    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)       -0.102     3.537    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg
  -------------------------------------------------------------------
                         required time                          3.537    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.236ns (39.577%)  route 0.360ns (60.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.300    -1.503    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDPE (Prop_fdpe_C_Q)         0.236    -1.267 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.360    -0.906    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.166     4.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.534     3.497    
                         clock uncertainty           -0.083     3.414    
    SLICE_X8Y198         FDPE (Setup_fdpe_C_D)       -0.076     3.338    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.236ns (46.004%)  route 0.277ns (53.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.528    -1.275    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y148       FDPE (Prop_fdpe_C_Q)         0.236    -1.039 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.277    -0.762    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X152Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.580     3.678    
                         clock uncertainty           -0.083     3.595    
    SLICE_X152Y148       FDRE (Setup_fdre_C_D)       -0.093     3.502    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.502    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.359%)  route 0.301ns (59.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y52        FDPE (Prop_fdpe_C_Q)         0.204    -0.898 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.301    -0.596    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X150Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X150Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.555     3.873    
                         clock uncertainty           -0.083     3.790    
    SLICE_X150Y53        FDRE (Setup_fdre_C_D)       -0.111     3.679    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.259ns (40.942%)  route 0.374ns (59.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y148       FDRE (Prop_fdre_C_Q)         0.259    -1.015 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.374    -0.641    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X152Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.532     3.726    
                         clock uncertainty           -0.083     3.643    
    SLICE_X152Y148       FDRE (Setup_fdre_C_D)       -0.002     3.641    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.259ns (41.134%)  route 0.371ns (58.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.300    -1.503    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y198        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.244 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.371    -0.873    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X12Y198        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.166     4.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y198        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.534     3.497    
                         clock uncertainty           -0.083     3.414    
    SLICE_X12Y198        FDRE (Setup_fdre_C_D)       -0.002     3.412    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.412    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y245         FDRE (Prop_fdre_C_Q)         0.223    -1.232 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.900    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X1Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.526     3.545    
                         clock uncertainty           -0.083     3.462    
    SLICE_X1Y245         FDRE (Setup_fdre_C_D)       -0.022     3.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.440    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.204ns (47.920%)  route 0.222ns (52.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDPE (Prop_fdpe_C_Q)         0.204    -1.251 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.222    -1.029    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X1Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.547     3.524    
                         clock uncertainty           -0.083     3.441    
    SLICE_X1Y245         FDRE (Setup_fdre_C_D)       -0.111     3.330    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.223ns (41.955%)  route 0.309ns (58.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X150Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y53        FDRE (Prop_fdre_C_Q)         0.223    -0.879 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.309    -0.570    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X150Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X150Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.530     3.898    
                         clock uncertainty           -0.083     3.815    
    SLICE_X150Y53        FDRE (Setup_fdre_C_D)       -0.022     3.793    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.793    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  4.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y52        FDPE (Prop_fdpe_C_Q)         0.100    -0.155 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.101    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.141    -0.255    
    SLICE_X151Y52        FDPE (Hold_fdpe_C_D)         0.047    -0.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDPE (Prop_fdpe_C_Q)         0.100    -0.274 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.060    -0.214    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.106    -0.374    
    SLICE_X0Y245         FDPE (Hold_fdpe_C_D)         0.047    -0.327    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.592    -0.392    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDPE (Prop_fdpe_C_Q)         0.118    -0.274 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.220    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.793    -0.291    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.102    -0.392    
    SLICE_X8Y198         FDPE (Hold_fdpe_C_D)         0.042    -0.350    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.675    -0.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y148       FDPE (Prop_fdpe_C_Q)         0.118    -0.191 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.137    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.122    -0.309    
    SLICE_X148Y148       FDPE (Hold_fdpe_C_D)         0.042    -0.267    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.795%)  route 0.108ns (54.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDPE (Prop_fdpe_C_Q)         0.091    -0.283 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.108    -0.176    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X1Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y245         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.095    -0.363    
    SLICE_X1Y245         FDRE (Hold_fdre_C_D)         0.002    -0.361    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDPE (Prop_fdpe_C_Q)         0.091    -0.283 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.177    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.106    -0.374    
    SLICE_X0Y245         FDPE (Hold_fdpe_C_D)         0.006    -0.368    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y52        FDPE (Prop_fdpe_C_Q)         0.091    -0.164 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.058    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.141    -0.255    
    SLICE_X151Y52        FDPE (Hold_fdpe_C_D)         0.006    -0.249    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.675    -0.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y148       FDPE (Prop_fdpe_C_Q)         0.107    -0.202 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.105    -0.097    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.122    -0.309    
    SLICE_X148Y148       FDPE (Hold_fdpe_C_D)         0.002    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.600%)  route 0.153ns (60.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.116ns
    Source Clock Delay      (SCD):    -0.256ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.728    -0.256    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X150Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y53        FDRE (Prop_fdre_C_Q)         0.100    -0.156 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.153    -0.004    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X150Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.968    -0.116    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X150Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.141    -0.256    
    SLICE_X150Y53        FDRE (Hold_fdre_C_D)         0.040    -0.216    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.497%)  route 0.139ns (56.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.675    -0.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y148       FDPE (Prop_fdpe_C_Q)         0.107    -0.202 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.139    -0.063    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X152Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y148       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.089    -0.275    
    SLICE_X152Y148       FDRE (Hold_fdre_C_D)        -0.006    -0.281    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         delay_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y6    design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X0Y110     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y52    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y52    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y52    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y52    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y110     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y110     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y198    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y198    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X8Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y110     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y110     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y52    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y52    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X150Y53    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       16.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.713ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        15.503ns  (logic 0.728ns (4.696%)  route 14.775ns (95.304%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 31.426 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.204    -1.674    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDCE (Prop_fdce_C_Q)         0.223    -1.451 f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/Q
                         net (fo=2, routed)           0.683    -0.768    design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]
    SLICE_X51Y168        LUT6 (Prop_lut6_I0_O)        0.043    -0.725 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8/O
                         net (fo=1, routed)           0.438    -0.287    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I3_O)        0.043    -0.244 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.363     0.119    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I1_O)        0.043     0.162 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     0.162    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.421 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     0.428    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     0.545 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[0]
                         net (fo=27, routed)         13.284    13.829    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_7
    SLICE_X107Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.081    31.426    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X107Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep/C
                         clock pessimism             -0.670    30.755    
                         clock uncertainty           -0.113    30.643    
    SLICE_X107Y225       FDCE (Setup_fdce_C_D)       -0.100    30.543    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         30.543    
                         arrival time                         -13.829    
  -------------------------------------------------------------------
                         slack                                 16.713    

Slack (MET) :             16.849ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_18/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 0.266ns (1.740%)  route 15.017ns (98.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 31.572 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.207    -1.671    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y178        FDCE (Prop_fdce_C_Q)         0.223    -1.448 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/Q
                         net (fo=136, routed)        14.255    12.807    design_1_i/mqc_t_0/inst/buffer_ram_sub/out[1]
    SLICE_X50Y241        LUT4 (Prop_lut4_I0_O)        0.043    12.850 r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_18_ENBWREN_cooolgate_en_gate_201_LOPT_REMAP/O
                         net (fo=1, routed)           0.762    13.612    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_18_ENBWREN_cooolgate_en_sig_107
    RAMB36_X2Y53         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_18/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.228    31.572    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X2Y53         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_18/CLKBWRCLK
                         clock pessimism             -0.670    30.902    
                         clock uncertainty           -0.113    30.789    
    RAMB36_X2Y53         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    30.461    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_18
  -------------------------------------------------------------------
                         required time                         30.461    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                 16.849    

Slack (MET) :             16.897ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_17/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        15.241ns  (logic 0.266ns (1.745%)  route 14.975ns (98.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 31.578 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.207    -1.671    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y178        FDCE (Prop_fdce_C_Q)         0.223    -1.448 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/Q
                         net (fo=136, routed)        14.246    12.798    design_1_i/mqc_t_0/inst/buffer_ram_sub/out[1]
    SLICE_X50Y241        LUT4 (Prop_lut4_I0_O)        0.043    12.841 r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_17_ENBWREN_cooolgate_en_gate_199_LOPT_REMAP/O
                         net (fo=1, routed)           0.729    13.570    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_17_ENBWREN_cooolgate_en_sig_106
    RAMB36_X2Y51         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_17/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.234    31.578    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X2Y51         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_17/CLKBWRCLK
                         clock pessimism             -0.670    30.908    
                         clock uncertainty           -0.113    30.795    
    RAMB36_X2Y51         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    30.467    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_17
  -------------------------------------------------------------------
                         required time                         30.467    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                 16.897    

Slack (MET) :             17.042ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        14.967ns  (logic 0.266ns (1.777%)  route 14.701ns (98.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 31.449 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.207    -1.671    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y178        FDCE (Prop_fdce_C_Q)         0.223    -1.448 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/Q
                         net (fo=136, routed)        14.160    12.712    design_1_i/mqc_t_0/inst/buffer_ram_sub/out[1]
    SLICE_X50Y241        LUT4 (Prop_lut4_I0_O)        0.043    12.755 r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_14_ENBWREN_cooolgate_en_gate_193_LOPT_REMAP/O
                         net (fo=1, routed)           0.541    13.296    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_14_ENBWREN_cooolgate_en_sig_103
    RAMB36_X2Y49         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.105    31.449    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X2Y49         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_14/CLKBWRCLK
                         clock pessimism             -0.670    30.779    
                         clock uncertainty           -0.113    30.666    
    RAMB36_X2Y49         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    30.338    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_14
  -------------------------------------------------------------------
                         required time                         30.338    
                         arrival time                         -13.296    
  -------------------------------------------------------------------
                         slack                                 17.042    

Slack (MET) :             17.203ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__9/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        15.082ns  (logic 0.836ns (5.543%)  route 14.246ns (94.457%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 31.482 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.204    -1.674    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDCE (Prop_fdce_C_Q)         0.223    -1.451 f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/Q
                         net (fo=2, routed)           0.683    -0.768    design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]
    SLICE_X51Y168        LUT6 (Prop_lut6_I0_O)        0.043    -0.725 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8/O
                         net (fo=1, routed)           0.438    -0.287    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I3_O)        0.043    -0.244 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.363     0.119    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I1_O)        0.043     0.162 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     0.162    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.421 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     0.428    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.481 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.481    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.534 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.534    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     0.653 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1/O[2]
                         net (fo=27, routed)         12.755    13.408    design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1_n_5
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.137    31.482    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__9/C
                         clock pessimism             -0.670    30.811    
                         clock uncertainty           -0.113    30.699    
    SLICE_X127Y218       FDCE (Setup_fdce_C_D)       -0.088    30.611    design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__9
  -------------------------------------------------------------------
                         required time                         30.611    
                         arrival time                         -13.408    
  -------------------------------------------------------------------
                         slack                                 17.203    

Slack (MET) :             17.337ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__9/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        14.935ns  (logic 0.728ns (4.874%)  route 14.207ns (95.126%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 31.482 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.204    -1.674    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDCE (Prop_fdce_C_Q)         0.223    -1.451 f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/Q
                         net (fo=2, routed)           0.683    -0.768    design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]
    SLICE_X51Y168        LUT6 (Prop_lut6_I0_O)        0.043    -0.725 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8/O
                         net (fo=1, routed)           0.438    -0.287    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I3_O)        0.043    -0.244 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.363     0.119    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I1_O)        0.043     0.162 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     0.162    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.421 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     0.428    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     0.545 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[0]
                         net (fo=27, routed)         12.716    13.261    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_7
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.137    31.482    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__9/C
                         clock pessimism             -0.670    30.811    
                         clock uncertainty           -0.113    30.699    
    SLICE_X127Y218       FDCE (Setup_fdce_C_D)       -0.100    30.599    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__9
  -------------------------------------------------------------------
                         required time                         30.599    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                 17.337    

Slack (MET) :             17.442ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 0.836ns (5.662%)  route 13.929ns (94.338%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 31.426 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.204    -1.674    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDCE (Prop_fdce_C_Q)         0.223    -1.451 f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/Q
                         net (fo=2, routed)           0.683    -0.768    design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]
    SLICE_X51Y168        LUT6 (Prop_lut6_I0_O)        0.043    -0.725 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8/O
                         net (fo=1, routed)           0.438    -0.287    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I3_O)        0.043    -0.244 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.363     0.119    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I1_O)        0.043     0.162 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     0.162    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.421 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     0.428    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.481 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.481    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.534 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.534    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     0.653 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1/O[2]
                         net (fo=27, routed)         12.438    13.091    design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1_n_5
    SLICE_X107Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.081    31.426    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X107Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep/C
                         clock pessimism             -0.670    30.755    
                         clock uncertainty           -0.113    30.643    
    SLICE_X107Y225       FDCE (Setup_fdce_C_D)       -0.110    30.533    design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         30.533    
                         arrival time                         -13.091    
  -------------------------------------------------------------------
                         slack                                 17.442    

Slack (MET) :             17.455ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__9/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        14.819ns  (logic 0.730ns (4.926%)  route 14.089ns (95.074%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 31.482 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.204    -1.674    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDCE (Prop_fdce_C_Q)         0.223    -1.451 f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/Q
                         net (fo=2, routed)           0.683    -0.768    design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]
    SLICE_X51Y168        LUT6 (Prop_lut6_I0_O)        0.043    -0.725 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8/O
                         net (fo=1, routed)           0.438    -0.287    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I3_O)        0.043    -0.244 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.363     0.119    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I1_O)        0.043     0.162 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     0.162    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.421 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     0.428    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     0.547 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[2]
                         net (fo=27, routed)         12.599    13.146    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_5
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.137    31.482    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__9/C
                         clock pessimism             -0.670    30.811    
                         clock uncertainty           -0.113    30.699    
    SLICE_X127Y218       FDCE (Setup_fdce_C_D)       -0.098    30.601    design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__9
  -------------------------------------------------------------------
                         required time                         30.601    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 17.455    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_15/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        14.602ns  (logic 0.266ns (1.822%)  route 14.336ns (98.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 31.649 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.207    -1.671    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y178        FDCE (Prop_fdce_C_Q)         0.223    -1.448 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[17]/Q
                         net (fo=136, routed)        13.537    12.089    design_1_i/mqc_t_0/inst/buffer_ram_sub/out[1]
    SLICE_X23Y241        LUT4 (Prop_lut4_I0_O)        0.043    12.132 r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_15_ENBWREN_cooolgate_en_gate_195_LOPT_REMAP/O
                         net (fo=1, routed)           0.799    12.931    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_15_ENBWREN_cooolgate_en_sig_104
    RAMB36_X1Y52         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.305    31.649    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X1Y52         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_15/CLKBWRCLK
                         clock pessimism             -0.670    30.979    
                         clock uncertainty           -0.113    30.866    
    RAMB36_X1Y52         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    30.538    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_15
  -------------------------------------------------------------------
                         required time                         30.538    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.750ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        14.477ns  (logic 0.730ns (5.042%)  route 13.747ns (94.958%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 31.426 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.204    -1.674    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDCE (Prop_fdce_C_Q)         0.223    -1.451 f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/Q
                         net (fo=2, routed)           0.683    -0.768    design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]
    SLICE_X51Y168        LUT6 (Prop_lut6_I0_O)        0.043    -0.725 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8/O
                         net (fo=1, routed)           0.438    -0.287    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_8_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I3_O)        0.043    -0.244 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.363     0.119    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I1_O)        0.043     0.162 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     0.162    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     0.421 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     0.428    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     0.547 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[2]
                         net (fo=27, routed)         12.257    12.804    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_5
    SLICE_X106Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.081    31.426    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X106Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep/C
                         clock pessimism             -0.670    30.755    
                         clock uncertainty           -0.113    30.643    
    SLICE_X106Y225       FDCE (Setup_fdce_C_D)       -0.089    30.554    design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         30.554    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                 17.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_2_24/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.738%)  route 0.149ns (58.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.653    -0.397    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X104Y68        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDCE (Prop_fdce_C_Q)         0.107    -0.290 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__11/Q
                         net (fo=10, routed)          0.149    -0.141    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_2_23_1[3]
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_2_24/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.923    -0.249    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_2_24/CLKBWRCLK
                         clock pessimism             -0.105    -0.354    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.147    -0.207    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_2_24
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__18/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_31/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.335%)  route 0.152ns (58.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.576    -0.474    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X22Y174        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDCE (Prop_fdce_C_Q)         0.107    -0.367 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__18/Q
                         net (fo=10, routed)          0.152    -0.216    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_31_1[6]
    RAMB36_X1Y34         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_31/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.807    -0.365    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X1Y34         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_31/CLKBWRCLK
                         clock pessimism             -0.065    -0.430    
    RAMB36_X1Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.147    -0.283    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_31
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.026%)  route 0.150ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y200        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.150    -0.205    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/lpf_int
    SLICE_X21Y198        FDSE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.791    -0.381    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/slowest_sync_clk
    SLICE_X21Y198        FDSE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/Core_reg/C
                         clock pessimism              0.121    -0.259    
    SLICE_X21Y198        FDSE (Hold_fdse_C_S)        -0.014    -0.273    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.026%)  route 0.150ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y200        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.150    -0.205    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/lpf_int
    SLICE_X21Y198        FDSE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.791    -0.381    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/slowest_sync_clk
    SLICE_X21Y198        FDSE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.121    -0.259    
    SLICE_X21Y198        FDSE (Hold_fdse_C_S)        -0.014    -0.273    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.026%)  route 0.150ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y200        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.150    -0.205    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/lpf_int
    SLICE_X21Y198        FDSE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.791    -0.381    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/slowest_sync_clk
    SLICE_X21Y198        FDSE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/pr_reg/C
                         clock pessimism              0.121    -0.259    
    SLICE_X21Y198        FDSE (Hold_fdse_C_S)        -0.014    -0.273    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.026%)  route 0.150ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.577    -0.473    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y200        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.150    -0.205    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/lpf_int
    SLICE_X21Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.791    -0.381    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/slowest_sync_clk
    SLICE_X21Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.121    -0.259    
    SLICE_X21Y198        FDRE (Hold_fdre_C_R)        -0.014    -0.273    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.183%)  route 0.147ns (57.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.540    -0.510    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X50Y184        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y184        FDCE (Prop_fdce_C_Q)         0.107    -0.403 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__12/Q
                         net (fo=10, routed)          0.147    -0.257    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_1_1[6]
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.764    -0.408    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_3/CLKBWRCLK
                         clock pessimism             -0.064    -0.472    
    RAMB36_X2Y36         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.147    -0.325    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_4_3
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[5]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_3_20/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.502%)  route 0.157ns (59.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.572    -0.478    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X122Y204       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[5]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y204       FDCE (Prop_fdce_C_Q)         0.107    -0.371 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[5]_rep__10/Q
                         net (fo=10, routed)          0.157    -0.214    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_2_18_1[5]
    RAMB36_X4Y40         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_3_20/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.808    -0.364    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X4Y40         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_3_20/CLKBWRCLK
                         clock pessimism             -0.070    -0.434    
    RAMB36_X4Y40         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.147    -0.287    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_3_20
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.454%)  route 0.218ns (68.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.635    -0.415    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X21Y132        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y132        FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[1]/Q
                         net (fo=6, routed)           0.218    -0.097    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/ADDRBWRADDR[1]
    RAMB18_X1Y52         RAMB18E1                                     r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.882    -0.290    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB18_X1Y52         RAMB18E1                                     r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.067    -0.357    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.174    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__24/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_24/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.481%)  route 0.151ns (58.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.688    -0.362    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X122Y89        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y89        FDCE (Prop_fdce_C_Q)         0.107    -0.255 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__24/Q
                         net (fo=10, routed)          0.151    -0.104    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_24_1[3]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_24/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.955    -0.217    design_1_i/mqc_t_0/inst/buffer_ram_sub/iclk_dsp
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_24/CLKBWRCLK
                         clock pessimism             -0.105    -0.322    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.139    -0.183    design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_6_24
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sample_rate_30_72_design_1_clk_DSP_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X4Y45     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X1Y24     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_1_31/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X3Y14     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_3_24/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X1Y41     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_5_17/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X0Y34     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_7_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X3Y15     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X3Y48     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X5Y10     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_3_25/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X1Y39     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_5_18/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.552      30.527     RAMB36_X1Y16     design_1_i/mqc_t_0/inst/buffer_ram_sub/ram_reg_7_10/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       32.552      180.808    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X14Y133    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X14Y133    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X14Y133    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X14Y133    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         16.276      15.508     SLICE_X18Y131    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X14Y133    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X14Y133    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.874ns (35.323%)  route 1.600ns (64.677%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 7.495 - 4.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.351     3.883    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X6Y187         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y187         FDRE (Prop_fdre_C_Q)         0.259     4.142 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=149, routed)         1.210     5.352    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync
    SLICE_X13Y160        LUT5 (Prop_lut5_I0_O)        0.043     5.395 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.390     5.785    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X12Y159        LUT3 (Prop_lut3_I2_O)        0.043     5.828 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.084 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.084    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.138 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.192 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.357 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.357    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common_n_85
    SLICE_X12Y162        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.162     7.495    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X12Y162        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[13]/C
                         clock pessimism              0.284     7.780    
                         clock uncertainty           -0.035     7.744    
    SLICE_X12Y162        FDRE (Setup_fdre_C_D)        0.076     7.820    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.860ns (34.955%)  route 1.600ns (65.045%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 7.495 - 4.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.351     3.883    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X6Y187         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y187         FDRE (Prop_fdre_C_Q)         0.259     4.142 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=149, routed)         1.210     5.352    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync
    SLICE_X13Y160        LUT5 (Prop_lut5_I0_O)        0.043     5.395 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.390     5.785    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X12Y159        LUT3 (Prop_lut3_I2_O)        0.043     5.828 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.084 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.084    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.138 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.192 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.343 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.343    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common_n_83
    SLICE_X12Y162        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.162     7.495    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X12Y162        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[15]/C
                         clock pessimism              0.284     7.780    
                         clock uncertainty           -0.035     7.744    
    SLICE_X12Y162        FDRE (Setup_fdre_C_D)        0.076     7.820    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.821ns (33.907%)  route 1.600ns (66.093%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 7.495 - 4.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.351     3.883    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X6Y187         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y187         FDRE (Prop_fdre_C_Q)         0.259     4.142 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=149, routed)         1.210     5.352    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync
    SLICE_X13Y160        LUT5 (Prop_lut5_I0_O)        0.043     5.395 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.390     5.785    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X12Y159        LUT3 (Prop_lut3_I2_O)        0.043     5.828 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.084 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.084    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.138 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.192 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.304 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.304    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common_n_84
    SLICE_X12Y162        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.162     7.495    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X12Y162        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[14]/C
                         clock pessimism              0.284     7.780    
                         clock uncertainty           -0.035     7.744    
    SLICE_X12Y162        FDRE (Setup_fdre_C_D)        0.076     7.820    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.820ns (33.880%)  route 1.600ns (66.120%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 7.495 - 4.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.351     3.883    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X6Y187         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y187         FDRE (Prop_fdre_C_Q)         0.259     4.142 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=149, routed)         1.210     5.352    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync
    SLICE_X13Y160        LUT5 (Prop_lut5_I0_O)        0.043     5.395 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.390     5.785    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X12Y159        LUT3 (Prop_lut3_I2_O)        0.043     5.828 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.084 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.084    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.138 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.303 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.303    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common_n_81
    SLICE_X12Y161        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.162     7.495    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X12Y161        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[9]/C
                         clock pessimism              0.284     7.780    
                         clock uncertainty           -0.035     7.744    
    SLICE_X12Y161        FDRE (Setup_fdre_C_D)        0.076     7.820    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.817ns (33.798%)  route 1.600ns (66.202%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 7.495 - 4.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.351     3.883    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X6Y187         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y187         FDRE (Prop_fdre_C_Q)         0.259     4.142 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=149, routed)         1.210     5.352    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync
    SLICE_X13Y160        LUT5 (Prop_lut5_I0_O)        0.043     5.395 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.390     5.785    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X12Y159        LUT3 (Prop_lut3_I2_O)        0.043     5.828 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.084 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.084    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.138 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.192 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.300 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.300    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common_n_86
    SLICE_X12Y162        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.162     7.495    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X12Y162        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[12]/C
                         clock pessimism              0.284     7.780    
                         clock uncertainty           -0.035     7.744    
    SLICE_X12Y162        FDRE (Setup_fdre_C_D)        0.076     7.820    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.806ns (33.495%)  route 1.600ns (66.505%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 7.495 - 4.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.351     3.883    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X6Y187         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y187         FDRE (Prop_fdre_C_Q)         0.259     4.142 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=149, routed)         1.210     5.352    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync
    SLICE_X13Y160        LUT5 (Prop_lut5_I0_O)        0.043     5.395 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.390     5.785    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X12Y159        LUT3 (Prop_lut3_I2_O)        0.043     5.828 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt[0]_i_5_n_0
    SLICE_X12Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.084 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.084    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.138 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.289 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.289    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common_n_79
    SLICE_X12Y161        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.162     7.495    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X12Y161        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[11]/C
                         clock pessimism              0.284     7.780    
                         clock uncertainty           -0.035     7.744    
    SLICE_X12Y161        FDRE (Setup_fdre_C_D)        0.076     7.820    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_rate_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.345ns (16.810%)  route 1.707ns (83.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 7.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_clk
    SLICE_X2Y181         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.259     4.136 r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/Q
                         net (fo=1, routed)           0.484     4.619    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable[1]
    SLICE_X2Y181         LUT6 (Prop_lut6_I5_O)        0.043     4.662 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.836     5.498    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_3_n_0
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.043     5.541 r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.388     5.929    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1_n_0
    SLICE_X7Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.221     7.554    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_clk
    SLICE_X7Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.284     7.839    
                         clock uncertainty           -0.035     7.803    
    SLICE_X7Y151         FDRE (Setup_fdre_C_R)       -0.304     7.499    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.345ns (16.810%)  route 1.707ns (83.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 7.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_clk
    SLICE_X2Y181         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.259     4.136 r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/Q
                         net (fo=1, routed)           0.484     4.619    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable[1]
    SLICE_X2Y181         LUT6 (Prop_lut6_I5_O)        0.043     4.662 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.836     5.498    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_3_n_0
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.043     5.541 r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.388     5.929    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1_n_0
    SLICE_X7Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.221     7.554    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_clk
    SLICE_X7Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.284     7.839    
                         clock uncertainty           -0.035     7.803    
    SLICE_X7Y151         FDRE (Setup_fdre_C_R)       -0.304     7.499    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.345ns (16.810%)  route 1.707ns (83.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 7.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_clk
    SLICE_X2Y181         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.259     4.136 r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/Q
                         net (fo=1, routed)           0.484     4.619    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable[1]
    SLICE_X2Y181         LUT6 (Prop_lut6_I5_O)        0.043     4.662 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.836     5.498    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_3_n_0
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.043     5.541 r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.388     5.929    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1_n_0
    SLICE_X7Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.221     7.554    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_clk
    SLICE_X7Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.284     7.839    
                         clock uncertainty           -0.035     7.803    
    SLICE_X7Y151         FDRE (Setup_fdre_C_R)       -0.304     7.499    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.345ns (16.810%)  route 1.707ns (83.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 7.554 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_clk
    SLICE_X2Y181         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDRE (Prop_fdre_C_Q)         0.259     4.136 r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable_reg[1]/Q
                         net (fo=1, routed)           0.484     4.619    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_enable[1]
    SLICE_X2Y181         LUT6 (Prop_lut6_I5_O)        0.043     4.662 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_3/O
                         net (fo=3, routed)           0.836     5.498    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_3_n_0
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.043     5.541 r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1/O
                         net (fo=5, routed)           0.388     5.929    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1_n_0
    SLICE_X7Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.221     7.554    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_clk
    SLICE_X7Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[3]/C
                         clock pessimism              0.284     7.839    
                         clock uncertainty           -0.035     7.803    
    SLICE_X7Y151         FDRE (Setup_fdre_C_R)       -0.304     7.499    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  1.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.734%)  route 0.070ns (35.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.618     1.789    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X7Y185         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y185         FDRE (Prop_fdre_C_Q)         0.100     1.889 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[4]/Q
                         net (fo=4, routed)           0.070     1.959    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn1_data_pn_reg[23][4]
    SLICE_X6Y185         LUT5 (Prop_lut5_I3_O)        0.028     1.987 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[13]_i_1__2/O
                         net (fo=1, routed)           0.000     1.987    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/pn1fn_return[13]
    SLICE_X6Y185         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.818     2.134    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X6Y185         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[13]/C
                         clock pessimism             -0.333     1.800    
    SLICE_X6Y185         FDRE (Hold_fdre_C_D)         0.087     1.887    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_valid_in_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.590     1.761    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/clk
    SLICE_X13Y192        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_valid_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y192        FDRE (Prop_fdre_C_Q)         0.100     1.861 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn_valid_in_reg/Q
                         net (fo=1, routed)           0.055     1.916    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_valid_in
    SLICE_X13Y192        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.790     2.106    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/clk
    SLICE_X13Y192        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d_reg/C
                         clock pessimism             -0.344     1.761    
    SLICE_X13Y192        FDRE (Hold_fdre_C_D)         0.049     1.810    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X13Y150        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDCE (Prop_fdce_C_Q)         0.100     1.863 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_m1_reg/Q
                         net (fo=1, routed)           0.055     1.918    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_m1
    SLICE_X13Y150        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X13Y150        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_reg/C
                         clock pessimism             -0.344     1.763    
    SLICE_X13Y150        FDCE (Hold_fdce_C_D)         0.047     1.810    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y198        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y198        FDCE (Prop_fdce_C_Q)         0.100     1.863 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.918    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X13Y198        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y198        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.344     1.763    
    SLICE_X13Y198        FDCE (Hold_fdce_C_D)         0.047     1.810    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X3Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDCE (Prop_fdce_C_Q)         0.100     1.896 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.951    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X3Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X3Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.344     1.796    
    SLICE_X3Y151         FDCE (Hold_fdce_C_D)         0.047     1.843    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.583     1.754    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y180         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDCE (Prop_fdce_C_Q)         0.100     1.854 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.909    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X9Y180         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.782     2.098    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y180         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.343     1.754    
    SLICE_X9Y180         FDCE (Hold_fdce_C_D)         0.047     1.801    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.620     1.791    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X5Y189         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDCE (Prop_fdce_C_Q)         0.100     1.891 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.946    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X5Y189         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.821     2.137    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X5Y189         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.345     1.791    
    SLICE_X5Y189         FDCE (Hold_fdce_C_D)         0.047     1.838    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.586     1.757    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X11Y183        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDCE (Prop_fdce_C_Q)         0.100     1.857 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.912    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X11Y183        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.785     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X11Y183        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.343     1.757    
    SLICE_X11Y183        FDCE (Hold_fdce_C_D)         0.047     1.804    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.614     1.785    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X7Y180         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.940    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X7Y180         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.813     2.129    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X7Y180         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.343     1.785    
    SLICE_X7Y180         FDCE (Hold_fdce_C_D)         0.047     1.832    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.624     1.795    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X1Y155         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDCE (Prop_fdce_C_Q)         0.100     1.895 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.950    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1
    SLICE_X1Y155         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X1Y155         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.344     1.795    
    SLICE_X1Y155         FDCE (Hold_fdce_C_D)         0.047     1.842    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_1_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y30   design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y2  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y156  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y154  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y158  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y160  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y162  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y172  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y196  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y198  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X0Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_status_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X0Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_frame_p_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X5Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X5Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X4Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_data_int_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X3Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_data_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X1Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X1Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X1Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y194   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y187   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y187   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/rx_data_0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X1Y197   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/rx_locked_m1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X1Y197   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/rx_locked_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y194   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y198   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y194   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y182   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_1_p_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y182   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_1_p_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.259ns (9.562%)  route 2.450ns (90.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.638     4.953    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X136Y66        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y66        FDRE (Prop_fdre_C_Q)         0.259     5.212 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.450     7.662    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.500     8.412    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.259ns (9.500%)  route 2.467ns (90.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.638     4.953    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X136Y66        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y66        FDRE (Prop_fdre_C_Q)         0.259     5.212 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.467     7.680    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.473     8.439    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.259ns (9.667%)  route 2.420ns (90.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.638     4.953    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X136Y66        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y66        FDRE (Prop_fdre_C_Q)         0.259     5.212 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.420     7.633    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D1)      -0.500     8.422    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.259ns (9.995%)  route 2.332ns (90.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.953ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.638     4.953    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X136Y66        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y66        FDRE (Prop_fdre_C_Q)         0.259     5.212 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.332     7.545    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D2)      -0.473     8.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.484ns (23.212%)  route 1.601ns (76.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 8.586 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.985     6.498    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X150Y66        LUT5 (Prop_lut5_I1_O)        0.092     6.590 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.616     7.205    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X145Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.509     8.586    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X145Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[26]/C
                         clock pessimism              0.328     8.914    
                         clock uncertainty           -0.035     8.879    
    SLICE_X145Y57        FDRE (Setup_fdre_C_CE)      -0.294     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[26]
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.484ns (23.310%)  route 1.592ns (76.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.985     6.498    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X150Y66        LUT5 (Prop_lut5_I1_O)        0.092     6.590 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.607     7.197    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X140Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.508     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X140Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[24]/C
                         clock pessimism              0.328     8.913    
                         clock uncertainty           -0.035     8.878    
    SLICE_X140Y58        FDRE (Setup_fdre_C_CE)      -0.294     8.584    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[24]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.484ns (23.310%)  route 1.592ns (76.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.985     6.498    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X150Y66        LUT5 (Prop_lut5_I1_O)        0.092     6.590 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.607     7.197    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X140Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.508     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X140Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[30]/C
                         clock pessimism              0.328     8.913    
                         clock uncertainty           -0.035     8.878    
    SLICE_X140Y58        FDRE (Setup_fdre_C_CE)      -0.294     8.584    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[30]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.484ns (23.310%)  route 1.592ns (76.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.985     6.498    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X150Y66        LUT5 (Prop_lut5_I1_O)        0.092     6.590 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.607     7.197    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X140Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.508     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X140Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[33]/C
                         clock pessimism              0.328     8.913    
                         clock uncertainty           -0.035     8.878    
    SLICE_X140Y58        FDRE (Setup_fdre_C_CE)      -0.294     8.584    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[33]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.478ns (23.615%)  route 1.546ns (76.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.916     6.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X150Y66        LUT5 (Prop_lut5_I3_O)        0.086     6.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.630     7.145    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame_n_0
    SLICE_X142Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.508     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X142Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[27]/C
                         clock pessimism              0.328     8.913    
                         clock uncertainty           -0.035     8.878    
    SLICE_X142Y58        FDRE (Setup_fdre_C_R)       -0.281     8.597    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[27]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.478ns (23.615%)  route 1.546ns (76.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.916     6.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X150Y66        LUT5 (Prop_lut5_I3_O)        0.086     6.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.630     7.145    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame_n_0
    SLICE_X142Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.508     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X142Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[29]/C
                         clock pessimism              0.328     8.913    
                         clock uncertainty           -0.035     8.878    
    SLICE_X142Y58        FDRE (Setup_fdre_C_R)       -0.281     8.597    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[29]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  1.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_data_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.179%)  route 0.061ns (37.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X143Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_data_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y58        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_data_0_reg[2]/Q
                         net (fo=2, routed)           0.061     2.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_2_in__0[32]
    SLICE_X142Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.936     2.607    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X142Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[32]/C
                         clock pessimism             -0.385     2.222    
    SLICE_X142Y58        FDRE (Hold_fdre_C_D)         0.059     2.281    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.697     2.212    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X139Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y53        FDRE (Prop_fdre_C_Q)         0.100     2.312 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[2]/Q
                         net (fo=3, routed)           0.062     2.374    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn1_data_pn_reg[23][2]
    SLICE_X138Y53        LUT5 (Prop_lut5_I0_O)        0.028     2.402 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.402    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/pn1fn_return[12]
    SLICE_X138Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.937     2.608    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X138Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[12]/C
                         clock pessimism             -0.385     2.223    
    SLICE_X138Y53        FDRE (Hold_fdre_C_D)         0.087     2.310    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X137Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y57        FDCE (Prop_fdce_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/Q
                         net (fo=2, routed)           0.064     2.375    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_acc_data_reg_n_0_[2]
    SLICE_X136Y57        LUT5 (Prop_lut5_I3_O)        0.028     2.403 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.403    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_data[2]_i_1__1_n_0
    SLICE_X136Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.936     2.607    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X136Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/C
                         clock pessimism             -0.385     2.222    
    SLICE_X136Y57        FDCE (Hold_fdce_C_D)         0.087     2.309    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (63.996%)  route 0.072ns (36.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X137Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y57        FDCE (Prop_fdce_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/Q
                         net (fo=6, routed)           0.072     2.383    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]
    SLICE_X136Y57        LUT6 (Prop_lut6_I1_O)        0.028     2.411 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.411    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/p_0_in__4[5]
    SLICE_X136Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.936     2.607    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X136Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.385     2.222    
    SLICE_X136Y57        FDCE (Hold_fdce_C_D)         0.087     2.309    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.691     2.206    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/clk
    SLICE_X141Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y67        FDRE (Prop_fdre_C_Q)         0.100     2.306 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[7]/Q
                         net (fo=1, routed)           0.055     2.361    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_s[7]
    SLICE_X141Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.929     2.600    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X141Y67        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[7]/C
                         clock pessimism             -0.394     2.206    
    SLICE_X141Y67        FDRE (Hold_fdre_C_D)         0.049     2.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.687     2.202    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/clk
    SLICE_X139Y71        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y71        FDRE (Prop_fdre_C_Q)         0.100     2.302 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[11]/Q
                         net (fo=1, routed)           0.055     2.357    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_s[11]
    SLICE_X139Y71        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.925     2.596    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X139Y71        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[11]/C
                         clock pessimism             -0.394     2.202    
    SLICE_X139Y71        FDRE (Hold_fdre_C_D)         0.047     2.249    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.715     2.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y74        FDCE (Prop_fdce_C_Q)         0.100     2.330 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.385    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.952     2.623    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.393     2.230    
    SLICE_X151Y74        FDCE (Hold_fdce_C_D)         0.047     2.277    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.715     2.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X151Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y74        FDCE (Prop_fdce_C_Q)         0.100     2.330 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     2.385    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X151Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.952     2.623    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X151Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.393     2.230    
    SLICE_X151Y74        FDCE (Hold_fdce_C_D)         0.047     2.277    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.685     2.200    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X143Y73        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y73        FDPE (Prop_fdpe_C_Q)         0.100     2.300 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     2.355    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X143Y73        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.922     2.593    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X143Y73        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.393     2.200    
    SLICE_X143Y73        FDPE (Hold_fdpe_C_D)         0.047     2.247    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.690     2.205    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/clk
    SLICE_X139Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDRE (Prop_fdre_C_Q)         0.100     2.305 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[0]/Q
                         net (fo=1, routed)           0.055     2.360    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_s[0]
    SLICE_X139Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.928     2.599    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X139Y68        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]/C
                         clock pessimism             -0.394     2.205    
    SLICE_X139Y68        FDRE (Hold_fdre_C_D)         0.047     2.252    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_2_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y13   design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y14   design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y60   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y56   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y52   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y62   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y58   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y54   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y88   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X142Y68  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[2].din_wdata_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X142Y68  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[2].din_wdata_reg[40]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y68  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[2].din_wdata_reg[46]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y68  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[3].din_wdata_reg[53]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X142Y68  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[3].din_wdata_reg[55]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X142Y68  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[3].din_wdata_reg[59]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y68  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[3].din_wdata_reg[60]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y68  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[3].din_wdata_reg[62]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X139Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X139Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X137Y64  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_waddr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X137Y64  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_waddr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y64  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_waddr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y64  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_waddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X145Y64  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X146Y65  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X146Y65  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X146Y65  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X146Y65  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[0].din_wdata_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X145Y64  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/g_in[1].din_wdata_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.223ns (7.880%)  route 2.607ns (92.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.607     7.263    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.259ns (9.351%)  route 2.511ns (90.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.511     7.203    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.223ns (8.087%)  route 2.535ns (91.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.535     7.191    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.259ns (9.738%)  route 2.401ns (90.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.401     7.093    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.309ns (15.368%)  route 1.702ns (84.632%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 8.061 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X150Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y140       FDRE (Prop_fdre_C_Q)         0.223     4.709 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[3]/Q
                         net (fo=5, routed)           0.820     5.528    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[3]
    SLICE_X152Y128       LUT6 (Prop_lut6_I0_O)        0.043     5.571 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2/O
                         net (fo=1, routed)           0.318     5.889    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2_n_0
    SLICE_X150Y128       LUT6 (Prop_lut6_I4_O)        0.043     5.932 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1/O
                         net (fo=16, routed)          0.564     6.496    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X144Y133       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.333     8.061    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X144Y133       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]/C
                         clock pessimism              0.318     8.380    
                         clock uncertainty           -0.035     8.344    
    SLICE_X144Y133       FDSE (Setup_fdse_C_S)       -0.304     8.040    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.309ns (15.368%)  route 1.702ns (84.632%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 8.061 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X150Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y140       FDRE (Prop_fdre_C_Q)         0.223     4.709 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[3]/Q
                         net (fo=5, routed)           0.820     5.528    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/Q[3]
    SLICE_X152Y128       LUT6 (Prop_lut6_I0_O)        0.043     5.571 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2/O
                         net (fo=1, routed)           0.318     5.889    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_2_n_0
    SLICE_X150Y128       LUT6 (Prop_lut6_I4_O)        0.043     5.932 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_pn0_data[15]_i_1/O
                         net (fo=16, routed)          0.564     6.496    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[1]_0
    SLICE_X144Y133       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.333     8.061    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X144Y133       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[15]/C
                         clock pessimism              0.318     8.380    
                         clock uncertainty           -0.035     8.344    
    SLICE_X144Y133       FDSE (Setup_fdse_C_S)       -0.304     8.040    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.040    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.487ns (25.736%)  route 1.405ns (74.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 8.066 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.964     5.950    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y142       LUT5 (Prop_lut5_I1_O)        0.095     6.045 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.441     6.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/p_0_in[47]
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.338     8.066    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[24]/C
                         clock pessimism              0.318     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X145Y141       FDRE (Setup_fdre_C_CE)      -0.294     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[24]
  -------------------------------------------------------------------
                         required time                          8.055    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.487ns (25.736%)  route 1.405ns (74.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 8.066 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.964     5.950    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y142       LUT5 (Prop_lut5_I1_O)        0.095     6.045 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.441     6.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/p_0_in[47]
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.338     8.066    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[26]/C
                         clock pessimism              0.318     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X145Y141       FDRE (Setup_fdre_C_CE)      -0.294     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[26]
  -------------------------------------------------------------------
                         required time                          8.055    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.487ns (25.736%)  route 1.405ns (74.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 8.066 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.964     5.950    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y142       LUT5 (Prop_lut5_I1_O)        0.095     6.045 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.441     6.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/p_0_in[47]
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.338     8.066    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[29]/C
                         clock pessimism              0.318     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X145Y141       FDRE (Setup_fdre_C_CE)      -0.294     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[29]
  -------------------------------------------------------------------
                         required time                          8.055    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.487ns (25.736%)  route 1.405ns (74.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 8.066 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.964     5.950    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y142       LUT5 (Prop_lut5_I1_O)        0.095     6.045 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.441     6.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/p_0_in[47]
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.338     8.066    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X145Y141       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[31]/C
                         clock pessimism              0.318     8.385    
                         clock uncertainty           -0.035     8.349    
    SLICE_X145Y141       FDRE (Setup_fdre_C_CE)      -0.294     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[31]
  -------------------------------------------------------------------
                         required time                          8.055    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.668     1.978    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/clk
    SLICE_X153Y119       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y119       FDSE (Prop_fdse_C_Q)         0.100     2.078 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[15]/Q
                         net (fo=1, routed)           0.081     2.159    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg_n_0_[15]
    SLICE_X152Y119       LUT3 (Prop_lut3_I2_O)        0.030     2.189 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.189    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data[3]_i_1__1_n_0
    SLICE_X152Y119       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.886     2.351    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/clk
    SLICE_X152Y119       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data_reg[3]/C
                         clock pessimism             -0.361     1.989    
    SLICE_X152Y119       FDRE (Hold_fdre_C_D)         0.096     2.085    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.676     1.986    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X153Y103       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_p_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y103       FDRE (Prop_fdre_C_Q)         0.100     2.086 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_p_reg[1]/Q
                         net (fo=1, routed)           0.055     2.141    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_p[1]
    SLICE_X153Y103       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X153Y103       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_reg[1]/C
                         clock pessimism             -0.374     1.986    
    SLICE_X153Y103       FDRE (Hold_fdre_C_D)         0.047     2.033    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_p_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.676     1.986    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X153Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_p_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y104       FDRE (Prop_fdre_C_Q)         0.100     2.086 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_p_reg[0]/Q
                         net (fo=1, routed)           0.055     2.141    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_p_reg_n_0_[0]
    SLICE_X153Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X153Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_reg[0]/C
                         clock pessimism             -0.374     1.986    
    SLICE_X153Y104       FDRE (Hold_fdre_C_D)         0.047     2.033    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.663     1.973    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y124       FDCE (Prop_fdce_C_Q)         0.100     2.073 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.128    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.880     2.345    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.371     1.973    
    SLICE_X151Y124       FDCE (Hold_fdce_C_D)         0.047     2.020    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.643     1.953    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y138       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y138       FDCE (Prop_fdce_C_Q)         0.100     2.053 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     2.108    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X145Y138       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.864     2.329    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y138       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.375     1.953    
    SLICE_X145Y138       FDCE (Hold_fdce_C_D)         0.047     2.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.645     1.955    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X139Y105       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y105       FDPE (Prop_fdpe_C_Q)         0.100     2.055 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     2.110    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X139Y105       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.865     2.330    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X139Y105       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.374     1.955    
    SLICE_X139Y105       FDPE (Hold_fdpe_C_D)         0.047     2.002    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.665     1.975    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y129       FDCE (Prop_fdce_C_Q)         0.100     2.075 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.130    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X149Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.884     2.349    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.373     1.975    
    SLICE_X149Y129       FDCE (Hold_fdce_C_D)         0.047     2.022    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.661     1.971    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y124       FDCE (Prop_fdce_C_Q)         0.100     2.071 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.126    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X149Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.879     2.344    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.372     1.971    
    SLICE_X149Y124       FDCE (Hold_fdce_C_D)         0.047     2.018    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_p_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.676     1.986    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X153Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_p_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y104       FDRE (Prop_fdre_C_Q)         0.100     2.086 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_p_reg[4]/Q
                         net (fo=1, routed)           0.055     2.141    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_p_reg_n_0_[4]
    SLICE_X153Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X153Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_reg[4]/C
                         clock pessimism             -0.374     1.986    
    SLICE_X153Y104       FDRE (Hold_fdre_C_D)         0.044     2.030    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.666     1.976    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X150Y128       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y128       FDCE (Prop_fdce_C_Q)         0.100     2.076 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.060     2.136    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X150Y128       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.884     2.349    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X150Y128       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.372     1.976    
    SLICE_X150Y128       FDCE (Hold_fdce_C_D)         0.047     2.023    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_3_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y21    design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y3   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y148   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y140   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y144   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y138   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y146   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y142   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y108   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X150Y128  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X150Y128  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X150Y128  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X146Y129  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X146Y130  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_d_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X148Y130  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X148Y130  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X148Y130  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X148Y130  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X149Y130  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y138  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/adc_valid_i0_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y140  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X143Y135  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y138  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y140  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y140  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y138  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y138  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y142  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y140  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.223ns (9.069%)  route 2.236ns (90.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.236     6.376    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D1)      -0.500     7.663    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.223ns (9.069%)  route 2.236ns (90.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.236     6.376    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.473     7.690    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.223ns (9.614%)  route 2.097ns (90.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 8.002 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.097     6.237    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y99         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.629     8.002    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y99         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.199     8.201    
                         clock uncertainty           -0.035     8.165    
    OLOGIC_X0Y99         ODDR (Setup_oddr_C_D1)      -0.500     7.665    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.774ns (31.151%)  route 1.711ns (68.849%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 7.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.338     3.910    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y234         FDRE (Prop_fdre_C_Q)         0.259     4.169 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.197     5.366    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X8Y207         LUT5 (Prop_lut5_I0_O)        0.043     5.409 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.514     5.922    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X6Y208         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.175 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X6Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.229 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.229    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.394 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.394    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_85
    SLICE_X6Y210         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.200     7.573    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X6Y210         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[13]/C
                         clock pessimism              0.292     7.865    
                         clock uncertainty           -0.035     7.829    
    SLICE_X6Y210         FDRE (Setup_fdre_C_D)        0.076     7.905    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.760ns (30.761%)  route 1.711ns (69.239%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 7.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.338     3.910    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y234         FDRE (Prop_fdre_C_Q)         0.259     4.169 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.197     5.366    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X8Y207         LUT5 (Prop_lut5_I0_O)        0.043     5.409 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.514     5.922    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X6Y208         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.175 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X6Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.229 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.229    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.380 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.380    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_83
    SLICE_X6Y210         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.200     7.573    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X6Y210         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[15]/C
                         clock pessimism              0.292     7.865    
                         clock uncertainty           -0.035     7.829    
    SLICE_X6Y210         FDRE (Setup_fdre_C_D)        0.076     7.905    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.721ns (29.650%)  route 1.711ns (70.350%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 7.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.338     3.910    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y234         FDRE (Prop_fdre_C_Q)         0.259     4.169 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.197     5.366    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X8Y207         LUT5 (Prop_lut5_I0_O)        0.043     5.409 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.514     5.922    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X6Y208         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.175 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X6Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.229 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.229    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.341 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.341    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_84
    SLICE_X6Y210         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.200     7.573    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X6Y210         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[14]/C
                         clock pessimism              0.292     7.865    
                         clock uncertainty           -0.035     7.829    
    SLICE_X6Y210         FDRE (Setup_fdre_C_D)        0.076     7.905    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.223ns (10.093%)  route 1.987ns (89.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 8.002 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X0Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.223     4.141 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           1.987     6.127    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y99         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.629     8.002    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y99         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.199     8.201    
                         clock uncertainty           -0.035     8.165    
    OLOGIC_X0Y99         ODDR (Setup_oddr_C_D2)      -0.473     7.692    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.720ns (29.621%)  route 1.711ns (70.379%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.338     3.910    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y234         FDRE (Prop_fdre_C_Q)         0.259     4.169 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.197     5.366    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X8Y207         LUT5 (Prop_lut5_I0_O)        0.043     5.409 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.514     5.922    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X6Y208         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.175 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X6Y209         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.340 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.340    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_81
    SLICE_X6Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.201     7.574    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X6Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[9]/C
                         clock pessimism              0.292     7.866    
                         clock uncertainty           -0.035     7.830    
    SLICE_X6Y209         FDRE (Setup_fdre_C_D)        0.076     7.906    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.717ns (29.535%)  route 1.711ns (70.466%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 7.573 - 4.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.338     3.910    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y234         FDRE (Prop_fdre_C_Q)         0.259     4.169 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.197     5.366    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X8Y207         LUT5 (Prop_lut5_I0_O)        0.043     5.409 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.514     5.922    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X6Y208         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.175 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X6Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.229 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.229    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.337 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.337    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_86
    SLICE_X6Y210         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.200     7.573    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X6Y210         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[12]/C
                         clock pessimism              0.292     7.865    
                         clock uncertainty           -0.035     7.829    
    SLICE_X6Y210         FDRE (Setup_fdre_C_D)        0.076     7.905    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.706ns (29.214%)  route 1.711ns (70.786%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.574ns = ( 7.574 - 4.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.338     3.910    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X2Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y234         FDRE (Prop_fdre_C_Q)         0.259     4.169 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=75, routed)          1.197     5.366    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync
    SLICE_X8Y207         LUT5 (Prop_lut5_I0_O)        0.043     5.409 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, routed)          0.514     5.922    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
    SLICE_X6Y208         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     6.175 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
    SLICE_X6Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.326 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.326    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common_n_79
    SLICE_X6Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.201     7.574    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X6Y209         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[11]/C
                         clock pessimism              0.292     7.866    
                         clock uncertainty           -0.035     7.830    
    SLICE_X6Y209         FDRE (Setup_fdre_C_D)        0.076     7.906    design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_rate_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_out_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.601     1.812    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X7Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_out_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y232         FDRE (Prop_fdre_C_Q)         0.100     1.912 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_out_int_reg[1]/Q
                         net (fo=1, routed)           0.055     1.966    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_out_int_reg[11]_0[1]
    SLICE_X6Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.804     2.160    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X6Y232         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[1]/C
                         clock pessimism             -0.337     1.823    
    SLICE_X6Y232         FDRE (Hold_fdre_C_D)         0.059     1.882    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.569     1.780    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDCE (Prop_fdce_C_Q)         0.100     1.880 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.935    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.773     2.129    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.349     1.780    
    SLICE_X13Y232        FDCE (Hold_fdce_C_D)         0.047     1.827    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.572     1.783    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y235         FDCE (Prop_fdce_C_Q)         0.100     1.883 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.938    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.776     2.132    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.349     1.783    
    SLICE_X9Y235         FDCE (Hold_fdce_C_D)         0.047     1.830    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.564     1.775    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y226        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y226        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.930    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X11Y226        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.766     2.122    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y226        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.347     1.775    
    SLICE_X11Y226        FDCE (Hold_fdce_C_D)         0.047     1.822    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X13Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y205        FDCE (Prop_fdce_C_Q)         0.100     1.886 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.941    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X13Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X13Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.351     1.786    
    SLICE_X13Y205        FDCE (Hold_fdce_C_D)         0.047     1.833    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.569     1.780    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X11Y231        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y231        FDCE (Prop_fdce_C_Q)         0.100     1.880 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.935    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X11Y231        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.772     2.128    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X11Y231        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.348     1.780    
    SLICE_X11Y231        FDCE (Hold_fdce_C_D)         0.047     1.827    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.565     1.776    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X9Y227         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y227         FDCE (Prop_fdce_C_Q)         0.100     1.876 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/Q
                         net (fo=1, routed)           0.081     1.956    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[15]
    SLICE_X8Y227         LUT3 (Prop_lut3_I0_O)        0.028     1.984 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel_n_12
    SLICE_X8Y227         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.768     2.124    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X8Y227         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[11]/C
                         clock pessimism             -0.337     1.787    
    SLICE_X8Y227         FDRE (Hold_fdre_C_D)         0.087     1.874    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.089%)  route 0.082ns (38.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.603     1.814    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X3Y233         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDRE (Prop_fdre_C_Q)         0.100     1.914 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[17]/Q
                         net (fo=1, routed)           0.082     1.995    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/data1[5]
    SLICE_X2Y233         LUT4 (Prop_lut4_I1_O)        0.028     2.023 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p[5]_i_1/O
                         net (fo=1, routed)           0.000     2.023    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p[5]
    SLICE_X2Y233         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.806     2.162    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X2Y233         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_reg[5]/C
                         clock pessimism             -0.337     1.825    
    SLICE_X2Y233         FDRE (Hold_fdre_C_D)         0.087     1.912    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.608     1.819    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X0Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDCE (Prop_fdce_C_Q)         0.100     1.919 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/Q
                         net (fo=1, routed)           0.060     1.979    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1
    SLICE_X0Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X0Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/C
                         clock pessimism             -0.350     1.819    
    SLICE_X0Y203         FDCE (Hold_fdce_C_D)         0.047     1.866    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X0Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDCE (Prop_fdce_C_Q)         0.100     1.920 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/Q
                         net (fo=1, routed)           0.060     1.980    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1
    SLICE_X0Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.814     2.170    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X0Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/C
                         clock pessimism             -0.350     1.820    
    SLICE_X0Y201         FDCE (Hold_fdce_C_D)         0.047     1.867    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad4
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9364_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB18_X0Y82    design_1_i/AD9364/dac_fifo_ad9364_0/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y17  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y202   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y210   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y212   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y208   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y206   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y204   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y248   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y246   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X11Y238   design_1_i/AD9364/axi_ad9364/inst/adc_valid_i0_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X4Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X4Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X2Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_data_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_data_0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_data_0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X4Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_data_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X5Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_locked_m1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X5Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_locked_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y206    design_1_i/AD9364/axi_ad9364/inst/dac_valid_i0_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X8Y234    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X4Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        9.342ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.342ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.597ns  (logic 0.236ns (39.529%)  route 0.361ns (60.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.361     0.597    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y109        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y109        FDRE (Setup_fdre_C_D)       -0.061     9.939    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  9.342    

Slack (MET) :             9.364ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.678%)  route 0.439ns (66.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y123                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X19Y123        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.439     0.662    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X22Y123        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y123        FDRE (Setup_fdre_C_D)        0.026    10.026    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  9.364    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.621ns  (logic 0.259ns (41.686%)  route 0.362ns (58.314%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.362     0.621    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X11Y109        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)       -0.009     9.991    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.618ns  (logic 0.259ns (41.881%)  route 0.359ns (58.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X16Y120        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.359     0.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X17Y120        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)       -0.009     9.991    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.378ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.568ns  (logic 0.236ns (41.525%)  route 0.332ns (58.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y122        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.332     0.568    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X20Y122        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y122        FDRE (Setup_fdre_C_D)       -0.054     9.946    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  9.378    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.089%)  route 0.276ns (53.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.276     0.512    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X13Y110        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)       -0.089     9.911    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.954%)  route 0.307ns (60.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.307     0.511    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X1Y125         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y125         FDRE (Setup_fdre_C_D)       -0.090     9.910    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.409ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.499ns  (logic 0.236ns (47.264%)  route 0.263ns (52.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y122        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.263     0.499    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X17Y121        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y121        FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  9.409    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.576ns  (logic 0.259ns (44.990%)  route 0.317ns (55.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y122        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.317     0.576    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X17Y122        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y122        FDRE (Setup_fdre_C_D)       -0.008     9.992    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  9.416    

Slack (MET) :             9.420ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.816%)  route 0.284ns (58.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y123                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X19Y123        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.284     0.488    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X21Y122        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y122        FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  9.420    





---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.571ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/rd_end_reg/C
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/rd_end_rg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.311ns (4.324%)  route 6.881ns (95.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 33.694 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.267    -1.611    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X46Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/rd_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y178        FDCE (Prop_fdce_C_Q)         0.259    -1.352 r  design_1_i/mqc_t_0/inst/rd_end_reg/Q
                         net (fo=3, routed)           2.225     0.873    design_1_i/mqc_t_0/inst/rd_end
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.052     0.925 r  design_1_i/mqc_t_0/inst/rd_end_hold_fix/O
                         net (fo=1, routed)           4.656     5.581    design_1_i/mqc_t_0/inst/rd_end_hold_fix_1
    SLICE_X47Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/rd_end_rg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.140    33.694    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/rd_end_rg_reg[0]/C
                         clock pessimism              0.000    33.694    
                         clock uncertainty           -0.426    33.268    
    SLICE_X47Y178        FDCE (Setup_fdce_C_D)       -0.115    33.153    design_1_i/mqc_t_0/inst/rd_end_rg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.153    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                 27.571    

Slack (MET) :             27.638ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 0.622ns (9.295%)  route 6.070ns (90.705%))
  Logic Levels:           0  
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 33.727 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.666    -1.212    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[1])
                                                      0.622    -0.590 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[1]
                         net (fo=2, routed)           6.070     5.480    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[13]
    RAMB36_X1Y47         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.173    33.727    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X1Y47         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000    33.727    
                         clock uncertainty           -0.426    33.300    
    RAMB36_X1Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    33.118    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_6
  -------------------------------------------------------------------
                         required time                         33.118    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 27.638    

Slack (MET) :             27.716ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.622ns (9.505%)  route 5.922ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        2.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 33.656 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.666    -1.212    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.622    -0.590 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[2]
                         net (fo=2, routed)           5.922     5.332    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[14]
    RAMB36_X2Y48         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.102    33.656    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X2Y48         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    33.656    
                         clock uncertainty           -0.426    33.229    
    RAMB36_X2Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.182    33.047    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_7
  -------------------------------------------------------------------
                         required time                         33.047    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                 27.716    

Slack (MET) :             27.734ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 0.622ns (9.512%)  route 5.917ns (90.488%))
  Logic Levels:           0  
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 33.670 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.666    -1.212    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[23])
                                                      0.622    -0.590 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[23]
                         net (fo=2, routed)           5.917     5.327    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[7]
    RAMB36_X3Y46         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.116    33.670    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X3Y46         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000    33.670    
                         clock uncertainty           -0.426    33.243    
    RAMB36_X3Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    33.061    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_3
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                 27.734    

Slack (MET) :             27.845ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.622ns (9.701%)  route 5.790ns (90.299%))
  Logic Levels:           0  
  Clock Path Skew:        2.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 33.653 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.666    -1.212    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[6])
                                                      0.622    -0.590 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[6]
                         net (fo=2, routed)           5.790     5.199    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[18]
    RAMB36_X2Y47         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.099    33.653    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X2Y47         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_9/CLKARDCLK
                         clock pessimism              0.000    33.653    
                         clock uncertainty           -0.426    33.226    
    RAMB36_X2Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.182    33.044    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_9
  -------------------------------------------------------------------
                         required time                         33.044    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 27.845    

Slack (MET) :             27.963ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_9/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 0.622ns (9.884%)  route 5.671ns (90.116%))
  Logic Levels:           0  
  Clock Path Skew:        2.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 33.653 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.666    -1.212    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[7])
                                                      0.622    -0.590 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[7]
                         net (fo=2, routed)           5.671     5.081    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[19]
    RAMB36_X2Y47         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_9/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.099    33.653    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X2Y47         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_9/CLKARDCLK
                         clock pessimism              0.000    33.653    
                         clock uncertainty           -0.426    33.226    
    RAMB36_X2Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    33.044    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_9
  -------------------------------------------------------------------
                         required time                         33.044    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                 27.963    

Slack (MET) :             28.032ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 0.622ns (9.999%)  route 5.599ns (90.001%))
  Logic Levels:           0  
  Clock Path Skew:        2.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 33.650 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.666    -1.212    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[10])
                                                      0.622    -0.590 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[10]
                         net (fo=2, routed)           5.599     5.009    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[22]
    RAMB36_X2Y46         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.096    33.650    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X2Y46         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11/CLKARDCLK
                         clock pessimism              0.000    33.650    
                         clock uncertainty           -0.426    33.223    
    RAMB36_X2Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.182    33.041    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11
  -------------------------------------------------------------------
                         required time                         33.041    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                 28.032    

Slack (MET) :             28.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 0.622ns (10.022%)  route 5.585ns (89.978%))
  Logic Levels:           0  
  Clock Path Skew:        2.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 33.650 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.666    -1.212    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[11])
                                                      0.622    -0.590 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[11]
                         net (fo=3, routed)           5.585     4.994    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[23]
    RAMB36_X2Y46         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.096    33.650    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X2Y46         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11/CLKARDCLK
                         clock pessimism              0.000    33.650    
                         clock uncertainty           -0.426    33.223    
    RAMB36_X2Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    33.041    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_11
  -------------------------------------------------------------------
                         required time                         33.041    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                 28.047    

Slack (MET) :             28.113ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/corr_str_rg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.444ns (6.557%)  route 6.327ns (93.443%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 33.696 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.301     5.054    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y204        LUT3 (Prop_lut3_I1_O)        0.136     5.190 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/corr_str_rg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.190    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/p_2_out[0]
    SLICE_X30Y204        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/corr_str_rg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.142    33.696    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_iclk
    SLICE_X30Y204        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/corr_str_rg_reg[0]/C
                         clock pessimism              0.000    33.696    
                         clock uncertainty           -0.426    33.270    
    SLICE_X30Y204        FDRE (Setup_fdre_C_D)        0.034    33.304    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/corr_str_rg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.304    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                 28.113    

Slack (MET) :             28.131ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/req_data_rg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 0.450ns (6.640%)  route 6.327ns (93.360%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 33.696 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.301     5.054    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y204        LUT3 (Prop_lut3_I1_O)        0.142     5.196 r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/req_data_rg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.196    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/req_data_rg[0]_i_1_n_0
    SLICE_X30Y204        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/req_data_rg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.142    33.696    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_iclk
    SLICE_X30Y204        FDRE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/req_data_rg_reg[0]/C
                         clock pessimism              0.000    33.696    
                         clock uncertainty           -0.426    33.270    
    SLICE_X30Y204        FDRE (Setup_fdre_C_D)        0.058    33.328    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/req_data_rg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.328    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 28.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/dt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.260ns (12.142%)  route 1.881ns (87.858%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[19])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[19]
                         net (fo=2, routed)           1.761     1.629    design_1_i/mqc_t_0/inst/Service_4_RX_3[23]
    SLICE_X68Y185        LUT3 (Prop_lut3_I0_O)        0.028     1.657 f  design_1_i/mqc_t_0/inst/dt[23]_i_2/O
                         net (fo=1, routed)           0.120     1.777    design_1_i/mqc_t_0/inst/dt[23]_i_2_n_0
    SLICE_X68Y185        LUT5 (Prop_lut5_I0_O)        0.028     1.805 r  design_1_i/mqc_t_0/inst/dt[23]_i_1/O
                         net (fo=1, routed)           0.000     1.805    design_1_i/mqc_t_0/inst/dt[23]_i_1_n_0
    SLICE_X68Y185        FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.738     0.740    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X68Y185        FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[23]/C
                         clock pessimism              0.000     0.740    
                         clock uncertainty            0.426     1.166    
    SLICE_X68Y185        FDCE (Hold_fdce_C_D)         0.060     1.226    design_1_i/mqc_t_0/inst/dt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/dt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.260ns (11.646%)  route 1.973ns (88.354%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[17])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[17]
                         net (fo=2, routed)           1.783     1.651    design_1_i/mqc_t_0/inst/Service_4_RX_3[21]
    SLICE_X106Y185       LUT3 (Prop_lut3_I0_O)        0.028     1.679 f  design_1_i/mqc_t_0/inst/dt[21]_i_2/O
                         net (fo=1, routed)           0.190     1.868    design_1_i/mqc_t_0/inst/dt[21]_i_2_n_0
    SLICE_X106Y185       LUT5 (Prop_lut5_I0_O)        0.028     1.896 r  design_1_i/mqc_t_0/inst/dt[21]_i_1/O
                         net (fo=1, routed)           0.000     1.896    design_1_i/mqc_t_0/inst/dt[21]_i_1_n_0
    SLICE_X106Y185       FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.753     0.755    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X106Y185       FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[21]/C
                         clock pessimism              0.000     0.755    
                         clock uncertainty            0.426     1.181    
    SLICE_X106Y185       FDCE (Hold_fdce_C_D)         0.087     1.268    design_1_i/mqc_t_0/inst/dt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/dt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.260ns (11.514%)  route 1.998ns (88.486%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[25]
                         net (fo=2, routed)           1.767     1.635    design_1_i/mqc_t_0/inst/Service_4_RX_3[29]
    SLICE_X108Y184       LUT2 (Prop_lut2_I1_O)        0.028     1.663 r  design_1_i/mqc_t_0/inst/dt[29]_i_3/O
                         net (fo=1, routed)           0.231     1.894    design_1_i/mqc_t_0/inst/dt[29]_i_3_n_0
    SLICE_X108Y183       LUT5 (Prop_lut5_I3_O)        0.028     1.922 r  design_1_i/mqc_t_0/inst/dt[29]_i_1/O
                         net (fo=1, routed)           0.000     1.922    design_1_i/mqc_t_0/inst/dt[29]_i_1_n_0
    SLICE_X108Y183       FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.752     0.754    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X108Y183       FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[29]/C
                         clock pessimism              0.000     0.754    
                         clock uncertainty            0.426     1.180    
    SLICE_X108Y183       FDCE (Hold_fdce_C_D)         0.087     1.267    design_1_i/mqc_t_0/inst/dt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/dt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.260ns (11.137%)  route 2.075ns (88.863%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[16])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[16]
                         net (fo=2, routed)           1.953     1.821    design_1_i/mqc_t_0/inst/Service_4_RX_3[20]
    SLICE_X59Y183        LUT2 (Prop_lut2_I1_O)        0.028     1.849 f  design_1_i/mqc_t_0/inst/dt[20]_i_2/O
                         net (fo=1, routed)           0.121     1.970    design_1_i/mqc_t_0/inst/dt[20]_i_2_n_0
    SLICE_X59Y183        LUT6 (Prop_lut6_I0_O)        0.028     1.998 r  design_1_i/mqc_t_0/inst/dt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.998    design_1_i/mqc_t_0/inst/dt[20]_i_1_n_0
    SLICE_X59Y183        FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.737     0.739    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X59Y183        FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[20]/C
                         clock pessimism              0.000     0.739    
                         clock uncertainty            0.426     1.165    
    SLICE_X59Y183        FDCE (Hold_fdce_C_D)         0.060     1.225    design_1_i/mqc_t_0/inst/dt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/dt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.260ns (10.892%)  route 2.127ns (89.108%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[20])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[20]
                         net (fo=2, routed)           2.006     1.874    design_1_i/mqc_t_0/inst/Service_4_TX_7[24]
    SLICE_X108Y183       LUT3 (Prop_lut3_I0_O)        0.028     1.902 f  design_1_i/mqc_t_0/inst/dt[24]_i_2/O
                         net (fo=1, routed)           0.121     2.023    design_1_i/mqc_t_0/inst/dt[24]_i_2_n_0
    SLICE_X108Y183       LUT5 (Prop_lut5_I0_O)        0.028     2.051 r  design_1_i/mqc_t_0/inst/dt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.051    design_1_i/mqc_t_0/inst/dt[24]_i_1_n_0
    SLICE_X108Y183       FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.752     0.754    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X108Y183       FDCE                                         r  design_1_i/mqc_t_0/inst/dt_reg[24]/C
                         clock pessimism              0.000     0.754    
                         clock uncertainty            0.426     1.180    
    SLICE_X108Y183       FDCE (Hold_fdce_C_D)         0.087     1.267    design_1_i/mqc_t_0/inst/dt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.204ns (8.247%)  route 2.269ns (91.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[19])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[19]
                         net (fo=2, routed)           2.269     2.137    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[3]
    RAMB36_X2Y45         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.750     0.752    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X2Y45         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.752    
                         clock uncertainty            0.426     1.178    
    RAMB36_X2Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.333    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.204ns (8.049%)  route 2.331ns (91.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[20])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[20]
                         net (fo=2, routed)           2.331     2.198    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[4]
    RAMB36_X3Y42         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.770     0.772    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X3Y42         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     0.772    
                         clock uncertainty            0.426     1.198    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.353    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.204ns (8.062%)  route 2.326ns (91.938%))
  Logic Levels:           0  
  Clock Path Skew:        1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[16])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[16]
                         net (fo=2, routed)           2.326     2.194    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[0]
    RAMB36_X2Y44         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.747     0.749    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X2Y44         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.749    
                         clock uncertainty            0.426     1.175    
    RAMB36_X2Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.330    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_4/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.204ns (7.808%)  route 2.409ns (92.192%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[25])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[25]
                         net (fo=2, routed)           2.409     2.276    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[9]
    RAMB36_X3Y45         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_4/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.763     0.765    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X3Y45         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000     0.765    
                         clock uncertainty            0.426     1.191    
    RAMB36_X3Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.346    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.204ns (7.666%)  route 2.457ns (92.334%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.714    -0.336    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/dout_clk
    RAMB36_X6Y13         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      0.204    -0.132 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/DOBDO[27]
                         net (fo=3, routed)           2.457     2.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/idata[11]
    RAMB36_X3Y41         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.774     0.776    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/sync_iclk
    RAMB36_X3Y41         RAMB36E1                                     r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000     0.776    
                         clock uncertainty            0.426     1.202    
    RAMB36_X3Y41         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.357    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_fifo_sub/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.968    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        6.129ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.659ns  (logic 0.223ns (6.094%)  route 3.436ns (93.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.436     3.659    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X13Y124        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y124        FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.659ns  (logic 0.223ns (6.094%)  route 3.436ns (93.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.436     3.659    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X13Y124        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y124        FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.659ns  (logic 0.223ns (6.094%)  route 3.436ns (93.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.436     3.659    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X13Y124        FDPE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y124        FDPE (Recov_fdpe_C_PRE)     -0.178     9.822    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.380ns  (logic 0.223ns (6.599%)  route 3.157ns (93.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.157     3.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X12Y123        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.380ns  (logic 0.223ns (6.599%)  route 3.157ns (93.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.157     3.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X12Y123        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.380ns  (logic 0.223ns (6.599%)  route 3.157ns (93.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.157     3.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X12Y123        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.380ns  (logic 0.223ns (6.599%)  route 3.157ns (93.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.157     3.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X12Y123        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.154     9.846    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.279ns  (logic 0.223ns (6.801%)  route 3.056ns (93.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.056     3.279    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X15Y122        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y122        FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.279ns  (logic 0.223ns (6.801%)  route 3.056ns (93.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.056     3.279    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X15Y122        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y122        FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.279ns  (logic 0.223ns (6.801%)  route 3.056ns (93.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X1Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.056     3.279    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X15Y122        FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y122        FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  6.509    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       14.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.203ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.434ns  (logic 0.728ns (4.717%)  route 14.706ns (95.283%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 31.426 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     3.424 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[0]
                         net (fo=27, routed)         13.284    16.708    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_7
    SLICE_X107Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.081    31.426    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X107Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep/C
                         clock pessimism              0.000    31.426    
                         clock uncertainty           -0.414    31.011    
    SLICE_X107Y225       FDCE (Setup_fdce_C_D)       -0.100    30.911    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         30.911    
                         arrival time                         -16.708    
  -------------------------------------------------------------------
                         slack                                 14.203    

Slack (MET) :             14.693ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__9/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.013ns  (logic 0.836ns (5.569%)  route 14.177ns (94.431%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 31.482 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.360 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.413 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.413    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     3.532 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1/O[2]
                         net (fo=27, routed)         12.755    16.287    design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1_n_5
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.137    31.482    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__9/C
                         clock pessimism              0.000    31.482    
                         clock uncertainty           -0.414    31.067    
    SLICE_X127Y218       FDCE (Setup_fdce_C_D)       -0.088    30.979    design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__9
  -------------------------------------------------------------------
                         required time                         30.979    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                 14.693    

Slack (MET) :             14.827ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__9/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.866ns  (logic 0.728ns (4.897%)  route 14.138ns (95.103%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 31.482 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     3.424 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[0]
                         net (fo=27, routed)         12.716    16.140    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_7
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.137    31.482    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__9/C
                         clock pessimism              0.000    31.482    
                         clock uncertainty           -0.414    31.067    
    SLICE_X127Y218       FDCE (Setup_fdce_C_D)       -0.100    30.967    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__9
  -------------------------------------------------------------------
                         required time                         30.967    
                         arrival time                         -16.140    
  -------------------------------------------------------------------
                         slack                                 14.827    

Slack (MET) :             14.932ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.696ns  (logic 0.836ns (5.689%)  route 13.860ns (94.311%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 31.426 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.360 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.413 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.413    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     3.532 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1/O[2]
                         net (fo=27, routed)         12.438    15.970    design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1_n_5
    SLICE_X107Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.081    31.426    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X107Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep/C
                         clock pessimism              0.000    31.426    
                         clock uncertainty           -0.414    31.011    
    SLICE_X107Y225       FDCE (Setup_fdce_C_D)       -0.110    30.901    design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         30.901    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                 14.932    

Slack (MET) :             14.945ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__9/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.751ns  (logic 0.730ns (4.949%)  route 14.021ns (95.051%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 31.482 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     3.426 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[2]
                         net (fo=27, routed)         12.599    16.025    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_5
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.137    31.482    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X127Y218       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__9/C
                         clock pessimism              0.000    31.482    
                         clock uncertainty           -0.414    31.067    
    SLICE_X127Y218       FDCE (Setup_fdce_C_D)       -0.098    30.969    design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__9
  -------------------------------------------------------------------
                         required time                         30.969    
                         arrival time                         -16.025    
  -------------------------------------------------------------------
                         slack                                 14.945    

Slack (MET) :             15.240ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.409ns  (logic 0.730ns (5.066%)  route 13.679ns (94.934%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.126ns = ( 31.426 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     3.426 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[2]
                         net (fo=27, routed)         12.257    15.683    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_5
    SLICE_X106Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.081    31.426    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X106Y225       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep/C
                         clock pessimism              0.000    31.426    
                         clock uncertainty           -0.414    31.011    
    SLICE_X106Y225       FDCE (Setup_fdce_C_D)       -0.089    30.922    design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         30.922    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 15.240    

Slack (MET) :             15.471ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__22/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.266ns  (logic 0.728ns (5.103%)  route 13.538ns (94.897%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 31.507 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     3.424 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[0]
                         net (fo=27, routed)         12.116    15.540    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_7
    SLICE_X122Y199       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.162    31.507    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X122Y199       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__22/C
                         clock pessimism              0.000    31.507    
                         clock uncertainty           -0.414    31.092    
    SLICE_X122Y199       FDCE (Setup_fdce_C_D)       -0.081    31.011    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__22
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -15.540    
  -------------------------------------------------------------------
                         slack                                 15.471    

Slack (MET) :             15.542ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__22/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.125ns  (logic 0.730ns (5.168%)  route 13.395ns (94.832%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.117ns = ( 31.435 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     3.426 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[2]
                         net (fo=27, routed)         11.973    15.399    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_5
    SLICE_X102Y207       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.090    31.435    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X102Y207       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__22/C
                         clock pessimism              0.000    31.435    
                         clock uncertainty           -0.414    31.020    
    SLICE_X102Y207       FDCE (Setup_fdce_C_D)       -0.079    30.941    design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]_rep__22
  -------------------------------------------------------------------
                         required time                         30.941    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                 15.542    

Slack (MET) :             15.720ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__22/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 0.836ns (5.989%)  route 13.123ns (94.011%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.095ns = ( 31.457 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.360 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.413 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.413    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     3.532 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1/O[2]
                         net (fo=27, routed)         11.701    15.233    design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1_n_5
    SLICE_X106Y198       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.112    31.457    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X106Y198       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__22/C
                         clock pessimism              0.000    31.457    
                         clock uncertainty           -0.414    31.042    
    SLICE_X106Y198       FDCE (Setup_fdce_C_D)       -0.089    30.953    design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]_rep__22
  -------------------------------------------------------------------
                         required time                         30.953    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                 15.720    

Slack (MET) :             15.795ns  (required time - arrival time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__16/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.897ns  (logic 0.728ns (5.238%)  route 13.169ns (94.762%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.101ns = ( 31.451 - 32.552 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.731     1.731    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.272     1.274    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.223     1.497 r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.735     2.232    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.043     2.275 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.232     2.507    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.043     2.550 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.448     2.998    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y174        LUT3 (Prop_lut3_I2_O)        0.043     3.041 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     3.041    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_5_n_0
    SLICE_X51Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.300 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.007     3.307    design_1_i/mqc_t_0/inst/buff_r_addr_reg[0]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     3.424 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[0]
                         net (fo=27, routed)         11.747    15.171    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_7
    SLICE_X120Y179       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.106    31.451    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X120Y179       FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__16/C
                         clock pessimism              0.000    31.451    
                         clock uncertainty           -0.414    31.036    
    SLICE_X120Y179       FDCE (Setup_fdce_C_D)       -0.070    30.966    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__16
  -------------------------------------------------------------------
                         required time                         30.966    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                 15.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/rd_end_rg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/rd_end_reg/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.215%)  route 0.283ns (65.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.569     0.571    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y179        FDCE                                         r  design_1_i/mqc_t_0/inst/rd_end_rg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDCE (Prop_fdce_C_Q)         0.118     0.689 r  design_1_i/mqc_t_0/inst/rd_end_rg_reg[1]/Q
                         net (fo=6, routed)           0.176     0.865    design_1_i/mqc_t_0/inst/rd_end_rg[1]
    SLICE_X47Y178        LUT5 (Prop_lut5_I0_O)        0.029     0.894 r  design_1_i/mqc_t_0/inst/rd_end_i_1/O
                         net (fo=1, routed)           0.106     1.001    design_1_i/mqc_t_0/inst/rd_end_i_1_n_0
    SLICE_X46Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/rd_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.763    -0.409    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X46Y178        FDCE                                         r  design_1_i/mqc_t_0/inst/rd_end_reg/C
                         clock pessimism              0.000    -0.409    
                         clock uncertainty            0.414     0.006    
    SLICE_X46Y178        FDCE (Hold_fdce_C_D)        -0.004     0.002    design_1_i/mqc_t_0/inst/rd_end_reg
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/rd_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.174ns (28.531%)  route 0.436ns (71.469%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_fdce_C_Q)         0.118     0.690 r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/Q
                         net (fo=9, routed)           0.312     1.002    design_1_i/mqc_t_0/inst/buff_ready_t_reg_n_0
    SLICE_X48Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.030 r  design_1_i/mqc_t_0/inst/rd_en_i_2/O
                         net (fo=1, routed)           0.124     1.154    design_1_i/mqc_t_0/inst/rd_en_i_2_n_0
    SLICE_X48Y177        LUT4 (Prop_lut4_I0_O)        0.028     1.182 r  design_1_i/mqc_t_0/inst/rd_en_i_1/O
                         net (fo=1, routed)           0.000     1.182    design_1_i/mqc_t_0/inst/rd_en_i_1_n_0
    SLICE_X48Y177        FDCE                                         r  design_1_i/mqc_t_0/inst/rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.762    -0.410    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X48Y177        FDCE                                         r  design_1_i/mqc_t_0/inst/rd_en_reg/C
                         clock pessimism              0.000    -0.410    
                         clock uncertainty            0.414     0.005    
    SLICE_X48Y177        FDCE (Hold_fdce_C_D)         0.060     0.065    design_1_i/mqc_t_0/inst/rd_en_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.253ns (29.514%)  route 0.604ns (70.486%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_fdce_C_Q)         0.118     0.690 f  design_1_i/mqc_t_0/inst/buff_ready_t_reg/Q
                         net (fo=9, routed)           0.255     0.945    design_1_i/mqc_t_0/inst/buff_ready_t_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I5_O)        0.028     0.973 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7/O
                         net (fo=1, routed)           0.218     1.191    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.219 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.131     1.350    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y176        LUT3 (Prop_lut3_I1_O)        0.028     1.378 r  design_1_i/mqc_t_0/inst/buff_r_addr[8]_i_3/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/mqc_t_0/inst/buff_r_addr[8]_i_3_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.429 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1/O[2]
                         net (fo=27, routed)          0.000     1.429    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1_n_5
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.728    -0.444    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]/C
                         clock pessimism              0.000    -0.444    
                         clock uncertainty            0.414    -0.029    
    SLICE_X51Y176        FDCE (Hold_fdce_C_D)         0.070     0.041    design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.251ns (29.280%)  route 0.606ns (70.720%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_fdce_C_Q)         0.118     0.690 f  design_1_i/mqc_t_0/inst/buff_ready_t_reg/Q
                         net (fo=9, routed)           0.255     0.945    design_1_i/mqc_t_0/inst/buff_ready_t_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I5_O)        0.028     0.973 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7/O
                         net (fo=1, routed)           0.218     1.191    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.219 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.133     1.352    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y176        LUT3 (Prop_lut3_I1_O)        0.028     1.380 r  design_1_i/mqc_t_0/inst/buff_r_addr[8]_i_2/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/mqc_t_0/inst/buff_r_addr[8]_i_2_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.429 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1/O[3]
                         net (fo=27, routed)          0.000     1.429    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1_n_4
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.728    -0.444    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[11]/C
                         clock pessimism              0.000    -0.444    
                         clock uncertainty            0.414    -0.029    
    SLICE_X51Y176        FDCE (Hold_fdce_C_D)         0.070     0.041    design_1_i/mqc_t_0/inst/buff_r_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.253ns (28.981%)  route 0.620ns (71.019%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_fdce_C_Q)         0.118     0.690 f  design_1_i/mqc_t_0/inst/buff_ready_t_reg/Q
                         net (fo=9, routed)           0.255     0.945    design_1_i/mqc_t_0/inst/buff_ready_t_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I5_O)        0.028     0.973 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7/O
                         net (fo=1, routed)           0.218     1.191    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.219 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.147     1.366    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y175        LUT3 (Prop_lut3_I0_O)        0.028     1.394 r  design_1_i/mqc_t_0/inst/buff_r_addr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/mqc_t_0/inst/buff_r_addr[4]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.445 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[2]
                         net (fo=27, routed)          0.000     1.445    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_5
    SLICE_X51Y175        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.727    -0.445    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y175        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]/C
                         clock pessimism              0.000    -0.445    
                         clock uncertainty            0.414    -0.030    
    SLICE_X51Y175        FDCE (Hold_fdce_C_D)         0.070     0.040    design_1_i/mqc_t_0/inst/buff_r_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.257ns (29.164%)  route 0.624ns (70.836%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_fdce_C_Q)         0.118     0.690 f  design_1_i/mqc_t_0/inst/buff_ready_t_reg/Q
                         net (fo=9, routed)           0.255     0.945    design_1_i/mqc_t_0/inst/buff_ready_t_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I5_O)        0.028     0.973 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7/O
                         net (fo=1, routed)           0.218     1.191    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.219 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.151     1.370    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y175        LUT3 (Prop_lut3_I1_O)        0.028     1.398 r  design_1_i/mqc_t_0/inst/buff_r_addr[4]_i_3/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/mqc_t_0/inst/buff_r_addr[4]_i_3_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.453 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[0]
                         net (fo=27, routed)          0.000     1.453    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_7
    SLICE_X51Y175        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.727    -0.445    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y175        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]/C
                         clock pessimism              0.000    -0.445    
                         clock uncertainty            0.414    -0.030    
    SLICE_X51Y175        FDCE (Hold_fdce_C_D)         0.070     0.040    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.253ns (28.383%)  route 0.638ns (71.617%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_fdce_C_Q)         0.118     0.690 f  design_1_i/mqc_t_0/inst/buff_ready_t_reg/Q
                         net (fo=9, routed)           0.255     0.945    design_1_i/mqc_t_0/inst/buff_ready_t_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I5_O)        0.028     0.973 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7/O
                         net (fo=1, routed)           0.218     1.191    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.219 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.165     1.384    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y177        LUT3 (Prop_lut3_I1_O)        0.028     1.412 r  design_1_i/mqc_t_0/inst/buff_r_addr[12]_i_2/O
                         net (fo=1, routed)           0.000     1.412    design_1_i/mqc_t_0/inst/buff_r_addr[12]_i_2_n_0
    SLICE_X51Y177        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.463 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1/O[2]
                         net (fo=27, routed)          0.000     1.463    design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_i_1_n_5
    SLICE_X51Y177        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.730    -0.442    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y177        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]/C
                         clock pessimism              0.000    -0.442    
                         clock uncertainty            0.414    -0.027    
    SLICE_X51Y177        FDCE (Hold_fdce_C_D)         0.070     0.043    design_1_i/mqc_t_0/inst/buff_r_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.277ns (30.881%)  route 0.620ns (69.119%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_fdce_C_Q)         0.118     0.690 f  design_1_i/mqc_t_0/inst/buff_ready_t_reg/Q
                         net (fo=9, routed)           0.255     0.945    design_1_i/mqc_t_0/inst/buff_ready_t_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I5_O)        0.028     0.973 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7/O
                         net (fo=1, routed)           0.218     1.191    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.219 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.147     1.366    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y175        LUT3 (Prop_lut3_I0_O)        0.028     1.394 r  design_1_i/mqc_t_0/inst/buff_r_addr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/mqc_t_0/inst/buff_r_addr[4]_i_2_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     1.469 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[3]
                         net (fo=28, routed)          0.000     1.469    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_4
    SLICE_X51Y175        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.727    -0.445    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y175        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[7]/C
                         clock pessimism              0.000    -0.445    
                         clock uncertainty            0.414    -0.030    
    SLICE_X51Y175        FDCE (Hold_fdce_C_D)         0.070     0.040    design_1_i/mqc_t_0/inst/buff_r_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.284ns (31.269%)  route 0.624ns (68.731%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X46Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_fdce_C_Q)         0.118     0.690 f  design_1_i/mqc_t_0/inst/buff_ready_t_reg/Q
                         net (fo=9, routed)           0.255     0.945    design_1_i/mqc_t_0/inst/buff_ready_t_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I5_O)        0.028     0.973 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7/O
                         net (fo=1, routed)           0.218     1.191    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_7_n_0
    SLICE_X52Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.219 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3/O
                         net (fo=12, routed)          0.151     1.370    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_3_n_0
    SLICE_X51Y175        LUT3 (Prop_lut3_I1_O)        0.028     1.398 r  design_1_i/mqc_t_0/inst/buff_r_addr[4]_i_3/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/mqc_t_0/inst/buff_r_addr[4]_i_3_n_0
    SLICE_X51Y175        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     1.480 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1/O[1]
                         net (fo=28, routed)          0.000     1.480    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_i_1_n_6
    SLICE_X51Y175        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.727    -0.445    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y175        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[5]/C
                         clock pessimism              0.000    -0.445    
                         clock uncertainty            0.414    -0.030    
    SLICE_X51Y175        FDCE (Hold_fdce_C_D)         0.070     0.040    design_1_i/mqc_t_0/inst/buff_r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.239ns (26.215%)  route 0.673ns (73.785%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.751     0.751    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.570     0.572    design_1_i/mqc_t_0/inst/iclk_lte
    SLICE_X47Y180        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDCE (Prop_fdce_C_Q)         0.100     0.672 f  design_1_i/mqc_t_0/inst/buff_ready_i_reg/Q
                         net (fo=7, routed)           0.382     1.054    design_1_i/mqc_t_0/inst/buff_ready_i_reg_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I3_O)        0.028     1.082 r  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10/O
                         net (fo=1, routed)           0.117     1.199    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_10_n_0
    SLICE_X49Y176        LUT5 (Prop_lut5_I1_O)        0.028     1.227 f  design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4/O
                         net (fo=9, routed)           0.174     1.401    design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_4_n_0
    SLICE_X51Y176        LUT3 (Prop_lut3_I2_O)        0.028     1.429 r  design_1_i/mqc_t_0/inst/buff_r_addr[8]_i_4/O
                         net (fo=1, routed)           0.000     1.429    design_1_i/mqc_t_0/inst/buff_r_addr[8]_i_4_n_0
    SLICE_X51Y176        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.484 r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1/O[0]
                         net (fo=27, routed)          0.000     1.484    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_i_1_n_7
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.728    -0.444    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X51Y176        FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]/C
                         clock pessimism              0.000    -0.444    
                         clock uncertainty            0.414    -0.029    
    SLICE_X51Y176        FDCE (Hold_fdce_C_D)         0.070     0.041    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  1.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        3.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.328ns (5.722%)  route 5.404ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.732     4.399    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X138Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X138Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X138Y132       FDCE (Recov_fdce_C_CLR)     -0.187     8.264    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rack_int_reg/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.328ns (5.722%)  route 5.404ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.732     4.399    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg
    SLICE_X138Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X138Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X138Y132       FDCE (Recov_fdce_C_CLR)     -0.187     8.264    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.328ns (5.722%)  route 5.404ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.732     4.399    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg
    SLICE_X138Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X138Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X138Y132       FDCE (Recov_fdce_C_CLR)     -0.187     8.264    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rack_int_reg/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.328ns (5.722%)  route 5.404ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.732     4.399    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_xfer_state_reg
    SLICE_X138Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X138Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rack_int_reg/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X138Y132       FDCE (Recov_fdce_C_CLR)     -0.187     8.264    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[31]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.328ns (5.722%)  route 5.404ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.732     4.399    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in
    SLICE_X138Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X138Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[31]/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X138Y132       FDCE (Recov_fdce_C_CLR)     -0.154     8.297    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[31]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/up_rack_int_reg/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.328ns (5.722%)  route 5.404ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.732     4.399    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/p_0_in
    SLICE_X138Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/s_axi_aclk
    SLICE_X138Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/up_rack_int_reg/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X138Y132       FDCE (Recov_fdce_C_CLR)     -0.154     8.297    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[30]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.328ns (5.722%)  route 5.404ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.732     4.399    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/p_0_in
    SLICE_X138Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X138Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[30]/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X138Y132       FDCE (Recov_fdce_C_CLR)     -0.154     8.297    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[31]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.328ns (5.722%)  route 5.404ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.732     4.399    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/p_0_in
    SLICE_X138Y132       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X138Y132       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[31]/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X138Y132       FDCE (Recov_fdce_C_CLR)     -0.154     8.297    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[26]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.328ns (5.839%)  route 5.290ns (94.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.617     4.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X144Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X144Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[26]/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X144Y131       FDCE (Recov_fdce_C_CLR)     -0.212     8.239    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[26]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.328ns (5.839%)  route 5.290ns (94.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.469    -1.334    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X23Y149        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.204    -1.130 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=135, routed)         3.672     2.543    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X141Y103       LUT1 (Prop_lut1_I0_O)        0.124     2.667 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        1.617     4.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_xfer_state_reg
    SLICE_X144Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.331     9.197    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X144Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[26]/C
                         clock pessimism             -0.653     8.543    
                         clock uncertainty           -0.092     8.451    
    SLICE_X144Y131       FDCE (Recov_fdce_C_CLR)     -0.212     8.239    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  3.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.091ns (22.973%)  route 0.305ns (77.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.305     0.087    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y113        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.921    -0.163    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y113        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.251    
    OLOGIC_X0Y113        ODDR (Remov_oddr_C_R)       -0.036    -0.287    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.091ns (21.764%)  route 0.327ns (78.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.327     0.109    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y103        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.926    -0.158    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y103        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.246    
    OLOGIC_X0Y103        ODDR (Remov_oddr_C_R)       -0.036    -0.282    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.091ns (21.259%)  route 0.337ns (78.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.337     0.119    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y118        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.919    -0.165    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y118        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.253    
    OLOGIC_X0Y118        ODDR (Remov_oddr_C_R)       -0.036    -0.289    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.091ns (19.141%)  route 0.384ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.384     0.166    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y119        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.917    -0.167    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y119        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.255    
    OLOGIC_X0Y119        ODDR (Remov_oddr_C_R)       -0.036    -0.291    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.091ns (17.860%)  route 0.419ns (82.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.157ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.419     0.200    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y102        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.927    -0.157    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y102        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.245    
    OLOGIC_X0Y102        ODDR (Remov_oddr_C_R)       -0.036    -0.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.091ns (16.909%)  route 0.447ns (83.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.447     0.229    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y116        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.921    -0.163    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y116        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.251    
    OLOGIC_X0Y116        ODDR (Remov_oddr_C_R)       -0.036    -0.287    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.091ns (15.977%)  route 0.479ns (84.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.479     0.260    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y121        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.916    -0.168    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y121        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.256    
    OLOGIC_X0Y121        ODDR (Remov_oddr_C_R)       -0.036    -0.292    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.091ns (14.748%)  route 0.526ns (85.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.526     0.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y122        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.916    -0.168    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y122        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.256    
    OLOGIC_X0Y122        ODDR (Remov_oddr_C_R)       -0.036    -0.292    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.091ns (12.790%)  route 0.620ns (87.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.620     0.402    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y124        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.915    -0.169    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y124        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/C
                         clock pessimism             -0.089    -0.257    
    OLOGIC_X0Y124        ODDR (Remov_oddr_C_R)       -0.036    -0.293    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.091ns (11.885%)  route 0.675ns (88.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.091    -0.218 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.675     0.456    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y125        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.915    -0.169    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y125        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.257    
    OLOGIC_X0Y125        ODDR (Remov_oddr_C_R)       -0.036    -0.293    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       12.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.055ns  (logic 0.223ns (10.852%)  route 1.832ns (89.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.719ns = ( 8.219 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.832     5.055    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y146        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    18.219    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y146        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.017    
                         clock uncertainty           -0.067    17.950    
    ILOGIC_X0Y146        IDDR (Recov_iddr_C_R)       -0.572    17.378    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.378    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             12.420ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.956ns  (logic 0.223ns (11.402%)  route 1.733ns (88.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 8.217 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.733     4.956    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y144        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.217    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y144        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.015    
                         clock uncertainty           -0.067    17.948    
    ILOGIC_X0Y144        IDDR (Recov_iddr_C_R)       -0.572    17.376    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 12.420    

Slack (MET) :             12.500ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.876ns  (logic 0.223ns (11.890%)  route 1.653ns (88.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 8.217 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.653     4.876    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y143        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.217    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y143        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.015    
                         clock uncertainty           -0.067    17.948    
    ILOGIC_X0Y143        IDDR (Recov_iddr_C_R)       -0.572    17.376    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                 12.500    

Slack (MET) :             12.570ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.805ns  (logic 0.223ns (12.352%)  route 1.582ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 8.217 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.582     4.806    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y142        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.217    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y142        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.015    
                         clock uncertainty           -0.067    17.948    
    ILOGIC_X0Y142        IDDR (Recov_iddr_C_R)       -0.572    17.376    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                 12.570    

Slack (MET) :             12.733ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.643ns  (logic 0.223ns (13.573%)  route 1.420ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 8.217 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.420     4.643    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y137        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.217    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y137        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.015    
                         clock uncertainty           -0.067    17.948    
    ILOGIC_X0Y137        IDDR (Recov_iddr_C_R)       -0.572    17.376    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                 12.733    

Slack (MET) :             12.804ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.565ns  (logic 0.223ns (14.249%)  route 1.342ns (85.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 8.210 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.342     4.565    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y130        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.447    18.210    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y130        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.008    
                         clock uncertainty           -0.067    17.941    
    ILOGIC_X0Y130        IDDR (Recov_iddr_C_R)       -0.572    17.369    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 12.804    

Slack (MET) :             12.816ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.558ns  (logic 0.223ns (14.318%)  route 1.335ns (85.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns = ( 8.215 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.335     4.558    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.452    18.215    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.013    
                         clock uncertainty           -0.067    17.946    
    ILOGIC_X0Y136        IDDR (Recov_iddr_C_R)       -0.572    17.374    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.374    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                 12.816    

Slack (MET) :             12.821ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.552ns  (logic 0.223ns (14.364%)  route 1.329ns (85.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns = ( 8.215 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.329     4.553    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.452    18.215    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.013    
                         clock uncertainty           -0.067    17.946    
    ILOGIC_X0Y134        IDDR (Recov_iddr_C_R)       -0.572    17.374    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.374    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 12.821    

Slack (MET) :             12.861ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.514ns  (logic 0.223ns (14.724%)  route 1.291ns (85.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 8.217 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.291     4.515    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.217    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.015    
                         clock uncertainty           -0.067    17.948    
    ILOGIC_X0Y139        IDDR (Recov_iddr_C_R)       -0.572    17.376    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 12.861    

Slack (MET) :             12.888ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.481ns  (logic 0.223ns (15.057%)  route 1.258ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 8.210 - 7.500 ) 
    Source Clock Delay      (SCD):    0.500ns = ( 3.000 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.934     7.001    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.412    -0.411 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     1.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.473 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.527     3.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.223     3.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.258     4.481    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.458    21.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.387    15.006 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    16.680    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    16.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.447    18.210    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.201    18.008    
                         clock uncertainty           -0.067    17.941    
    ILOGIC_X0Y129        IDDR (Recov_iddr_C_R)       -0.572    17.369    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                 12.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.388ns  (logic 0.100ns (25.791%)  route 0.288ns (74.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 3.598 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.288    13.595    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y104        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.926    13.598    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y104        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.271    
    ILOGIC_X0Y104        IDDR (Remov_iddr_C_R)       -0.195    13.076    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.076    
                         arrival time                          13.595    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.669%)  route 0.322ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 3.593 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.322    13.630    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y115        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.921    13.593    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y115        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.266    
    ILOGIC_X0Y115        IDDR (Remov_iddr_C_R)       -0.195    13.071    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.071    
                         arrival time                          13.630    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.475ns  (logic 0.100ns (21.063%)  route 0.375ns (78.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 3.591 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.375    13.682    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y117        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.919    13.591    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y117        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.264    
    ILOGIC_X0Y117        IDDR (Remov_iddr_C_R)       -0.195    13.069    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.069    
                         arrival time                          13.682    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.594ns  (logic 0.100ns (16.848%)  route 0.494ns (83.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 3.589 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.494    13.801    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y120        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.917    13.589    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y120        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.262    
    ILOGIC_X0Y120        IDDR (Remov_iddr_C_R)       -0.195    13.067    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.067    
                         arrival time                          13.801    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.654ns  (logic 0.100ns (15.301%)  route 0.554ns (84.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 3.588 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.554    13.861    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y127        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.916    13.588    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y127        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.261    
    ILOGIC_X0Y127        IDDR (Remov_iddr_C_R)       -0.195    13.066    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.066    
                         arrival time                          13.861    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.739ns  (logic 0.100ns (13.530%)  route 0.639ns (86.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 3.593 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.639    13.947    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.921    13.593    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y133        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.266    
    ILOGIC_X0Y133        IDDR (Remov_iddr_C_R)       -0.195    13.071    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.071    
                         arrival time                          13.947    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.751ns  (logic 0.100ns (13.320%)  route 0.651ns (86.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 3.588 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.651    13.958    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.916    13.588    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y128        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.261    
    ILOGIC_X0Y128        IDDR (Remov_iddr_C_R)       -0.195    13.066    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.066    
                         arrival time                          13.958    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.786ns  (logic 0.100ns (12.723%)  route 0.686ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 3.589 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.686    13.994    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.917    13.589    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y129        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.262    
    ILOGIC_X0Y129        IDDR (Remov_iddr_C_R)       -0.195    13.067    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.067    
                         arrival time                          13.994    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.818ns  (logic 0.100ns (12.218%)  route 0.718ns (87.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 3.596 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.718    14.026    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.924    13.596    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y139        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.269    
    ILOGIC_X0Y139        IDDR (Remov_iddr_C_R)       -0.195    13.074    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.074    
                         arrival time                          14.026    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.828ns  (logic 0.100ns (12.077%)  route 0.728ns (87.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 3.589 - 2.500 ) 
    Source Clock Delay      (SCD):    0.708ns = ( 3.208 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.588    14.580    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.826    11.754 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753    12.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    12.533 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.675    13.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y107         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDSE (Prop_fdse_C_Q)         0.100    13.308 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.728    14.036    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y130        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.898    15.086    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    11.824 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818    12.642    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    12.672 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.917    13.589    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y130        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/C
                         clock pessimism             -0.328    13.262    
    ILOGIC_X0Y130        IDDR (Remov_iddr_C_R)       -0.195    13.067    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.067    
                         arrival time                          14.036    
  -------------------------------------------------------------------
                         slack                                  0.969    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/PSS_mask_reg[612][1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.683ns  (logic 0.444ns (2.147%)  route 20.239ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.745    19.102    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_Q_reg[431][1]_0
    SLICE_X144Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/PSS_mask_reg[612][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sync_iclk
    SLICE_X144Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/PSS_mask_reg[612][1]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X144Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/PSS_mask_reg[612][1]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.102    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/PSS_mask_reg[614][1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.683ns  (logic 0.444ns (2.147%)  route 20.239ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.745    19.102    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_Q_reg[431][1]_0
    SLICE_X144Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/PSS_mask_reg[614][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sync_iclk
    SLICE_X144Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/PSS_mask_reg[614][1]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X144Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/PSS_mask_reg[614][1]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.102    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[414]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.444ns (2.147%)  route 20.236ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.743    19.100    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_Q_reg[431][1]_0
    SLICE_X145Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[414]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sync_iclk
    SLICE_X145Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[414]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X145Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[414]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[415]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.444ns (2.147%)  route 20.236ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.743    19.100    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_Q_reg[431][1]_0
    SLICE_X145Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[415]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sync_iclk
    SLICE_X145Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[415]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X145Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[415]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_Q_dta_reg[414]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.444ns (2.147%)  route 20.236ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.743    19.100    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_Q_reg[431][1]_0
    SLICE_X145Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_Q_dta_reg[414]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sync_iclk
    SLICE_X145Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_Q_dta_reg[414]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X145Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_Q_dta_reg[414]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_Q_dta_reg[415]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.444ns (2.147%)  route 20.236ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.743    19.100    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_Q_reg[431][1]_0
    SLICE_X145Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_Q_dta_reg[415]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sync_iclk
    SLICE_X145Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_Q_dta_reg[415]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X145Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_Q_dta_reg[415]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_I_reg[412][1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.444ns (2.147%)  route 20.236ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.743    19.100    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_Q_reg[431][1]_0
    SLICE_X145Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_I_reg[412][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sync_iclk
    SLICE_X145Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_I_reg[412][1]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X145Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_I_reg[412][1]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_Q_dta_reg[413]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.444ns (2.147%)  route 20.236ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.743    19.100    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X145Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_Q_dta_reg[413]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X145Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_Q_dta_reg[413]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X145Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/shiftreg_Q_dta_reg[413]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q_reg[412][1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.444ns (2.147%)  route 20.236ns (97.853%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.743    19.100    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X145Y348       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q_reg[412][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sync_iclk
    SLICE_X145Y348       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q_reg[412][1]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X145Y348       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q_reg[412][1]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.100    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.315ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[413]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        20.591ns  (logic 0.444ns (2.156%)  route 20.147ns (97.844%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 33.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           3.467     5.221    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X30Y202        LUT2 (Prop_lut2_I0_O)        0.136     5.357 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/sign_reg_Q[431][1]_i_3/O
                         net (fo=13326, routed)      13.653    19.010    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sign_reg_Q_reg[431][1]_0
    SLICE_X145Y347       FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[413]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.552    32.552 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    32.552 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.510    34.062    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    30.686 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    32.471    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    32.554 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       1.409    33.963    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/sync_iclk
    SLICE_X145Y347       FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[413]/C
                         clock pessimism              0.000    33.963    
                         clock uncertainty           -0.426    33.537    
    SLICE_X145Y347       FDCE (Recov_fdce_C_CLR)     -0.212    33.325    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_0/shiftreg_I_dta_reg[413]
  -------------------------------------------------------------------
                         required time                         33.325    
                         arrival time                         -19.010    
  -------------------------------------------------------------------
                         slack                                 14.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.270ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/cnt_time_sop_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.218ns (5.643%)  route 3.645ns (94.357%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.134     3.403    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/slv_reg0_reg[0]
    SLICE_X35Y202        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/cnt_time_sop_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.773     0.775    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_iclk
    SLICE_X35Y202        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/cnt_time_sop_reg[0]/C
                         clock pessimism              0.000     0.775    
                         clock uncertainty            0.426     1.201    
    SLICE_X35Y202        FDCE (Remov_fdce_C_CLR)     -0.069     1.132    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/cnt_time_sop_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.218ns (5.640%)  route 3.647ns (94.360%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.136     3.405    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/slv_reg0_reg[0]
    SLICE_X33Y203        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_iclk
    SLICE_X33Y203        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[0]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X33Y203        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.218ns (5.640%)  route 3.647ns (94.360%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.136     3.405    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/slv_reg0_reg[0]
    SLICE_X33Y203        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_iclk
    SLICE_X33Y203        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[2]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X33Y203        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/fft_size_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.218ns (5.565%)  route 3.699ns (94.435%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.188     3.457    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/slv_reg0_reg[0]
    SLICE_X32Y204        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/fft_size_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_iclk
    SLICE_X32Y204        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/fft_size_reg[7]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X32Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/fft_size_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/frame_time_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.218ns (5.565%)  route 3.699ns (94.435%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.188     3.457    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/slv_reg0_reg[0]
    SLICE_X32Y204        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/frame_time_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_iclk
    SLICE_X32Y204        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/frame_time_reg[10]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X32Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/frame_time_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/frame_time_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.218ns (5.565%)  route 3.699ns (94.435%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.188     3.457    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/slv_reg0_reg[0]
    SLICE_X32Y204        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/frame_time_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_iclk
    SLICE_X32Y204        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/frame_time_reg[15]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X32Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/frame_time_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.218ns (5.565%)  route 3.699ns (94.435%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.188     3.457    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/slv_reg0_reg[0]
    SLICE_X32Y204        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_iclk
    SLICE_X32Y204        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[3]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X32Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.218ns (5.565%)  route 3.699ns (94.435%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.188     3.457    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/slv_reg0_reg[0]
    SLICE_X32Y204        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_iclk
    SLICE_X32Y204        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[4]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X32Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/time_sop_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.218ns (5.565%)  route 3.699ns (94.435%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.188     3.457    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/slv_reg0_reg[0]
    SLICE_X32Y204        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/time_sop_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_iclk
    SLICE_X32Y204        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/time_sop_reg[17]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X32Y204        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/time_sop_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.333ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.218ns (5.555%)  route 3.707ns (94.445%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.287ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.590    -0.460    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.118    -0.342 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.680     1.337    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.031     1.368 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           1.832     3.200    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X34Y203        LUT2 (Prop_lut2_I1_O)        0.069     3.269 f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/r_en_fifo_i_2/O
                         net (fo=374, routed)         0.196     3.464    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/slv_reg0_reg[0]
    SLICE_X32Y205        FDCE                                         f  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=63556, routed)       0.772     0.774    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_iclk
    SLICE_X32Y205        FDCE                                         r  design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[5]/C
                         clock pessimism              0.000     0.774    
                         clock uncertainty            0.426     1.200    
    SLICE_X32Y205        FDCE (Remov_fdce_C_CLR)     -0.069     1.131    design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/vrf_watchdog_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  2.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        3.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.223ns (19.549%)  route 0.918ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.355    -1.448    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X7Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDSE (Prop_fdse_C_Q)         0.223    -1.225 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.918    -0.307    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X8Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.166     4.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.243    
                         clock uncertainty           -0.212     3.031    
    SLICE_X8Y198         FDPE (Recov_fdpe_C_PRE)     -0.187     2.844    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.844    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.223ns (19.047%)  route 0.948ns (80.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 4.257 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.528    -1.275    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X149Y148       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y148       FDSE (Prop_fdse_C_Q)         0.223    -1.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.948    -0.104    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X148Y148       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.391     4.257    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.468    
                         clock uncertainty           -0.212     3.256    
    SLICE_X148Y148       FDPE (Recov_fdpe_C_PRE)     -0.187     3.069    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.069    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.223ns (19.549%)  route 0.918ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.355    -1.448    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X7Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDSE (Prop_fdse_C_Q)         0.223    -1.225 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.918    -0.307    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X8Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.166     4.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.243    
                         clock uncertainty           -0.212     3.031    
    SLICE_X8Y198         FDPE (Recov_fdpe_C_PRE)     -0.154     2.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          2.877    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.223ns (19.549%)  route 0.918ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.355    -1.448    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X7Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDSE (Prop_fdse_C_Q)         0.223    -1.225 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.918    -0.307    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X8Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.166     4.032    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.243    
                         clock uncertainty           -0.212     3.031    
    SLICE_X8Y198         FDPE (Recov_fdpe_C_PRE)     -0.154     2.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          2.877    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.223ns (19.047%)  route 0.948ns (80.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 4.257 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.528    -1.275    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X149Y148       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y148       FDSE (Prop_fdse_C_Q)         0.223    -1.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.948    -0.104    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X148Y148       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.391     4.257    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.468    
                         clock uncertainty           -0.212     3.256    
    SLICE_X148Y148       FDPE (Recov_fdpe_C_PRE)     -0.154     3.102    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.102    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.223ns (19.047%)  route 0.948ns (80.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 4.257 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.528    -1.275    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X149Y148       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y148       FDSE (Prop_fdse_C_Q)         0.223    -1.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.948    -0.104    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X148Y148       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.391     4.257    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.468    
                         clock uncertainty           -0.212     3.256    
    SLICE_X148Y148       FDPE (Recov_fdpe_C_PRE)     -0.154     3.102    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.102    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.223ns (19.816%)  route 0.902ns (80.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y53        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y53        FDSE (Prop_fdse_C_Q)         0.223    -0.879 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.902     0.024    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y52        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X151Y52        FDPE (Recov_fdpe_C_PRE)     -0.178     3.250    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.223ns (19.816%)  route 0.902ns (80.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y53        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y53        FDSE (Prop_fdse_C_Q)         0.223    -0.879 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.902     0.024    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y52        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X151Y52        FDPE (Recov_fdpe_C_PRE)     -0.178     3.250    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.223ns (19.816%)  route 0.902ns (80.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y53        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y53        FDSE (Prop_fdse_C_Q)         0.223    -0.879 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.902     0.024    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y52        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X151Y52        FDPE (Recov_fdpe_C_PRE)     -0.178     3.250    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.223ns (20.668%)  route 0.856ns (79.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y244         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y244         FDSE (Prop_fdse_C_Q)         0.223    -1.232 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.856    -0.376    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y245         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.283    
                         clock uncertainty           -0.212     3.071    
    SLICE_X0Y245         FDPE (Recov_fdpe_C_PRE)     -0.178     2.893    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  3.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.100ns (16.438%)  route 0.508ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.256ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.728    -0.256    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y53        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y53        FDSE (Prop_fdse_C_Q)         0.100    -0.156 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.508     0.352    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y52        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X151Y52        FDPE (Remov_fdpe_C_PRE)     -0.072     0.191    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.100ns (16.438%)  route 0.508ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.256ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.728    -0.256    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y53        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y53        FDSE (Prop_fdse_C_Q)         0.100    -0.156 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.508     0.352    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y52        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X151Y52        FDPE (Remov_fdpe_C_PRE)     -0.072     0.191    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.100ns (16.438%)  route 0.508ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.256ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.728    -0.256    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X151Y53        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y53        FDSE (Prop_fdse_C_Q)         0.100    -0.156 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.508     0.352    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y52        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y52        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X151Y52        FDPE (Remov_fdpe_C_PRE)     -0.072     0.191    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.100ns (16.865%)  route 0.493ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y244         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y244         FDSE (Prop_fdse_C_Q)         0.100    -0.274 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.493     0.219    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y245         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.102    
                         clock uncertainty            0.212     0.109    
    SLICE_X0Y245         FDPE (Remov_fdpe_C_PRE)     -0.072     0.037    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.100ns (16.865%)  route 0.493ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y244         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y244         FDSE (Prop_fdse_C_Q)         0.100    -0.274 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.493     0.219    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y245         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166    -0.102    
                         clock uncertainty            0.212     0.109    
    SLICE_X0Y245         FDPE (Remov_fdpe_C_PRE)     -0.072     0.037    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.100ns (16.865%)  route 0.493ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y244         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y244         FDSE (Prop_fdse_C_Q)         0.100    -0.274 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.493     0.219    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y245         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y245         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166    -0.102    
                         clock uncertainty            0.212     0.109    
    SLICE_X0Y245         FDPE (Remov_fdpe_C_PRE)     -0.072     0.037    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.100ns (17.250%)  route 0.480ns (82.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.623    -0.361    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X7Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDSE (Prop_fdse_C_Q)         0.100    -0.261 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.218    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X8Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.793    -0.291    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.124    
                         clock uncertainty            0.212     0.087    
    SLICE_X8Y198         FDPE (Remov_fdpe_C_PRE)     -0.052     0.035    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.100ns (17.250%)  route 0.480ns (82.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.623    -0.361    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X7Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDSE (Prop_fdse_C_Q)         0.100    -0.261 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.218    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X8Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.793    -0.291    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166    -0.124    
                         clock uncertainty            0.212     0.087    
    SLICE_X8Y198         FDPE (Remov_fdpe_C_PRE)     -0.052     0.035    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.100ns (17.250%)  route 0.480ns (82.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.623    -0.361    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X7Y199         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDSE (Prop_fdse_C_Q)         0.100    -0.261 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.218    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X8Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.793    -0.291    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166    -0.124    
                         clock uncertainty            0.212     0.087    
    SLICE_X8Y198         FDPE (Remov_fdpe_C_PRE)     -0.052     0.035    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.853%)  route 0.531ns (84.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13814, routed)       0.675    -0.309    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X149Y148       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y148       FDSE (Prop_fdse_C_Q)         0.100    -0.209 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.531     0.321    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X148Y148       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X148Y148       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.021    
                         clock uncertainty            0.212     0.190    
    SLICE_X148Y148       FDPE (Remov_fdpe_C_PRE)     -0.052     0.138    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.259ns (13.095%)  route 1.719ns (86.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.719     5.865    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y198        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X13Y198        FDCE (Recov_fdce_C_CLR)     -0.212     7.536    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.259ns (13.095%)  route 1.719ns (86.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.719     5.865    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y198        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X13Y198        FDCE (Recov_fdce_C_CLR)     -0.212     7.536    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.259ns (13.095%)  route 1.719ns (86.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.719     5.865    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y198        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X13Y198        FDCE (Recov_fdce_C_CLR)     -0.212     7.536    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.259ns (13.095%)  route 1.719ns (86.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.719     5.865    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y198        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y198        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X13Y198        FDCE (Recov_fdce_C_CLR)     -0.212     7.536    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.259ns (14.107%)  route 1.577ns (85.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 7.494 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.577     5.724    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X12Y185        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.161     7.494    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X12Y185        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.284     7.779    
                         clock uncertainty           -0.035     7.743    
    SLICE_X12Y185        FDCE (Recov_fdce_C_CLR)     -0.187     7.556    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.259ns (14.107%)  route 1.577ns (85.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 7.494 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.577     5.724    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X12Y185        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.161     7.494    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X12Y185        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism              0.284     7.779    
                         clock uncertainty           -0.035     7.743    
    SLICE_X12Y185        FDCE (Recov_fdce_C_CLR)     -0.187     7.556    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.259ns (13.949%)  route 1.598ns (86.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.598     5.744    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X12Y194        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X12Y194        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X12Y194        FDCE (Recov_fdce_C_CLR)     -0.154     7.594    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.259ns (13.949%)  route 1.598ns (86.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.598     5.744    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X12Y194        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X12Y194        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X12Y194        FDCE (Recov_fdce_C_CLR)     -0.154     7.594    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.259ns (13.949%)  route 1.598ns (86.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.598     5.744    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X12Y194        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X12Y194        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X12Y194        FDCE (Recov_fdce_C_CLR)     -0.154     7.594    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.259ns (13.949%)  route 1.598ns (86.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 7.499 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X2Y152         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDRE (Prop_fdre_C_Q)         0.259     4.147 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.598     5.744    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X12Y194        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.166     7.499    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X12Y194        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism              0.284     7.784    
                         clock uncertainty           -0.035     7.748    
    SLICE_X12Y194        FDCE (Recov_fdce_C_CLR)     -0.154     7.594    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  1.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X12Y152        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X12Y152        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X12Y152        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X12Y152        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X12Y152        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X12Y152        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X12Y152        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.330     1.777    
    SLICE_X12Y152        FDCE (Remov_fdce_C_CLR)     -0.050     1.727    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X13Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X13Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X13Y152        FDCE (Remov_fdce_C_CLR)     -0.069     1.708    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.868%)  route 0.164ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X12Y155        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y155        FDRE (Prop_fdre_C_Q)         0.118     1.880 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.164     2.044    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X13Y152        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X13Y152        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.330     1.777    
    SLICE_X13Y152        FDCE (Remov_fdce_C_CLR)     -0.069     1.708    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        2.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.204ns (14.154%)  route 1.237ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 8.586 - 4.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.631     4.946    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.204     5.150 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.237     6.388    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_m1_reg_0
    SLICE_X138Y52        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.509     8.586    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X138Y52        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/C
                         clock pessimism              0.328     8.914    
                         clock uncertainty           -0.035     8.879    
    SLICE_X138Y52        FDCE (Recov_fdce_C_CLR)     -0.268     8.611    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.204ns (14.154%)  route 1.237ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 8.586 - 4.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.631     4.946    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.204     5.150 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.237     6.388    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_m1_reg_0
    SLICE_X138Y52        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.509     8.586    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X138Y52        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg/C
                         clock pessimism              0.328     8.914    
                         clock uncertainty           -0.035     8.879    
    SLICE_X138Y52        FDCE (Recov_fdce_C_CLR)     -0.268     8.611    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.259ns (18.144%)  route 1.169ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.682     4.997    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.259     5.256 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.169     6.425    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y91        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.508     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y91        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C
                         clock pessimism              0.328     8.913    
                         clock uncertainty           -0.035     8.878    
    SLICE_X140Y91        FDCE (Recov_fdce_C_CLR)     -0.212     8.666    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.259ns (18.144%)  route 1.169ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.682     4.997    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.259     5.256 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.169     6.425    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y91        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.508     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y91        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
                         clock pessimism              0.328     8.913    
                         clock uncertainty           -0.035     8.878    
    SLICE_X140Y91        FDCE (Recov_fdce_C_CLR)     -0.212     8.666    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[15]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.259ns (18.144%)  route 1.169ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.682     4.997    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.259     5.256 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.169     6.425    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y91        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.508     8.585    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y91        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
                         clock pessimism              0.328     8.913    
                         clock uncertainty           -0.035     8.878    
    SLICE_X140Y91        FDCE (Recov_fdce_C_CLR)     -0.212     8.666    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.204ns (14.154%)  route 1.237ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 8.586 - 4.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.631     4.946    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.204     5.150 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.237     6.388    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_m1_reg_0
    SLICE_X138Y52        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.509     8.586    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X138Y52        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/C
                         clock pessimism              0.328     8.914    
                         clock uncertainty           -0.035     8.879    
    SLICE_X138Y52        FDCE (Recov_fdce_C_CLR)     -0.235     8.644    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.204ns (14.154%)  route 1.237ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 8.586 - 4.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.631     4.946    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.204     5.150 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.237     6.388    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_m1_reg_0
    SLICE_X138Y52        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.509     8.586    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X138Y52        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_m1_reg/C
                         clock pessimism              0.328     8.914    
                         clock uncertainty           -0.035     8.879    
    SLICE_X138Y52        FDCE (Recov_fdce_C_CLR)     -0.235     8.644    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_m1_reg
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.259ns (17.760%)  route 1.199ns (82.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.640 - 4.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.682     4.997    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.259     5.256 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.199     6.456    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X150Y97        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.563     8.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X150Y97        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.351     8.991    
                         clock uncertainty           -0.035     8.956    
    SLICE_X150Y97        FDCE (Recov_fdce_C_CLR)     -0.212     8.744    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.259ns (17.760%)  route 1.199ns (82.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.640 - 4.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.682     4.997    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.259     5.256 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.199     6.456    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X150Y97        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.563     8.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X150Y97        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.351     8.991    
                         clock uncertainty           -0.035     8.956    
    SLICE_X150Y97        FDCE (Recov_fdce_C_CLR)     -0.212     8.744    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.259ns (17.760%)  route 1.199ns (82.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.640 - 4.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.682     4.997    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.259     5.256 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.199     6.456    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X150Y97        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.563     8.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X150Y97        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.351     8.991    
                         clock uncertainty           -0.035     8.956    
    SLICE_X150Y97        FDCE (Recov_fdce_C_CLR)     -0.212     8.744    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  2.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.149%)  route 0.143ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.715     2.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.118     2.348 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.143     2.491    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X153Y77        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.955     2.626    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X153Y77        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/C
                         clock pessimism             -0.382     2.244    
    SLICE_X153Y77        FDCE (Remov_fdce_C_CLR)     -0.069     2.175    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.149%)  route 0.143ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.715     2.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.118     2.348 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.143     2.491    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X153Y77        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.955     2.626    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X153Y77        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/C
                         clock pessimism             -0.382     2.244    
    SLICE_X153Y77        FDCE (Remov_fdce_C_CLR)     -0.069     2.175    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.420%)  route 0.181ns (66.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.686     2.201    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.091     2.292 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         0.181     2.473    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X138Y72        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.924     2.595    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X138Y72        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.364     2.231    
    SLICE_X138Y72        FDCE (Remov_fdce_C_CLR)     -0.086     2.145    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.420%)  route 0.181ns (66.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.686     2.201    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.091     2.292 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         0.181     2.473    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X138Y72        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.924     2.595    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X138Y72        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[1]/C
                         clock pessimism             -0.364     2.231    
    SLICE_X138Y72        FDCE (Remov_fdce_C_CLR)     -0.086     2.145    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.420%)  route 0.181ns (66.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.686     2.201    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.091     2.292 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         0.181     2.473    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X138Y72        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.924     2.595    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X138Y72        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[2]/C
                         clock pessimism             -0.364     2.231    
    SLICE_X138Y72        FDCE (Remov_fdce_C_CLR)     -0.086     2.145    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.420%)  route 0.181ns (66.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.686     2.201    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.091     2.292 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         0.181     2.473    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X139Y72        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.924     2.595    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X139Y72        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C
                         clock pessimism             -0.364     2.231    
    SLICE_X139Y72        FDCE (Remov_fdce_C_CLR)     -0.105     2.126    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.420%)  route 0.181ns (66.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.686     2.201    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.091     2.292 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         0.181     2.473    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X139Y72        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.924     2.595    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X139Y72        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/C
                         clock pessimism             -0.364     2.231    
    SLICE_X139Y72        FDCE (Remov_fdce_C_CLR)     -0.105     2.126    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[74]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.420%)  route 0.181ns (66.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.686     2.201    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.091     2.292 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         0.181     2.473    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X139Y72        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.924     2.595    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X139Y72        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[74]/C
                         clock pessimism             -0.364     2.231    
    SLICE_X139Y72        FDCE (Remov_fdce_C_CLR)     -0.105     2.126    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[74]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.420%)  route 0.181ns (66.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.686     2.201    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y72        FDRE (Prop_fdre_C_Q)         0.091     2.292 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         0.181     2.473    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X139Y72        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.924     2.595    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X139Y72        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/C
                         clock pessimism             -0.364     2.231    
    SLICE_X139Y72        FDCE (Remov_fdce_C_CLR)     -0.105     2.126    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.747%)  route 0.203ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.715     2.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDRE (Prop_fdre_C_Q)         0.118     2.348 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.203     2.551    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X149Y77        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.954     2.625    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y77        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.364     2.261    
    SLICE_X149Y77        FDCE (Remov_fdce_C_CLR)     -0.069     2.192    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        1.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.223ns (12.450%)  route 1.568ns (87.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.568     6.225    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X142Y127       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.327     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X142Y127       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.318     8.374    
                         clock uncertainty           -0.035     8.338    
    SLICE_X142Y127       FDCE (Recov_fdce_C_CLR)     -0.187     8.151    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.223ns (12.450%)  route 1.568ns (87.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.568     6.225    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X142Y127       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.327     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X142Y127       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.318     8.374    
                         clock uncertainty           -0.035     8.338    
    SLICE_X142Y127       FDCE (Recov_fdce_C_CLR)     -0.187     8.151    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.223ns (12.740%)  route 1.527ns (87.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.527     6.184    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X141Y127       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.327     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X141Y127       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.318     8.374    
                         clock uncertainty           -0.035     8.338    
    SLICE_X141Y127       FDCE (Recov_fdce_C_CLR)     -0.212     8.126    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.223ns (12.740%)  route 1.527ns (87.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.527     6.184    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X141Y127       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.327     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X141Y127       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism              0.318     8.374    
                         clock uncertainty           -0.035     8.338    
    SLICE_X141Y127       FDCE (Recov_fdce_C_CLR)     -0.212     8.126    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.223ns (12.740%)  route 1.527ns (87.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.527     6.184    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X141Y127       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.327     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X141Y127       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/C
                         clock pessimism              0.318     8.374    
                         clock uncertainty           -0.035     8.338    
    SLICE_X141Y127       FDCE (Recov_fdce_C_CLR)     -0.212     8.126    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.223ns (12.740%)  route 1.527ns (87.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.527     6.184    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X141Y127       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.327     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X141Y127       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/C
                         clock pessimism              0.318     8.374    
                         clock uncertainty           -0.035     8.338    
    SLICE_X141Y127       FDCE (Recov_fdce_C_CLR)     -0.212     8.126    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.259ns (14.957%)  route 1.473ns (85.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 8.065 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y107       FDRE (Prop_fdre_C_Q)         0.259     4.745 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.473     6.217    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X138Y141       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.337     8.065    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X138Y141       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.318     8.384    
                         clock uncertainty           -0.035     8.348    
    SLICE_X138Y141       FDCE (Recov_fdce_C_CLR)     -0.187     8.161    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.259ns (14.957%)  route 1.473ns (85.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 8.065 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y107       FDRE (Prop_fdre_C_Q)         0.259     4.745 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.473     6.217    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X138Y141       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.337     8.065    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X138Y141       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.318     8.384    
                         clock uncertainty           -0.035     8.348    
    SLICE_X138Y141       FDCE (Recov_fdce_C_CLR)     -0.187     8.161    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.223ns (12.450%)  route 1.568ns (87.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 8.055 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.223     4.657 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.568     6.225    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X142Y127       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.327     8.055    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X142Y127       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.318     8.374    
                         clock uncertainty           -0.035     8.338    
    SLICE_X142Y127       FDCE (Recov_fdce_C_CLR)     -0.154     8.184    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.259ns (15.351%)  route 1.428ns (84.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 8.064 - 4.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.527     4.486    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y107       FDRE (Prop_fdre_C_Q)         0.259     4.745 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.428     6.173    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X145Y138       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.336     8.064    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y138       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.318     8.383    
                         clock uncertainty           -0.035     8.347    
    SLICE_X145Y138       FDCE (Recov_fdce_C_CLR)     -0.212     8.135    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  1.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.935%)  route 0.157ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.100     2.056 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.157     2.213    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X140Y101       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X140Y101       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X140Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.935%)  route 0.157ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.100     2.056 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.157     2.213    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X140Y101       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X140Y101       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X140Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.935%)  route 0.157ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.100     2.056 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.157     2.213    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X140Y101       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.866     2.331    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X140Y101       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/C
                         clock pessimism             -0.342     1.988    
    SLICE_X140Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.919    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.422%)  route 0.189ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.673     1.983    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y107       FDRE (Prop_fdre_C_Q)         0.118     2.101 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.189     2.290    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]_0
    SLICE_X147Y106       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X147Y106       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/C
                         clock pessimism             -0.361     1.998    
    SLICE_X147Y106       FDCE (Remov_fdce_C_CLR)     -0.069     1.929    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.422%)  route 0.189ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.673     1.983    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y107       FDRE (Prop_fdre_C_Q)         0.118     2.101 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.189     2.290    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]_0
    SLICE_X147Y106       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X147Y106       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.361     1.998    
    SLICE_X147Y106       FDCE (Remov_fdce_C_CLR)     -0.069     1.929    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.422%)  route 0.189ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.673     1.983    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y107       FDRE (Prop_fdre_C_Q)         0.118     2.101 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.189     2.290    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]_0
    SLICE_X147Y106       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X147Y106       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.361     1.998    
    SLICE_X147Y106       FDCE (Remov_fdce_C_CLR)     -0.069     1.929    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.422%)  route 0.189ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.673     1.983    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y107       FDRE (Prop_fdre_C_Q)         0.118     2.101 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.189     2.290    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]_0
    SLICE_X147Y106       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X147Y106       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.361     1.998    
    SLICE_X147Y106       FDCE (Remov_fdce_C_CLR)     -0.069     1.929    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.161%)  route 0.191ns (61.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.673     1.983    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y107       FDRE (Prop_fdre_C_Q)         0.118     2.101 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.191     2.293    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]_0
    SLICE_X146Y106       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X146Y106       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.361     1.998    
    SLICE_X146Y106       FDCE (Remov_fdce_C_CLR)     -0.069     1.929    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.810%)  route 0.260ns (72.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.100     2.056 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.260     2.316    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X145Y102       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.867     2.332    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X145Y102       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.342     1.989    
    SLICE_X145Y102       FDCE (Remov_fdce_C_CLR)     -0.069     1.920    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.649%)  route 0.262ns (72.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.646     1.956    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X137Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.100     2.056 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.262     2.318    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X144Y102       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.867     2.332    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X144Y102       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.342     1.989    
    SLICE_X144Y102       FDCE (Remov_fdce_C_CLR)     -0.069     1.920    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        2.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.223ns (14.642%)  route 1.300ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.300     5.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y232        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X13Y232        FDCE (Recov_fdce_C_CLR)     -0.212     7.558    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.223ns (14.642%)  route 1.300ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.300     5.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y232        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X13Y232        FDCE (Recov_fdce_C_CLR)     -0.212     7.558    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.223ns (14.642%)  route 1.300ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.300     5.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y232        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X13Y232        FDCE (Recov_fdce_C_CLR)     -0.212     7.558    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.223ns (14.642%)  route 1.300ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.300     5.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X13Y232        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X13Y232        FDCE (Recov_fdce_C_CLR)     -0.212     7.558    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.223ns (14.642%)  route 1.300ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.300     5.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X13Y232        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X13Y232        FDCE (Recov_fdce_C_CLR)     -0.212     7.558    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.223ns (14.642%)  route 1.300ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.514 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.300     5.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X13Y232        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.141     7.514    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X13Y232        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.292     7.806    
                         clock uncertainty           -0.035     7.770    
    SLICE_X13Y232        FDCE (Recov_fdce_C_CLR)     -0.212     7.558    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.223ns (14.809%)  route 1.283ns (85.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 7.515 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.283     5.422    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X13Y233        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.142     7.515    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X13Y233        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism              0.292     7.807    
                         clock uncertainty           -0.035     7.771    
    SLICE_X13Y233        FDCE (Recov_fdce_C_CLR)     -0.212     7.559    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.223ns (14.809%)  route 1.283ns (85.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 7.515 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.283     5.422    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X13Y233        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.142     7.515    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X13Y233        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.292     7.807    
                         clock uncertainty           -0.035     7.771    
    SLICE_X13Y233        FDCE (Recov_fdce_C_CLR)     -0.212     7.559    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.223ns (14.809%)  route 1.283ns (85.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 7.515 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.283     5.422    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X13Y233        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.142     7.515    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X13Y233        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.292     7.807    
                         clock uncertainty           -0.035     7.771    
    SLICE_X13Y233        FDCE (Recov_fdce_C_CLR)     -0.212     7.559    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.223ns (14.839%)  route 1.280ns (85.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 7.516 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y206         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.223     4.140 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.280     5.419    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y234         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.143     7.516    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y234         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism              0.292     7.808    
                         clock uncertainty           -0.035     7.772    
    SLICE_X9Y234         FDCE (Recov_fdce_C_CLR)     -0.212     7.560    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.497%)  route 0.166ns (58.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.166     2.070    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X13Y206        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X13Y206        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.318     1.819    
    SLICE_X13Y206        FDCE (Remov_fdce_C_CLR)     -0.069     1.750    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.318     1.819    
    SLICE_X12Y205        FDCE (Remov_fdce_C_CLR)     -0.050     1.769    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.318     1.819    
    SLICE_X12Y205        FDCE (Remov_fdce_C_CLR)     -0.050     1.769    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.318     1.819    
    SLICE_X12Y205        FDCE (Remov_fdce_C_CLR)     -0.050     1.769    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.318     1.819    
    SLICE_X12Y205        FDCE (Remov_fdce_C_CLR)     -0.050     1.769    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.318     1.819    
    SLICE_X12Y205        FDCE (Remov_fdce_C_CLR)     -0.050     1.769    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.318     1.819    
    SLICE_X12Y205        FDCE (Remov_fdce_C_CLR)     -0.050     1.769    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X12Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X12Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.318     1.819    
    SLICE_X12Y205        FDCE (Remov_fdce_C_CLR)     -0.050     1.769    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X13Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X13Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.318     1.819    
    SLICE_X13Y205        FDCE (Remov_fdce_C_CLR)     -0.069     1.750    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.683%)  route 0.213ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.575     1.786    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y207        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y207        FDRE (Prop_fdre_C_Q)         0.118     1.904 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.213     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X13Y205        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.781     2.137    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X13Y205        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.318     1.819    
    SLICE_X13Y205        FDCE (Remov_fdce_C_CLR)     -0.069     1.750    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       15.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.935ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.511ns  (logic 0.444ns (2.689%)  route 16.067ns (97.311%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 31.848 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.996    14.930    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X13Y61         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.503    31.848    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X13Y61         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__1/C
                         clock pessimism             -0.657    31.190    
                         clock uncertainty           -0.113    31.078    
    SLICE_X13Y61         FDCE (Recov_fdce_C_CLR)     -0.212    30.866    design_1_i/mqc_t_0/inst/buff_r_addr_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         30.866    
                         arrival time                         -14.930    
  -------------------------------------------------------------------
                         slack                                 15.935    

Slack (MET) :             15.946ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X13Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X13Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]_rep__0/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.212    30.867    design_1_i/mqc_t_0/inst/buff_r_addr_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         30.867    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 15.946    

Slack (MET) :             15.946ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_rep__1/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X13Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X13Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_rep__1/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.212    30.867    design_1_i/mqc_t_0/inst/buff_r_addr_reg[12]_rep__1
  -------------------------------------------------------------------
                         required time                         30.867    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 15.946    

Slack (MET) :             15.946ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[7]_rep__1/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X13Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[7]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X13Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[7]_rep__1/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.212    30.867    design_1_i/mqc_t_0/inst/buff_r_addr_reg[7]_rep__1
  -------------------------------------------------------------------
                         required time                         30.867    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 15.946    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X12Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X12Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__0/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.187    30.892    design_1_i/mqc_t_0/inst/buff_r_addr_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         30.892    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_rep__0/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X12Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X12Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_rep__0/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.187    30.892    design_1_i/mqc_t_0/inst/buff_r_addr_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         30.892    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             16.004ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[11]_rep__0/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X12Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[11]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X12Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[11]_rep__0/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.154    30.925    design_1_i/mqc_t_0/inst/buff_r_addr_reg[11]_rep__0
  -------------------------------------------------------------------
                         required time                         30.925    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 16.004    

Slack (MET) :             16.004ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[13]_rep__1/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X12Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[13]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X12Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[13]_rep__1/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.154    30.925    design_1_i/mqc_t_0/inst/buff_r_addr_reg[13]_rep__1
  -------------------------------------------------------------------
                         required time                         30.925    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 16.004    

Slack (MET) :             16.004ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X12Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X12Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[1]_rep__1/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.154    30.925    design_1_i/mqc_t_0/inst/buff_r_addr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         30.925    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 16.004    

Slack (MET) :             16.004ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/mqc_t_0/inst/buff_r_addr_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        16.501ns  (logic 0.444ns (2.691%)  route 16.057ns (97.309%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 31.849 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.297    -1.581    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y198        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE (Prop_fdre_C_Q)         0.259    -1.322 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.027     1.705    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]
    SLICE_X69Y300        LUT1 (Prop_lut1_I0_O)        0.049     1.754 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/peripheral_aresetn[0]_hold_fix/O
                         net (fo=5, routed)           4.044     5.798    design_1_i/mqc_t_0/inst/peripheral_aresetn[0]_hold_fix_1_alias
    SLICE_X68Y176        LUT1 (Prop_lut1_I0_O)        0.136     5.934 f  design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1/O
                         net (fo=923, routed)         8.987    14.921    design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0
    SLICE_X12Y60         FDCE                                         f  design_1_i/mqc_t_0/inst/buff_r_addr_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        1.504    31.849    design_1_i/mqc_t_0/inst/iclk_dsp
    SLICE_X12Y60         FDCE                                         r  design_1_i/mqc_t_0/inst/buff_r_addr_reg[2]_rep__1/C
                         clock pessimism             -0.657    31.191    
                         clock uncertainty           -0.113    31.079    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.154    30.925    design_1_i/mqc_t_0/inst/buff_r_addr_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         30.925    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 16.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.128ns (23.467%)  route 0.417ns (76.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.245     0.105    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X5Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.128ns (23.467%)  route 0.417ns (76.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.245     0.105    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X5Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.128ns (23.467%)  route 0.417ns (76.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.245     0.105    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X5Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.377%)  route 0.420ns (76.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.247     0.107    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X4Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X4Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X4Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.377%)  route 0.420ns (76.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.247     0.107    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X4Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X4Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X4Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.377%)  route 0.420ns (76.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.247     0.107    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X4Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X4Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X4Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.377%)  route 0.420ns (76.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.247     0.107    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X4Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X4Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X4Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.377%)  route 0.420ns (76.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.247     0.107    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X4Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X4Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X4Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_wr_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.377%)  route 0.420ns (76.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.247     0.107    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X4Y204         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X4Y204         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_wr_reg/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X4Y204         FDCE (Remov_fdce_C_CLR)     -0.069    -0.496    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.128ns (23.467%)  route 0.417ns (76.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.610    -0.440    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y201         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.173    -0.168    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y200         LUT1 (Prop_lut1_I0_O)        0.028    -0.140 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.245     0.105    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y204         FDPE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=1016, routed)        0.814    -0.358    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y204         FDPE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.070    -0.427    
    SLICE_X5Y204         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.499    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.604    





