<p>Design page: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171429/OBSOLETE-DELETE+HW-SYM+Presto+Release+1+Error+and+interrupts" data-linked-resource-id="16171429" data-linked-resource-version="33" data-linked-resource-type="page">OBSOLETE-DELETE HW-SYM Presto Release 1 Error and interrupts</a></p><p>Testplan page: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172099/Native+layer+Errors+and+Interrupts+Test+Plan" data-linked-resource-id="16172099" data-linked-resource-version="62" data-linked-resource-type="page">Native layer Errors and Interrupts Test Plan</a></p><p><br/>ERRORS:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 29.0px;"/><col style="width: 84.0px;"/><col style="width: 190.0px;"/><col style="width: 910.0px;"/><col style="width: 210.0px;"/><col style="width: 134.0px;"/><col style="width: 70.0px;"/><col style="width: 236.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh">#</th><th class="confluenceTh">Block</th><th class="confluenceTh">Error</th><th class="confluenceTh">Caused (by which condition)</th><th colspan="1" class="confluenceTh">Behavior (sticky bit or counter register)</th><th colspan="1" class="confluenceTh">Clear (by read or write)</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Comments</th></tr><tr><th class="numberingColumn confluenceTh">1</th><td colspan="1" class="confluenceTd">UDV</td><td colspan="1" class="confluenceTd">User defined verilog (UDV)</td><td colspan="1" class="confluenceTd">UDV determines error</td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh">2</th><td colspan="1" class="confluenceTd">ATUI_AXI</td><td colspan="1" class="confluenceTd"><p>Internally generated:</p><ul><li>RW Error</li><li>Timeout Error</li><li>Decode Error</li><li>Buffered write</li></ul><p><br/></p><p>External error:</p><p>Error showing up on packet</p><p><br/></p></td><td colspan="1" class="confluenceTd"><ul><li>Internal errors:<br/>RW error: PAM entry indicates target can only receive writes or reads but incoming transaction is the opposite.<br/>Timeout Error - A transaction hasn't seen a completed response within a timeout to 2*timeout amount of cycles. In this case, the sequence number of the timed-out transaction will be poisoned.<br/>Buffered Write - Error seen inside the response of a buffered write. Since the response has already been made an interrupt will be set and the context will be cleared.<br/>Decode Error - Error occurs when there is not a match to the PAM table and decode errors are enabled. (If not enabled the packet will match the default entry).<br/><br/></li><li>Externally Generated Errors - Errors show up inside the packet.</li></ul></td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh">3</th><td colspan="1" class="confluenceTd">ATUI_APB</td><td colspan="1" class="confluenceTd"><p>Internal:</p><ul><li>RW Error</li><li>Timeout Error</li><li>Decode Error</li></ul><p><br/></p><p>External error:</p><p>Error showing up on packet</p><p><br/></p><p><br/></p></td><td colspan="1" class="confluenceTd"><ul><li>Internally Generated Errors<ul><li>RW Error - This means that a PAM entry indicated a target can only receive Writes and or Reads and the incoming transaction is the opposite.</li><li>Timeout Error - This means a transaction hasn't seen a completed response within a timeout to 2*timeout amount of cycles. In this case, the sequence number of the timed-out transaction will be poisoned.</li><li>Decode Error - Error occurs when there is not a match to the PAM table and decode errors are enabled. (If not enabled the packet will match the default entry)</li></ul></li><li>Externally Generated Errors - Errors show up inside the packet.</li></ul></td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><ol><li>Please comment on Buffered write errors.</li><li>Config Network implications.</li></ol></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">4</th><td colspan="1" class="confluenceTd">ATUI_CTL</td><td colspan="1" class="confluenceTd"><p>Internally generated:</p><ul><li>RW Error</li><li>Timeout Error</li><li>Decode Error</li><li>Buffered write</li></ul><p><br/></p><p>External error:</p><p>Error showing up on packet</p></td><td colspan="1" class="confluenceTd"><ul><li>Internally Generated Errors<ul><li>RW Error - This means that a PAM entry indicated a target can only receive Writes and or Reads and the incoming transaction is the opposite.</li><li>Timeout Error - This means a transaction hasn't seen a completed response within a timeout to 2*timeout amount of cycles. In this case, the sequence number of the timed-out transaction will be poisoned.</li><li>Buffered Write - Error seen inside the response of a buffered write. Since the response has already been made an interrupt will be set and the context will be cleared.</li><li>Decode Error - Error occurs when there is not a match to the PAM table and decode errors are enabled. (If not enabled the packet will match the default entry)</li></ul></li><li>Externally Generated Errors - Errors show up inside the packet.</li></ul></td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">5</th><td colspan="1" class="confluenceTd">ATUT_AXI</td><td colspan="1" class="confluenceTd"><p>Internally generated:</p><ul><li>Timeout Error</li><li>Buffered write</li><li>Exclusive Monitor Timeout Error</li></ul></td><td colspan="1" class="confluenceTd"><p>Internally Generated Errors</p><ul><li>Timeout Error - This means a transaction hasn't seen a completed response within a timeout to 2*timeout amount of cycles. In this case, the sequence number of the timed-out transaction will be poisoned.</li><li>Buffered Write - Error seen inside the response of a buffered write. Since the response has already been made an interrupt will be set and the context will be cleared.</li><li>Exclusive Monitor Timeout Error - If the exclusive monitor does not receive a corresponding exclusive write before a timeout to 2*timeout amount of cycles &amp; the exclusive monitor is enabled, then the monitor will be cleared.</li></ul></td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><ol><li>Please comment on config network.</li></ol></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">6</th><td colspan="1" class="confluenceTd">ATUT_APB</td><td colspan="1" class="confluenceTd">Internally generated:<br/><ul><li>Timeout Error</li><li>Exclusive Monitor Timeout Error</li></ul></td><td colspan="1" class="confluenceTd"><p>Internally Generated Errors</p><ul><li>Timeout Error - This means a transaction hasn't seen a completed response within a timeout to 2*timeout amount of cycles. In this case, the sequence number of the timed-out transaction will be poisoned.</li><li>Exclusive Monitor Timeout Error - If the exclusive monitor does not receive a corresponding exclusive write before a timeout to 2*timeout amount of cycles &amp; the exclusive monitor is enabled, then the monitor will be cleared.</li></ul></td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><ol><li>Please comment on config network.</li></ol></td></tr><tr><th class="numberingColumn confluenceTh">7</th><td class="confluenceTd">ATUT_CTL</td><td class="confluenceTd">Internally generated:<br/><ul><li>Timeout Error</li><li>Buffered write</li></ul></td><td class="confluenceTd"><p>Internally Generated Errors</p><ul><li>Timeout Error - This means a transaction hasn't seen a completed response within a timeout to 2*timeout amount of cycles. In this case, the sequence number of the timed-out transaction will be poisoned.</li><li>Buffered Write - Error seen inside the response of a buffered write. Since the response has already been made an interrupt will be set and the context will be cleared.</li></ul></td><td colspan="1" class="confluenceTd"><span>Level</span></td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><ol><li>Please comment on config network.</li></ol></td></tr></tbody></table></div><p><br/></p><p>INTERRUPTS:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="numberingColumn confluenceTh">#</th><th class="confluenceTh">Block</th><th class="confluenceTh">Interrupt</th><th class="confluenceTh">Caused (by with condition)</th><th colspan="1" class="confluenceTh">Behavior (sticky bit or counter register)</th><th colspan="1" class="confluenceTh">Clear (by read or write)</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Comments</th></tr><tr><th class="numberingColumn confluenceTh" colspan="1">1</th><td colspan="1" class="confluenceTd">UDV</td><td colspan="1" class="confluenceTd">UDV interrupt</td><td colspan="1" class="confluenceTd">UDV determines interrupt</td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">2</th><td colspan="1" class="confluenceTd"><span>sym_firewall</span></td><td colspan="1" class="confluenceTd"><span>Firewall interrupt</span></td><td colspan="1" class="confluenceTd">Error Injector block inside Firewall adapter</td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">3</th><td colspan="1" class="confluenceTd">sym_multicast</td><td colspan="1" class="confluenceTd">Multicast interrupt</td><td colspan="1" class="confluenceTd"><span>Buffering enabled and target returns an error</span></td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">4</th><td colspan="1" class="confluenceTd">Interrupt accumulator</td><td colspan="1" class="confluenceTd">Interrupt block</td><td colspan="1" class="confluenceTd">INT_INT or EXT_INT driving this block</td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd">Should clear all lower level interrupts before clearing in this block else this block asserts interrupt following cycle</td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">5</th><td colspan="1" class="confluenceTd">VC_firewall</td><td colspan="1" class="confluenceTd">VC Firewall interrupt</td><td colspan="1" class="confluenceTd">Interrupt from any connected sym_firewall</td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">6</th><td colspan="1" class="confluenceTd">VC_multicast</td><td colspan="1" class="confluenceTd">VC <span>Multicast interrupt</span></td><td colspan="1" class="confluenceTd">Interrupt from any connected sym_multicase</td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">7</th><td colspan="1" class="confluenceTd">PMON_probe</td><td colspan="1" class="confluenceTd">PMON probe</td><td colspan="1" class="confluenceTd">packet count, count event and customer defined</td><td colspan="1" class="confluenceTd">Level</td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">8</th><td colspan="1" class="confluenceTd">PMON_stats</td><td colspan="1" class="confluenceTd">PMON stats</td><td colspan="1" class="confluenceTd"><span>packet count, count event and customer defined, reserve bit 0</span></td><td colspan="1" class="confluenceTd"><span>Level</span></td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><th class="numberingColumn confluenceTh">9</th><td class="confluenceTd">ATUI_AXI</td><td class="confluenceTd">ATUI_AXI interrupt</td><td class="confluenceTd"><p>Internal errors: RW, Timeout and decode errors.</p><p>External errors: buffered writes, packet errors, config network errors (Highest priority)</p></td><td colspan="1" class="confluenceTd"><span>Level</span></td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd">P0</td><td class="confluenceTd">All internal errors will generate an interrupt</td></tr><tr><th class="numberingColumn confluenceTh">10</th><td class="confluenceTd"><span>ATUI_APB</span></td><td class="confluenceTd">ATUI_APB</td><td class="confluenceTd"><p>Internal errors: RW, Timeout and decode errors.</p><p>External errors: buffered writes, packet errors,<span> config network errors (Highest priority)</span></p></td><td colspan="1" class="confluenceTd"><span>Level</span></td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd">P0</td><td class="confluenceTd"><span>All internal errors will generate an interrupt</span></td></tr><tr><th class="numberingColumn confluenceTh">11</th><td class="confluenceTd"><span>ATUI_CTL</span></td><td class="confluenceTd">ATUI_CTL</td><td class="confluenceTd"><p>Internal errors: RW, Timeout and decode errors.</p><p>External errors: buffered writes, packet errors</p></td><td colspan="1" class="confluenceTd"><span>Level</span></td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd"><span>P0</span></td><td class="confluenceTd"><span>All internal errors will generate an interrupt</span></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">12</th><td colspan="1" class="confluenceTd">ATUT_AXI</td><td colspan="1" class="confluenceTd">ATUT_AXI</td><td colspan="1" class="confluenceTd"><p>Internal errors: Timeout, and External Monitor Timeout error.</p><p>External errors: buffered writes</p></td><td colspan="1" class="confluenceTd"><span>Level</span></td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd">**Needs review for designs involving config network</td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">13</th><td colspan="1" class="confluenceTd">ATUT_APB</td><td colspan="1" class="confluenceTd"><span>ATUT_APB</span></td><td colspan="1" class="confluenceTd">Internal errors: Timeout, and External Monitor Timeout error.</td><td colspan="1" class="confluenceTd"><span>Level</span></td><td colspan="1" class="confluenceTd">Clear on write 1</td><td colspan="1" class="confluenceTd">P0</td><td colspan="1" class="confluenceTd">**Needs review for designs involving config network</td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">14</th><td colspan="1" class="confluenceTd">ATUT_CTL</td><td colspan="1" class="confluenceTd">ATUT_CTL</td><td colspan="1" class="confluenceTd">Internal errors: Timeout<br/>External errors: buffered writes</td><td colspan="1" class="confluenceTd"><span>Level</span></td><td colspan="1" class="confluenceTd"><span>Clear on write 1</span></td><td colspan="1" class="confluenceTd"><span>P0</span></td><td colspan="1" class="confluenceTd"><span>**Needs review for designs involving config network</span></td></tr></tbody></table></div>