================================================================================ 
Commit: c2ca273f2bca9d464b5d22ca1f6fe18da818c94b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 21:56:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Changing the minor version for dot4 build 

Hsd-es-id: N/A
Original commit date: Tue Mar 2 22:45:32 2021 -0800
Change-Id: Iba613137849c389996363b6380f44b0197584316
Original commit hash: d31e69d2b3b711025d837a28bca884f032886ae8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b6b9ab2f1c4a1bd6ccaac90f0a0b5b69273607cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 21:55:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update MRC build revision to 1.0.1.135

Hsd-es-id: N/A
Original commit date: Wed Mar 3 16:49:58 2021 +0800
Change-Id: I7e6e7d7b9d45adbe4fb738a8f48d1d1ce9f264ab
Original commit hash: 4ee39b2415c8c57f6c0cf08b10a5da5ba4888716

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c7219abd62bd532af46ad0ff3bd58bd21692c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 21:55:56 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][22012129403][ADL-S][DC-3][SR07][Consumer][B1+B0] SUT is getting hung at PC 0054/00D5 when Two 16GB RAM's is connected to the SUT.

Issue:
 Sporadic Normal Mode memtest failure or memory corruption in Fast flow with DDR5 2DPC at 3200

Root cause:
 PDA Enumeration was still running before JEDEC init sequence in Fast flow,
 and it was identified before that we need RttPark to be programmed for PDA enumeration to work.
 Also multicycle CS disable should happen after initial MPC/VREF programming.

Solution:
 Run JEDEC init sequence using restored Generic MRS FSM before PDA enumeration and multicycle MPC config,
 and then second time after this.

Additional fix in TrainDDROptParam - missing WrV recentering for params that affect WrV, like OptWrDS

[
Hsd-es-id: 16012788500
Original commit date: Wed Mar 3 02:13:57 2021 +0800
Change-Id: I026a3b053d873bfda92e8d095073d09bf4dd9548
Original commit hash: 90afbe8d50d6d2909c9b9a27c2f2be94cda20709

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 426b21f7fcba1c0651e8d2ca19348a49fa071a73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 21:55:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]changing the minor version for dot 3 build

Hsd-es-id: N/A
Original commit date: Thu Feb 25 08:20:43 2021 -0800
Change-Id: I0bced9cba63d76e0608769ee2f463f0bfdeb9416
Original commit hash: f5c9799e87476359cd382824e5a07a591a3e1ad0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
