

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Sun Jun 25 13:36:30 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 7.798 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2282|     2282| 17.795 us | 17.795 us |  2282|  2282|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2280|     2280|       121|        120|          1|    19|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1135|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     60|    4300|      20|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    1275|    -|
|Register         |        -|      -|    1700|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     60|    6000|    2430|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|     10|       2|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |loop_imperfect_mubkb_U1   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U2   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U3   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U4   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U5   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U6   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U7   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U8   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U9   |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U10  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U11  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U12  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U13  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U14  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U15  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U16  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U17  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U18  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U19  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U20  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                     |                      |        0|     60| 4300|  20|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln101_10_fu_1464_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_11_fu_1480_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_12_fu_1497_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_13_fu_1513_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_14_fu_1529_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_15_fu_1545_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_16_fu_1561_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_17_fu_1577_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_18_fu_1593_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_19_fu_1621_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln101_1_fu_1319_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_2_fu_1335_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_3_fu_1351_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_4_fu_1367_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_5_fu_1383_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_6_fu_1399_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_7_fu_1415_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_8_fu_1431_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_9_fu_1447_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln101_fu_1182_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln102_10_fu_1177_p2  |     +    |      0|  0|  17|          10|           4|
    |add_ln102_11_fu_1209_p2  |     +    |      0|  0|  17|          10|           4|
    |add_ln102_12_fu_1214_p2  |     +    |      0|  0|  17|          10|           4|
    |add_ln102_13_fu_1244_p2  |     +    |      0|  0|  17|          10|           4|
    |add_ln102_14_fu_1249_p2  |     +    |      0|  0|  17|          10|           4|
    |add_ln102_15_fu_1279_p2  |     +    |      0|  0|  17|          10|           4|
    |add_ln102_16_fu_1284_p2  |     +    |      0|  0|  17|          10|           5|
    |add_ln102_1_fu_1044_p2   |     +    |      0|  0|  17|          10|           1|
    |add_ln102_2_fu_1050_p2   |     +    |      0|  0|  17|          10|           2|
    |add_ln102_3_fu_1082_p2   |     +    |      0|  0|  17|          10|           2|
    |add_ln102_4_fu_1087_p2   |     +    |      0|  0|  17|          10|           3|
    |add_ln102_5_fu_1112_p2   |     +    |      0|  0|  17|          10|           3|
    |add_ln102_6_fu_1117_p2   |     +    |      0|  0|  17|          10|           3|
    |add_ln102_7_fu_1142_p2   |     +    |      0|  0|  17|          10|           3|
    |add_ln102_8_fu_1147_p2   |     +    |      0|  0|  17|          10|           4|
    |add_ln102_9_fu_1172_p2   |     +    |      0|  0|  17|          10|           4|
    |add_ln102_fu_1004_p2     |     +    |      0|  0|  17|          10|           1|
    |k_fu_1615_p2             |     +    |      0|  0|  15|           5|           1|
    |ptr_fu_1609_p2           |     +    |      0|  0|  16|           9|           5|
    |icmp_ln97_fu_976_p2      |   icmp   |      0|  0|  11|           5|           5|
    |or_ln102_1_fu_1010_p2    |    or    |      0|  0|   9|           9|           2|
    |or_ln102_fu_988_p2       |    or    |      0|  0|   9|           9|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|1135|         848|         711|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |a_address0                      |   50|         11|    9|         99|
    |a_address1                      |   50|         11|    9|         99|
    |ap_NS_fsm                       |  530|        123|    1|        123|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_949_p4    |    9|          2|    5|         10|
    |ap_phi_mux_ptr_0_phi_fu_937_p4  |    9|          2|    9|         18|
    |col_address0                    |   50|         11|    9|         99|
    |col_address1                    |   50|         11|    9|         99|
    |k_0_reg_945                     |    9|          2|    5|         10|
    |matrix_address0                 |  141|         31|    9|        279|
    |matrix_address1                 |  141|         31|    9|        279|
    |matrix_d0                       |   50|         11|   32|        352|
    |matrix_d1                       |   50|         11|   32|        352|
    |ptr_0_reg_933                   |    9|          2|    9|         18|
    |reg_961                         |    9|          2|   32|         64|
    |reg_971                         |    9|          2|   32|         64|
    |row_address0                    |   50|         11|    9|         99|
    |row_address1                    |   50|         11|    9|         99|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1275|        287|  230|       2165|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |a_load_11_reg_2091       |   32|   0|   32|          0|
    |a_load_12_reg_2142       |   32|   0|   32|          0|
    |a_load_13_reg_2153       |   32|   0|   32|          0|
    |a_load_14_reg_2199       |   32|   0|   32|          0|
    |a_load_15_reg_2215       |   32|   0|   32|          0|
    |a_load_16_reg_2261       |   32|   0|   32|          0|
    |a_load_17_reg_2277       |   32|   0|   32|          0|
    |a_load_18_reg_2313       |   32|   0|   32|          0|
    |a_load_19_reg_2329       |   32|   0|   32|          0|
    |a_load_1_reg_1773        |   32|   0|   32|          0|
    |a_load_2_reg_1832        |   32|   0|   32|          0|
    |a_load_3_reg_1848        |   32|   0|   32|          0|
    |a_load_4_reg_1894        |   32|   0|   32|          0|
    |a_load_5_reg_1910        |   32|   0|   32|          0|
    |a_load_6_reg_1956        |   32|   0|   32|          0|
    |a_load_7_reg_1972        |   32|   0|   32|          0|
    |a_load_8_reg_2018        |   32|   0|   32|          0|
    |a_load_9_reg_2034        |   32|   0|   32|          0|
    |add_ln102_10_reg_2075    |    8|   0|   10|          2|
    |add_ln102_11_reg_2127    |    8|   0|   10|          2|
    |add_ln102_12_reg_2132    |    8|   0|   10|          2|
    |add_ln102_13_reg_2189    |    8|   0|   10|          2|
    |add_ln102_14_reg_2194    |    8|   0|   10|          2|
    |add_ln102_15_reg_2251    |    8|   0|   10|          2|
    |add_ln102_16_reg_2256    |    8|   0|   10|          2|
    |add_ln102_1_reg_1822     |    8|   0|   10|          2|
    |add_ln102_2_reg_1827     |    8|   0|   10|          2|
    |add_ln102_3_reg_1884     |    8|   0|   10|          2|
    |add_ln102_4_reg_1889     |    8|   0|   10|          2|
    |add_ln102_5_reg_1946     |    8|   0|   10|          2|
    |add_ln102_6_reg_1951     |    8|   0|   10|          2|
    |add_ln102_7_reg_2008     |    8|   0|   10|          2|
    |add_ln102_8_reg_2013     |    8|   0|   10|          2|
    |add_ln102_9_reg_2070     |    8|   0|   10|          2|
    |add_ln102_reg_1752       |    9|   0|   10|          1|
    |ap_CS_fsm                |  122|   0|  122|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |col_load_10_reg_2080     |   32|   0|   32|          0|
    |col_load_11_reg_2096     |   32|   0|   32|          0|
    |col_load_13_reg_2158     |   32|   0|   32|          0|
    |col_load_14_reg_2204     |   32|   0|   32|          0|
    |col_load_15_reg_2220     |   32|   0|   32|          0|
    |col_load_16_reg_2266     |   32|   0|   32|          0|
    |col_load_17_reg_2282     |   32|   0|   32|          0|
    |col_load_18_reg_2318     |   32|   0|   32|          0|
    |col_load_19_reg_2334     |   32|   0|   32|          0|
    |col_load_2_reg_1837      |   32|   0|   32|          0|
    |col_load_3_reg_1853      |   32|   0|   32|          0|
    |col_load_4_reg_1899      |   32|   0|   32|          0|
    |col_load_5_reg_1915      |   32|   0|   32|          0|
    |col_load_6_reg_1961      |   32|   0|   32|          0|
    |col_load_7_reg_1977      |   32|   0|   32|          0|
    |col_load_8_reg_2023      |   32|   0|   32|          0|
    |col_load_9_reg_2039      |   32|   0|   32|          0|
    |icmp_ln97_reg_1728       |    1|   0|    1|          0|
    |k_0_reg_945              |    5|   0|    5|          0|
    |k_reg_2440               |    5|   0|    5|          0|
    |matrix_addr_11_reg_1920  |    9|   0|    9|          0|
    |matrix_addr_13_reg_1966  |    9|   0|    9|          0|
    |matrix_addr_15_reg_1982  |    9|   0|    9|          0|
    |matrix_addr_17_reg_2028  |    9|   0|    9|          0|
    |matrix_addr_19_reg_2044  |    9|   0|    9|          0|
    |matrix_addr_1_reg_1768   |    9|   0|    9|          0|
    |matrix_addr_21_reg_2085  |    9|   0|    9|          0|
    |matrix_addr_23_reg_2101  |    9|   0|    9|          0|
    |matrix_addr_25_reg_2147  |    9|   0|    9|          0|
    |matrix_addr_27_reg_2163  |    9|   0|    9|          0|
    |matrix_addr_29_reg_2209  |    9|   0|    9|          0|
    |matrix_addr_31_reg_2225  |    9|   0|    9|          0|
    |matrix_addr_33_reg_2271  |    9|   0|    9|          0|
    |matrix_addr_35_reg_2287  |    9|   0|    9|          0|
    |matrix_addr_37_reg_2323  |    9|   0|    9|          0|
    |matrix_addr_39_reg_2339  |    9|   0|    9|          0|
    |matrix_addr_3_reg_1778   |    9|   0|    9|          0|
    |matrix_addr_5_reg_1842   |    9|   0|    9|          0|
    |matrix_addr_7_reg_1858   |    9|   0|    9|          0|
    |matrix_addr_9_reg_1904   |    9|   0|    9|          0|
    |or_ln102_1_reg_1757      |    7|   0|    9|          2|
    |ptr_0_reg_933            |    9|   0|    9|          0|
    |ptr_reg_2435             |    9|   0|    9|          0|
    |reg_957                  |   32|   0|   32|          0|
    |reg_961                  |   32|   0|   32|          0|
    |reg_971                  |   32|   0|   32|          0|
    |zext_ln102_1_reg_1794    |    7|   0|   10|          3|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1700|   0| 1738|         38|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_start         |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_done          | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_idle          | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_ready         | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|matrix_address0  | out |    9|  ap_memory |     matrix     |     array    |
|matrix_ce0       | out |    1|  ap_memory |     matrix     |     array    |
|matrix_we0       | out |    1|  ap_memory |     matrix     |     array    |
|matrix_d0        | out |   32|  ap_memory |     matrix     |     array    |
|matrix_q0        |  in |   32|  ap_memory |     matrix     |     array    |
|matrix_address1  | out |    9|  ap_memory |     matrix     |     array    |
|matrix_ce1       | out |    1|  ap_memory |     matrix     |     array    |
|matrix_we1       | out |    1|  ap_memory |     matrix     |     array    |
|matrix_d1        | out |   32|  ap_memory |     matrix     |     array    |
|matrix_q1        |  in |   32|  ap_memory |     matrix     |     array    |
|row_address0     | out |    9|  ap_memory |       row      |     array    |
|row_ce0          | out |    1|  ap_memory |       row      |     array    |
|row_q0           |  in |   32|  ap_memory |       row      |     array    |
|row_address1     | out |    9|  ap_memory |       row      |     array    |
|row_ce1          | out |    1|  ap_memory |       row      |     array    |
|row_q1           |  in |   32|  ap_memory |       row      |     array    |
|col_address0     | out |    9|  ap_memory |       col      |     array    |
|col_ce0          | out |    1|  ap_memory |       col      |     array    |
|col_q0           |  in |   32|  ap_memory |       col      |     array    |
|col_address1     | out |    9|  ap_memory |       col      |     array    |
|col_ce1          | out |    1|  ap_memory |       col      |     array    |
|col_q1           |  in |   32|  ap_memory |       col      |     array    |
|a_address0       | out |    9|  ap_memory |        a       |     array    |
|a_ce0            | out |    1|  ap_memory |        a       |     array    |
|a_q0             |  in |   32|  ap_memory |        a       |     array    |
|a_address1       | out |    9|  ap_memory |        a       |     array    |
|a_ce1            | out |    1|  ap_memory |        a       |     array    |
|a_q1             |  in |   32|  ap_memory |        a       |     array    |
+-----------------+-----+-----+------------+----------------+--------------+

