#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  2 17:24:00 2024
# Process ID: 7428
# Current directory: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/design_1_cnn_0_0.dcp' for cell 'design_1_i/cnn_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_bram_0/design_1_cnn_0_bram_0.dcp' for cell 'design_1_i/cnn_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_bram_0_0/design_1_cnn_0_bram_0_0.dcp' for cell 'design_1_i/cnn_0_bram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 860.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 80 instances
  RAM32X1S => RAM32X1S (RAMS32): 13 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 860.914 ; gain = 455.359
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.551 . Memory (MB): peak = 881.922 ; gain = 21.008

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1938cc2a1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.922 ; gain = 529.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 220ff4338

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.602 . Memory (MB): peak = 1561.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 112 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 178d48901

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1561.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 71 cells and removed 352 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fe640b75

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1561.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 452 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fe640b75

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1561.660 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fe640b75

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1561.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fe640b75

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1561.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |             112  |                                              0  |
|  Constant propagation         |              71  |             352  |                                              0  |
|  Sweep                        |               0  |             452  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1561.660 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e3a9ca2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1561.660 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.029 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1ac4b733c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1762.773 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ac4b733c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1762.773 ; gain = 201.113

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ac4b733c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.773 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1762.773 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 151b5ffd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1762.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1762.773 ; gain = 901.859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1762.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1762.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1762.773 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13f87d68e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1762.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b0901718

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 102532aaa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 102532aaa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1762.773 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 102532aaa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12035a32d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1762.773 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1751afd46

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.773 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 150df128d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.773 ; gain = 0.000
Phase 2 Global Placement | Checksum: 150df128d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17424cd09

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bd3af02e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14f6a838a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18931371a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18936a3e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d26f3018

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 139b1cc47

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.773 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 139b1cc47

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1beb34aac

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1beb34aac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.773 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.573. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 142bf2f12

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.773 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 142bf2f12

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142bf2f12

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 142bf2f12

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.773 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1762.773 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 144ac7130

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.773 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 144ac7130

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.773 ; gain = 0.000
Ending Placer Task | Checksum: e772fa22

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1762.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1762.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1762.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1762.773 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1762.773 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a3f8f194 ConstDB: 0 ShapeSum: 437a088e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6dd37cbd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1762.773 ; gain = 0.000
Post Restoration Checksum: NetGraph: c010c1a NumContArr: 61d270a3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6dd37cbd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1772.898 ; gain = 10.125

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6dd37cbd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1781.824 ; gain = 19.051

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6dd37cbd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1781.824 ; gain = 19.051
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ba970e1f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1808.789 ; gain = 46.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.548  | TNS=0.000  | WHS=-0.353 | THS=-79.354|

Phase 2 Router Initialization | Checksum: 139e0abc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1844.293 ; gain = 81.520

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7579
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7579
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c5d76fcc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4006
 Number of Nodes with overlaps = 376
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.788  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bd68d497

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.788  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e7b97f95

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1867.789 ; gain = 105.016
Phase 4 Rip-up And Reroute | Checksum: 1e7b97f95

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 288b5cc70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.903  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 288b5cc70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 288b5cc70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016
Phase 5 Delay and Skew Optimization | Checksum: 288b5cc70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a181af04

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.903  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dd11fa17

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016
Phase 6 Post Hold Fix | Checksum: 1dd11fa17

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.50896 %
  Global Horizontal Routing Utilization  = 1.9738 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2866eaffc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2866eaffc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b6148b62

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1867.789 ; gain = 105.016

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.903  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b6148b62

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1867.789 ; gain = 105.016
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1867.789 ; gain = 105.016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1867.789 ; gain = 105.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1867.789 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.772 . Memory (MB): peak = 1867.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_9stde_U31/cnn_mac_muladd_9stde_DSP48_2_U/p input design_1_i/cnn_0/inst/cnn_mac_muladd_9stde_U31/cnn_mac_muladd_9stde_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_744/ret_V_fu_596_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_744/ret_V_fu_596_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_734/ret_V_fu_663_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_734/ret_V_fu_663_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_5_fu_436_p2 input design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_5_fu_436_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_5_fu_436_p2__0 input design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_5_fu_436_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_13vdy_U33/cnn_mac_muladd_13vdy_DSP48_4_U/p output design_1_i/cnn_0/inst/cnn_mac_muladd_13vdy_U33/cnn_mac_muladd_13vdy_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_9stde_U31/cnn_mac_muladd_9stde_DSP48_2_U/p output design_1_i/cnn_0/inst/cnn_mac_muladd_9stde_U31/cnn_mac_muladd_9stde_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_9sudo_U32/cnn_mac_muladd_9sudo_DSP48_3_U/p output design_1_i/cnn_0/inst/cnn_mac_muladd_9sudo_U32/cnn_mac_muladd_9sudo_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_744/ret_V_fu_596_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_744/ret_V_fu_596_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_734/ret_V_fu_663_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_734/ret_V_fu_663_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_5_fu_436_p2__0 output design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_5_fu_436_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2 output design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__0 output design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1 output design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2 output design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_13vdy_U33/cnn_mac_muladd_13vdy_DSP48_4_U/p multiplier stage design_1_i/cnn_0/inst/cnn_mac_muladd_13vdy_U33/cnn_mac_muladd_13vdy_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_9stde_U31/cnn_mac_muladd_9stde_DSP48_2_U/p multiplier stage design_1_i/cnn_0/inst/cnn_mac_muladd_9stde_U31/cnn_mac_muladd_9stde_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_9sudo_U32/cnn_mac_muladd_9sudo_DSP48_3_U/p multiplier stage design_1_i/cnn_0/inst/cnn_mac_muladd_9sudo_U32/cnn_mac_muladd_9sudo_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_744/ret_V_fu_596_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_744/ret_V_fu_596_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_734/ret_V_fu_663_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_734/ret_V_fu_663_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_5_fu_436_p2__0 multiplier stage design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_5_fu_436_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2 multiplier stage design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__0 multiplier stage design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1 multiplier stage design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2 multiplier stage design_1_i/cnn_0/inst/grp_soft_max_fu_754/grp_exp_15_7_s_fu_135/r_V_6_fu_512_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2322.027 ; gain = 454.238
INFO: [Common 17-206] Exiting Vivado at Thu May  2 17:25:55 2024...
