
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 2 min 9 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 2 min 9 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9364549 heartbeat IPC: 1.86277 cumulative IPC: 1.86277 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14273893 heartbeat IPC: 2.03693 cumulative IPC: 1.94596 (Simulation time: 0 hr 8 min 6 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19056647 heartbeat IPC: 2.09085 cumulative IPC: 1.99197 (Simulation time: 0 hr 10 min 59 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24341972 heartbeat IPC: 1.89203 cumulative IPC: 1.96601 (Simulation time: 0 hr 14 min 3 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28918330 heartbeat IPC: 2.18514 cumulative IPC: 2.00625 (Simulation time: 0 hr 17 min 4 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33526566 heartbeat IPC: 2.17003 cumulative IPC: 2.03181 (Simulation time: 0 hr 20 min 5 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37872840 heartbeat IPC: 2.30082 cumulative IPC: 2.06632 (Simulation time: 0 hr 22 min 49 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42233051 heartbeat IPC: 2.29347 cumulative IPC: 2.09222 (Simulation time: 0 hr 25 min 32 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46568833 heartbeat IPC: 2.30639 cumulative IPC: 2.11403 (Simulation time: 0 hr 28 min 13 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50916164 heartbeat IPC: 2.30026 cumulative IPC: 2.13129 (Simulation time: 0 hr 30 min 55 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46919975 cumulative IPC: 2.13129 (Simulation time: 0 hr 30 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.13129 instructions: 100000001 cycles: 46919975
cpu0_DTLB TOTAL     ACCESS:   40462650  HIT:   40454704  MISS:       7946
cpu0_DTLB LOAD      ACCESS:   32299958  HIT:   32297089  MISS:       2869
cpu0_DTLB RFO       ACCESS:    8162692  HIT:    8157615  MISS:       5077
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 24.9531 cycles
cpu0_ITLB TOTAL     ACCESS:     796803  HIT:     796696  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796803  HIT:     796696  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64662  HIT:      64326  MISS:        336
cpu0_L1I LOAD      ACCESS:      64662  HIT:      64326  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 310.036 cycles
cpu0_STLB TOTAL     ACCESS:       8053  HIT:       7273  MISS:        780
cpu0_STLB LOAD      ACCESS:       2976  HIT:       2809  MISS:        167
cpu0_STLB RFO       ACCESS:       5077  HIT:       4464  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 172.065 cycles
cpu0_L1D TOTAL     ACCESS:   32938023  HIT:   32472278  MISS:     465745
cpu0_L1D LOAD      ACCESS:   28661004  HIT:   28504428  MISS:     156576
cpu0_L1D RFO       ACCESS:    4276248  HIT:    3967263  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        587  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 313.243 cycles
cpu0_L2C TOTAL     ACCESS:     773021  HIT:     485816  MISS:     287205
cpu0_L2C LOAD      ACCESS:     156912  HIT:     142213  MISS:      14699
cpu0_L2C RFO       ACCESS:     308985  HIT:      36533  MISS:     272452
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306940  HIT:     306903  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 490.467 cycles
LLC TOTAL     ACCESS:     558180  HIT:     353798  MISS:     204382
LLC LOAD      ACCESS:      14699  HIT:      11309  MISS:       3390
LLC RFO       ACCESS:     272306  HIT:     148904  MISS:     123402
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     271158  HIT:     193573  MISS:      77585
LLC TRANSLATION ACCESS:         17  HIT:         12  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 659.73 cycles
OPTgen accesses: 5079
OPTgen hits: 3120
OPTgen hit rate: 61.4294



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1819  ROW_BUFFER_MISS:     124976
 DBUS AVG_CONGESTED_CYCLE:    3.99302
 WQ ROW_BUFFER_HIT:       8552  ROW_BUFFER_MISS:     115101  FULL:       1396


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.862
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

