//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_75
.address_size 64

	// .globl	Tile_7109807420350332409_kernel0

.visible .entry Tile_7109807420350332409_kernel0(
	.param .u64 Tile_7109807420350332409_kernel0_param_0,
	.param .u64 Tile_7109807420350332409_kernel0_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [Tile_7109807420350332409_kernel0_param_0];
	ld.param.u64 	%rd2, [Tile_7109807420350332409_kernel0_param_1];
	mov.u32 	%r1, %tid.x;
	setp.gt.s32	%p1, %r1, 511;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd3, %rd1;
	ld.global.nc.u64 	%rd4, [%rd3];
	cvta.to.global.u64 	%rd5, %rd2;
	mul.wide.s32 	%rd6, %r1, 8;
	add.s64 	%rd7, %rd5, %rd6;
	st.global.u64 	[%rd7], %rd4;

BB0_2:
	ret;
}


