// Seed: 3063217080
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input wand id_7
);
  id_9(
      (~id_5 == id_1), id_7
  );
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply1 id_6,
    inout tri0 id_7,
    input wor id_8,
    input wire id_9,
    output tri0 id_10,
    output wand id_11,
    output wor id_12,
    output tri0 id_13,
    input tri0 id_14,
    output tri0 id_15
);
  assign id_15 = id_14;
  module_0(
      id_9, id_9, id_10, id_3, id_9, id_3, id_8, id_4
  );
endmodule
