
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001195                       # Number of seconds simulated (Second)
simTicks                                   1194650000                       # Number of ticks simulated (Tick)
finalTick                                  2193475000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     25.05                       # Real time elapsed on the host (Second)
hostTickRate                                 47689399                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681164                       # Number of bytes of host memory used (Byte)
simInsts                                      7775788                       # Number of instructions simulated (Count)
simOps                                       10152255                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   310401                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     405267                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2389300                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8254988                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      235                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8251778                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     88                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                29919                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             51272                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  90                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2355861                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.502659                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              3.037504                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    774241     32.86%     32.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    102503      4.35%     37.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    145005      6.16%     43.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    129226      5.49%     48.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    198057      8.41%     57.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    218353      9.27%     66.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    253397     10.76%     77.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    213420      9.06%     86.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    321659     13.65%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2355861                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      94      0.01%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  80210     12.39%     12.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     12.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 157005     24.25%     36.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     36.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     36.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 63070      9.74%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     46.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 250185     38.65%     85.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 96792     14.95%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       634575      7.69%      7.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1555627     18.85%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           31      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            15      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     26.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       715581      8.67%     35.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     35.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1477795     17.91%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       715563      8.67%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1766694     21.41%     83.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1385897     16.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8251778                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.453638                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              647356                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.078450                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  5803824                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1722718                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1703144                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 13703039                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 6562482                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         6532972                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1742711                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     6521848                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           8251290                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1766508                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       490                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 205                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3152336                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           5968                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1385828                       # Number of stores executed (Count)
system.cpu.numRate                           3.453434                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             307                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           33439                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     6117923                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8225308                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.390541                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.390541                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.560550                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.560550                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5779573                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2391990                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   13074047                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                       12165                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      12255                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  11830185                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1754740                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1386264                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         4178                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         4189                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    7836                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              6354                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               450                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 4950                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  198                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    4664                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.942222                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     366                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             624                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              610                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           27486                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               707                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2351580                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.497833                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.351198                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          836795     35.58%     35.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          149510      6.36%     41.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          163671      6.96%     48.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          152611      6.49%     55.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          127549      5.42%     60.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          117244      4.99%     65.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           75650      3.22%     69.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           87967      3.74%     72.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          640583     27.24%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2351580                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              6118049                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8225434                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3132990                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1747568                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       5242                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          6527884                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5395284                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       634074      7.71%      7.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1551251     18.86%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           28      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     26.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       715008      8.69%     35.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     35.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1477056     17.96%     53.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     53.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     53.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       715018      8.69%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1747568     21.25%     83.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1385422     16.84%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8225434                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        640583                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3072708                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3072708                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3072708                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3072708                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        14928                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           14928                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        14928                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          14928                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1229480493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1229480493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1229480493                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1229480493                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3087636                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3087636                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3087636                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3087636                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004835                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004835                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004835                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004835                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 82360.697548                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 82360.697548                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 82360.697548                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 82360.697548                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3301                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           78                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           66                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      50.015152                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           78                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1563                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1563                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         6706                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          6706                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         6706                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         6706                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         8222                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         8222                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         8222                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         8222                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    674852496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    674852496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    674852496                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    674852496                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002663                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002663                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002663                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002663                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 82078.873267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 82078.873267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 82078.873267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 82078.873267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   8224                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1687387                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1687387                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        14899                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         14899                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1227696000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1227696000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1702286                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1702286                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008752                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008752                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 82401.234982                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 82401.234982                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         6692                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         6692                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         8207                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         8207                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    673547000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    673547000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004821                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004821                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 82069.818448                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 82069.818448                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       395000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       395000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       197500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       197500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       393000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       393000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       196500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       196500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1385321                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1385321                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           29                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           29                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1784493                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1784493                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1385350                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1385350                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000021                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000021                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61534.241379                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61534.241379                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           14                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           14                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           15                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           15                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1305496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1305496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000011                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000011                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 87033.066667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 87033.066667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3135175                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               9248                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             339.011138                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          563                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          312                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           53                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           12359056                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          12359056                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   345046                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                836626                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1115660                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 57544                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    985                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 4567                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    73                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8261864                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   254                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             396209                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        6160573                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        7836                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               5044                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1956078                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2110                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  335                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2184                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    387855                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   209                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2355861                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.511890                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.772571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1157090     49.12%     49.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    35378      1.50%     50.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    85234      3.62%     54.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    47641      2.02%     56.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    24120      1.02%     57.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    47768      2.03%     59.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    20765      0.88%     60.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    38074      1.62%     61.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   899791     38.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2355861                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.003280                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.578401                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         387447                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            387447                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        387447                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           387447                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          408                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             408                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          408                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            408                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     29712500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     29712500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     29712500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     29712500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       387855                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        387855                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       387855                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       387855                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001052                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001052                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001052                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001052                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 72824.754902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72824.754902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 72824.754902                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72824.754902                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          123                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            123                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          351                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               351                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           57                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            57                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           57                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           57                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          351                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          351                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          351                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          351                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     25313500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     25313500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     25313500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     25313500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000905                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000905                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000905                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000905                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 72118.233618                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 72118.233618                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 72118.233618                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 72118.233618                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    351                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       387447                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          387447                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          408                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           408                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     29712500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     29712500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       387855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       387855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001052                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001052                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72824.754902                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72824.754902                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           57                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           57                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          351                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          351                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     25313500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     25313500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 72118.233618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 72118.233618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               481493                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                607                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             793.233937                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1551771                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1551771                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       985                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     491188                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    13857                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                8255428                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   49                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1754740                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1386264                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   235                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      9881                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1019                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             58                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            195                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          591                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  786                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  8237752                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 8236116                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   4656894                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   7543979                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.447083                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.617299                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       50494                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    7172                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  58                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    842                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                12603                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     58                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1747568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.963245                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            16.552290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1732892     99.16%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   17      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   62      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    7      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    5      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  8      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 14      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               9322      0.53%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2751      0.16%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 40      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1232      0.07%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                367      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 20      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                201      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 62      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  8      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  7      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  9      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  5      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 13      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 11      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              503      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1747568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    985                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   369178                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  723250                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6145                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1145865                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                110438                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8259144                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9419                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  27054                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  30075                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  22301                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             7514296                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    25636927                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5777609                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  8009512                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               7481008                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    33303                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      27                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    339768                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          9960862                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16510117                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6117923                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8225308                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     38                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     73                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       111                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    38                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    73                       # number of overall hits (Count)
system.l2.overallHits::total                      111                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  314                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 8151                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    8465                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 314                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                8151                       # number of overall misses (Count)
system.l2.overallMisses::total                   8465                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        24376000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       660552500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          684928500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       24376000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      660552500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         684928500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                352                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               8224                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  8576                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               352                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              8224                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 8576                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.892045                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.991124                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.987057                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.892045                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.991124                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.987057                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77630.573248                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81039.443013                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80912.994684                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 77630.573248                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81039.443013                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80912.994684                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  932                       # number of writebacks (Count)
system.l2.writebacks::total                       932                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              314                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             8151                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                8465                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             314                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            8151                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               8465                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     21246000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    579042500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      600288500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     21246000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    579042500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     600288500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.892045                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.991124                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.987057                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.892045                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.991124                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.987057                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 67662.420382                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71039.443013                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70914.176019                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67662.420382                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71039.443013                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70914.176019                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           8646                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           41                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             41                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              38                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 38                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           314                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              314                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     24376000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     24376000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            352                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.892045                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.892045                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77630.573248                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77630.573248                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          314                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          314                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     21246000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     21246000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.892045                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.892045                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67662.420382                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67662.420382                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1585000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1585000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             17                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                17                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.529412                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.529412                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 176111.111111                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 176111.111111                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1495000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1495000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.529412                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.529412                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 166111.111111                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 166111.111111                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             65                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                65                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         8142                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8142                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    658967500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    658967500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         8207                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          8207                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.992080                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.992080                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80934.352739                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80934.352739                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         8142                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8142                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    577547500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    577547500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.992080                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.992080                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70934.352739                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70934.352739                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          350                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              350                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          350                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          350                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1563                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1563                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1563                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1563                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.997571                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        27861                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      12742                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.186548                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     105.768348                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       474.476694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3515.752529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.025822                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.115839                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.858338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  214                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  846                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1876                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1160                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     145847                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    145847                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       313.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      8151.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000274078500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           53                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           53                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               18069                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                895                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        8464                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        932                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      8464                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      932                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  8464                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  932                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    5065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     107                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           53                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     161.773585                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    104.028922                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    120.902319                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31            13     24.53%     24.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47             4      7.55%     32.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             4      7.55%     39.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             1      1.89%     41.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            2      3.77%     45.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      1.89%     47.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            2      3.77%     50.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            2      3.77%     54.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            3      5.66%     60.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            2      3.77%     64.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      1.89%     66.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            5      9.43%     75.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            3      5.66%     81.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            8     15.09%     96.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            1      1.89%     98.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            1      1.89%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            53                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           53                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.886792                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.857623                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.012620                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               10     18.87%     18.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               29     54.72%     73.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               14     26.42%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            53                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  541696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                59648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              453434897.25024062                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              49929267.98643954                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1194642000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     127143.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        20032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       521664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        60672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 16768091.072699116543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 436666806.177541553974                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 50786422.801657386124                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          313                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         8151                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          932                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8378500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    241667750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  28079065500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26768.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29648.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  30127752.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        20032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       521664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         541696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        20032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        20032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        59648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        59648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          313                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         8151                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            8464                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          932                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            932                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       16768091                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      436666806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         453434897                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     16768091                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      16768091                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     49929268                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         49929268                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     49929268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      16768091                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     436666806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        503364165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 8464                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 948                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                91346250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              42320000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          250046250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10792.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29542.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                7598                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                781                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           82.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1025                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   586.240000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   409.931171                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   372.557432                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          139     13.56%     13.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          139     13.56%     27.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           74      7.22%     34.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           68      6.63%     40.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           43      4.20%     45.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          177     17.27%     62.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           36      3.51%     65.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           35      3.41%     69.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          314     30.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1025                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                541696                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              60672                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              453.434897                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               50.786423                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.94                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.02                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         3677100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1924065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       30173640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       2061900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 94039920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    350185770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    164293440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     646355835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   541.042008                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    423775750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     39780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    732243250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         3769920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1980990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       30416400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2886660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 94039920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    377985240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    141176160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     652255290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   545.980237                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    363529000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     39780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    793252250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8455                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           932                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              7491                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  9                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8455                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        25351                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   25351                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       601344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   601344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8464                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8464    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8464                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            22334500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           43877750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          16887                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         8423                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               8558                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2495                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          351                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            14375                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                17                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               17                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            352                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          8207                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1054                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24672                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  25726                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        44928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       626368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  671296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            8646                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     59648                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             17222                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.015329                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.122862                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   16958     98.47%     98.47% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     264      1.53%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               17222                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2193475000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           10489500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            526500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          12336000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         17151                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         8575                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             263                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          263                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
