// Seed: 2446412808
module module_0;
  wire id_2, id_3, id_4 = id_3, id_5;
  module_4 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
macromodule module_1;
  localparam id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0
);
  assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply0 id_0,
    output logic   id_1
);
  always_latch id_1 <= -1;
  tri0 id_3;
  assign id_0 = id_3;
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_3 = -1;
  wire id_6, id_7;
endmodule
