<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sgi › ioc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ioc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License. See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * ioc.h: Definitions for SGI I/O Controller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 David S. Miller</span>
<span class="cm"> * Copyright (C) 1997, 1998, 1999, 2000 Ralf Baechle</span>
<span class="cm"> * Copyright (C) 2001, 2003 Ladislav Michl</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _SGI_IOC_H</span>
<span class="cp">#define _SGI_IOC_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;asm/sgi/pi1.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * All registers are 8-bit wide aligned on 32-bit boundary. Bad things</span>
<span class="cm"> * happen if you try word access them. You have been warned.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">sgioc_uart_regs</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">_ctrl1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">ctrl1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_data1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">data1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_ctrl2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">ctrl2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_data2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">data2</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sgioc_keyb_regs</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">_data</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_command</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">command</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sgint_regs</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">_istat0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">istat0</span><span class="p">;</span>		<span class="cm">/* Interrupt status zero */</span>
<span class="cp">#define SGINT_ISTAT0_FFULL	0x01</span>
<span class="cp">#define SGINT_ISTAT0_SCSI0	0x02</span>
<span class="cp">#define SGINT_ISTAT0_SCSI1	0x04</span>
<span class="cp">#define SGINT_ISTAT0_ENET	0x08</span>
<span class="cp">#define SGINT_ISTAT0_GFXDMA	0x10</span>
<span class="cp">#define SGINT_ISTAT0_PPORT	0x20</span>
<span class="cp">#define SGINT_ISTAT0_HPC2	0x40</span>
<span class="cp">#define SGINT_ISTAT0_LIO2	0x80</span>
	<span class="n">u8</span> <span class="n">_imask0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">imask0</span><span class="p">;</span>		<span class="cm">/* Interrupt mask zero */</span>
	<span class="n">u8</span> <span class="n">_istat1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">istat1</span><span class="p">;</span>		<span class="cm">/* Interrupt status one */</span>
<span class="cp">#define SGINT_ISTAT1_ISDNI	0x01</span>
<span class="cp">#define SGINT_ISTAT1_PWR	0x02</span>
<span class="cp">#define SGINT_ISTAT1_ISDNH	0x04</span>
<span class="cp">#define SGINT_ISTAT1_LIO3	0x08</span>
<span class="cp">#define SGINT_ISTAT1_HPC3	0x10</span>
<span class="cp">#define SGINT_ISTAT1_AFAIL	0x20</span>
<span class="cp">#define SGINT_ISTAT1_VIDEO	0x40</span>
<span class="cp">#define SGINT_ISTAT1_GIO2	0x80</span>
	<span class="n">u8</span> <span class="n">_imask1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">imask1</span><span class="p">;</span>		<span class="cm">/* Interrupt mask one */</span>
	<span class="n">u8</span> <span class="n">_vmeistat</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">vmeistat</span><span class="p">;</span>		<span class="cm">/* VME interrupt status */</span>
	<span class="n">u8</span> <span class="n">_cmeimask0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">cmeimask0</span><span class="p">;</span>		<span class="cm">/* VME interrupt mask zero */</span>
	<span class="n">u8</span> <span class="n">_cmeimask1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">cmeimask1</span><span class="p">;</span>		<span class="cm">/* VME interrupt mask one */</span>
	<span class="n">u8</span> <span class="n">_cmepol</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">cmepol</span><span class="p">;</span>		<span class="cm">/* VME polarity */</span>
	<span class="n">u8</span> <span class="n">_tclear</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">tclear</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_errstat</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">errstat</span><span class="p">;</span>	<span class="cm">/* Error status reg, reserved on INT2 */</span>
	<span class="n">u32</span> <span class="n">_unused0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">_tcnt0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">tcnt0</span><span class="p">;</span>		<span class="cm">/* counter 0 */</span>
	<span class="n">u8</span> <span class="n">_tcnt1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">tcnt1</span><span class="p">;</span>		<span class="cm">/* counter 1 */</span>
	<span class="n">u8</span> <span class="n">_tcnt2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">tcnt2</span><span class="p">;</span>		<span class="cm">/* counter 2 */</span>
	<span class="n">u8</span> <span class="n">_tcword</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">tcword</span><span class="p">;</span>		<span class="cm">/* control word */</span>
<span class="cp">#define SGINT_TCWORD_BCD	0x01	</span><span class="cm">/* Use BCD mode for counters */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_MMASK	0x0e	</span><span class="cm">/* Mode bitmask. */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_MITC	0x00	</span><span class="cm">/* IRQ on terminal count (doesn&#39;t work) */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_MOS	0x02	</span><span class="cm">/* One-shot IRQ mode. */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_MRGEN	0x04	</span><span class="cm">/* Normal rate generation */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_MSWGEN	0x06	</span><span class="cm">/* Square wave generator mode */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_MSWST	0x08	</span><span class="cm">/* Software strobe */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_MHWST	0x0a	</span><span class="cm">/* Hardware strobe */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CMASK	0x30	</span><span class="cm">/* Command mask */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CLAT	0x00	</span><span class="cm">/* Latch command */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CLSB	0x10	</span><span class="cm">/* LSB read/write */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CMSB	0x20	</span><span class="cm">/* MSB read/write */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CALL	0x30	</span><span class="cm">/* Full counter read/write */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CNT0	0x00	</span><span class="cm">/* Select counter zero */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CNT1	0x40	</span><span class="cm">/* Select counter one */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CNT2	0x80	</span><span class="cm">/* Select counter two */</span><span class="cp"></span>
<span class="cp">#define SGINT_TCWORD_CRBCK	0xc0	</span><span class="cm">/* Readback command */</span><span class="cp"></span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The timer is the good old 8254.  Unlike in PCs it&#39;s clocked at exactly 1MHz</span>
<span class="cm"> */</span>
<span class="cp">#define SGINT_TIMER_CLOCK	1000000</span>

<span class="cm">/*</span>
<span class="cm"> * This is the constant we&#39;re using for calibrating the counter.</span>
<span class="cm"> */</span>
<span class="cp">#define SGINT_TCSAMP_COUNTER	((SGINT_TIMER_CLOCK / HZ) + 255)</span>

<span class="cm">/* We need software copies of these because they are write only. */</span>
<span class="k">extern</span> <span class="n">u8</span> <span class="n">sgi_ioc_reset</span><span class="p">,</span> <span class="n">sgi_ioc_write</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">sgioc_regs</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pi1_regs</span> <span class="n">pport</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">_unused0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">sgioc_uart_regs</span> <span class="n">uart</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sgioc_keyb_regs</span> <span class="n">kbdmouse</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_gcsel</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">gcsel</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_genctrl</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">genctrl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_panel</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">panel</span><span class="p">;</span>
<span class="cp">#define SGIOC_PANEL_POWERON	0x01</span>
<span class="cp">#define SGIOC_PANEL_POWERINTR	0x02</span>
<span class="cp">#define SGIOC_PANEL_VOLDNINTR	0x10</span>
<span class="cp">#define SGIOC_PANEL_VOLDNHOLD	0x20</span>
<span class="cp">#define SGIOC_PANEL_VOLUPINTR	0x40</span>
<span class="cp">#define SGIOC_PANEL_VOLUPHOLD	0x80</span>
	<span class="n">u32</span> <span class="n">_unused1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_sysid</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">sysid</span><span class="p">;</span>
<span class="cp">#define SGIOC_SYSID_FULLHOUSE	0x01</span>
<span class="cp">#define SGIOC_SYSID_BOARDREV(x)	(((x) &amp; 0x1e) &gt;&gt; 1)</span>
<span class="cp">#define SGIOC_SYSID_CHIPREV(x)	(((x) &amp; 0xe0) &gt;&gt; 5)</span>
	<span class="n">u32</span> <span class="n">_unused2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_read</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">read</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">_unused3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_dmasel</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">dmasel</span><span class="p">;</span>
<span class="cp">#define SGIOC_DMASEL_SCLK10MHZ	0x00	</span><span class="cm">/* use 10MHZ serial clock */</span><span class="cp"></span>
<span class="cp">#define SGIOC_DMASEL_ISDNB	0x01	</span><span class="cm">/* enable isdn B */</span><span class="cp"></span>
<span class="cp">#define SGIOC_DMASEL_ISDNA	0x02	</span><span class="cm">/* enable isdn A */</span><span class="cp"></span>
<span class="cp">#define SGIOC_DMASEL_PPORT	0x04	</span><span class="cm">/* use parallel DMA */</span><span class="cp"></span>
<span class="cp">#define SGIOC_DMASEL_SCLK667MHZ	0x10	</span><span class="cm">/* use 6.67MHZ serial clock */</span><span class="cp"></span>
<span class="cp">#define SGIOC_DMASEL_SCLKEXT	0x20	</span><span class="cm">/* use external serial clock */</span><span class="cp"></span>
	<span class="n">u32</span> <span class="n">_unused4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_reset</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">reset</span><span class="p">;</span>
<span class="cp">#define SGIOC_RESET_PPORT	0x01	</span><span class="cm">/* 0=parport reset, 1=nornal */</span><span class="cp"></span>
<span class="cp">#define SGIOC_RESET_KBDMOUSE	0x02	</span><span class="cm">/* 0=kbdmouse reset, 1=normal */</span><span class="cp"></span>
<span class="cp">#define SGIOC_RESET_EISA	0x04	</span><span class="cm">/* 0=eisa reset, 1=normal */</span><span class="cp"></span>
<span class="cp">#define SGIOC_RESET_ISDN	0x08	</span><span class="cm">/* 0=isdn reset, 1=normal */</span><span class="cp"></span>
<span class="cp">#define SGIOC_RESET_LC0OFF	0x10	</span><span class="cm">/* guiness: turn led off (red, else green) */</span><span class="cp"></span>
<span class="cp">#define SGIOC_RESET_LC1OFF	0x20	</span><span class="cm">/* guiness: turn led off (green, else amber) */</span><span class="cp"></span>
	<span class="n">u32</span> <span class="n">_unused5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">_write</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">write</span><span class="p">;</span>
<span class="cp">#define SGIOC_WRITE_NTHRESH	0x01	</span><span class="cm">/* use 4.5db threshold */</span><span class="cp"></span>
<span class="cp">#define SGIOC_WRITE_TPSPEED	0x02	</span><span class="cm">/* use 100ohm TP speed */</span><span class="cp"></span>
<span class="cp">#define SGIOC_WRITE_EPSEL	0x04	</span><span class="cm">/* force cable mode: 1=AUI 0=TP */</span><span class="cp"></span>
<span class="cp">#define SGIOC_WRITE_EASEL	0x08	</span><span class="cm">/* 1=autoselect 0=manual cable selection */</span><span class="cp"></span>
<span class="cp">#define SGIOC_WRITE_U1AMODE	0x10	</span><span class="cm">/* 1=PC 0=MAC UART mode */</span><span class="cp"></span>
<span class="cp">#define SGIOC_WRITE_U0AMODE	0x20	</span><span class="cm">/* 1=PC 0=MAC UART mode */</span><span class="cp"></span>
<span class="cp">#define SGIOC_WRITE_MLO		0x40	</span><span class="cm">/* 1=4.75V 0=+5V */</span><span class="cp"></span>
<span class="cp">#define SGIOC_WRITE_MHI		0x80	</span><span class="cm">/* 1=5.25V 0=+5V */</span><span class="cp"></span>
	<span class="n">u32</span> <span class="n">_unused6</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sgint_regs</span> <span class="n">int3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">_unused7</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">extio</span><span class="p">;</span>		<span class="cm">/* FullHouse only */</span>
<span class="cp">#define EXTIO_S0_IRQ_3		0x8000	</span><span class="cm">/* S0: vid.vsync */</span><span class="cp"></span>
<span class="cp">#define EXTIO_S0_IRQ_2		0x4000	</span><span class="cm">/* S0: gfx.fifofull */</span><span class="cp"></span>
<span class="cp">#define EXTIO_S0_IRQ_1		0x2000	</span><span class="cm">/* S0: gfx.int */</span><span class="cp"></span>
<span class="cp">#define EXTIO_S0_RETRACE	0x1000</span>
<span class="cp">#define EXTIO_SG_IRQ_3		0x0800	</span><span class="cm">/* SG: vid.vsync */</span><span class="cp"></span>
<span class="cp">#define EXTIO_SG_IRQ_2		0x0400	</span><span class="cm">/* SG: gfx.fifofull */</span><span class="cp"></span>
<span class="cp">#define EXTIO_SG_IRQ_1		0x0200	</span><span class="cm">/* SG: gfx.int */</span><span class="cp"></span>
<span class="cp">#define EXTIO_SG_RETRACE	0x0100</span>
<span class="cp">#define EXTIO_GIO_33MHZ		0x0080</span>
<span class="cp">#define EXTIO_EISA_BUSERR	0x0040</span>
<span class="cp">#define EXTIO_MC_BUSERR		0x0020</span>
<span class="cp">#define EXTIO_HPC3_BUSERR	0x0010</span>
<span class="cp">#define EXTIO_S0_STAT_1		0x0008</span>
<span class="cp">#define EXTIO_S0_STAT_0		0x0004</span>
<span class="cp">#define EXTIO_SG_STAT_1		0x0002</span>
<span class="cp">#define EXTIO_SG_STAT_0		0x0001</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">sgioc_regs</span> <span class="o">*</span><span class="n">sgioc</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sgint_regs</span> <span class="o">*</span><span class="n">sgint</span><span class="p">;</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
