Start time: 21:55:09 on Nov 24,2025
qverilog dy_array.sv 
-- Compiling module dy_array

Top level modules:
	dy_array
# vsim -lib work work.dy_array -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dy_array(fast)
# run -all
# ========================D_ARRAY FILLING WITH EVEN NUMBERS================================
# D_array Contents='{0, 0, 0, 0, 0, 0, 0, 0, 0, 0}
# ========================D_ARRAY FILLING WITH EVEN NUMBERS USING FOR LOOP================================
# Dynamic Array with Even Numbers = '{0, 2, 4, 6, 8, 10, 12, 14, 16, 18}
# ========================D_ARRAY FILLING WITH EVEN NUMBERS USING FOREACH LOOP================================
# Dynamic Array with Even Numbers = '{0, 2, 4, 6, 8, 10, 12, 14, 16, 18}
# ========================D_ARRAY FILLING WITH EVEN NUMBERS USING WHILE LOOP================================
# Dynamic Array with Even Numbers = '{0, 2, 4, 6, 8, 10, 12, 14, 16, 18}
# ========================D_ARRAY FILLING WITH EVEN NUMBERS USING DO WHILE LOOP================================
# Dynamic Array with Even Numbers = '{0, 2, 4, 6, 8, 10, 12, 14, 16, 18}
#  quit -f
# End time: 21:55:11 on Nov 24,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
