LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY TEncoder IS
PORT(
	-- CLock and Reset
	clk : IN std_logic;
	rstb : IN std_logic;

	-- Interface I/O
         input : IN std_logic;
         output :OUT std_logic_vector (1 downto 0)
         );
END TEncoder;       

ARCHITECTURE behav OF TEncoder IS 
   
COMPONENT DFlipFlop IS
   PORT( 
	-- Clock and Reset
	clk : IN std_logic;
	rstb : IN std_logic;

	-- Interface I/O
	 D : IN std_logic;
         Q : OUT std_logic
);
END COMPONENT;


   signal DF1_out: std_logic;
   signal DF2_out: std_logic;
   

BEGIN
    
    DF1:DFlipFlop PORT MAP	(	clk => clk,
					rstb => rstb, 
					D => input,
					Q => DF1_out); 
    DF2:DFlipFlop PORT MAP	(	clk => clk,
					rstb => rstb, 
					D => DF1_out, 
					Q => DF2_out);
            
output(1)<= input xor DF1_out xor DF2_out;
output(0)<= input xor DF2_out;

END behav;


         
    