// Seed: 138062620
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_4 = id_4;
  wire id_5;
  id_6(
      ~id_2, id_5
  );
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = 1;
  wire id_12;
  tri  id_13 = 1;
  assign #id_14 id_12 = id_4;
  always @(posedge 1, posedge id_11) id_13 = 1;
  assign id_14 = id_3[1'b0];
  assign id_13 = id_9;
  module_0(
      id_2, id_11, id_13
  );
endmodule
