Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Thu Mar 30 10:19:36 2023
| Host              : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_postroute_physopted.rpt -pb design_2_wrapper_bus_skew_postroute_physopted.pb -rpx design_2_wrapper_bus_skew_postroute_physopted.rpx
| Design            : design_2_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   10        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.659      2.341
2   12        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.562      2.438
3   14        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.839      2.161
4   16        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.751      2.249
5   18        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.766      2.234
6   20        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.678      2.322
7   22        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.832      2.168
8   24        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.623      2.377
9   26        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.651      2.349
10  28        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.623      2.377
11  30        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.586      2.414
12  32        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.639      2.361
13  34        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.525      2.475
14  36        [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]]
                                              [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.000       0.732      2.268


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_design_2_clk_wiz_0_0
                      clk_out1_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.659      2.341


Slack (MET) :             2.341ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.859ns
  Reference Relative Delay:  -0.197ns
  Relative CRPR:              0.584ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.659ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.951     4.232    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X55Y3          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.308 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.425     4.733    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X57Y3          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.619     4.088    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X57Y3          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.238     3.849    
    SLICE_X57Y3          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.874    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.733    
                         clock arrival                          3.874    
  -------------------------------------------------------------------
                         relative delay                         0.859    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.695     4.171    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X57Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.230 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.081     4.311    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X56Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.934     4.207    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X56Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.238     4.446    
    SLICE_X56Y1          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.508    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.311    
                         clock arrival                          4.508    
  -------------------------------------------------------------------
                         relative delay                        -0.197    



Id: 2
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_design_2_clk_wiz_0_0
                      clk_out2_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.562      2.438


Slack (MET) :             2.438ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.627ns
  Reference Relative Delay:  -0.389ns
  Relative CRPR:              0.641ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.562ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.944     4.217    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X62Y13         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.296 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.311     4.607    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X62Y13         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.718     4.194    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X62Y13         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.238     3.955    
    SLICE_X62Y13         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.980    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.607    
                         clock arrival                          3.980    
  -------------------------------------------------------------------
                         relative delay                         0.627    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.632     4.101    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X62Y14         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.159 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.070     4.229    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X63Y14         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.036     4.317    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X63Y14         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.238     4.556    
    SLICE_X63Y14         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.618    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.229    
                         clock arrival                          4.618    
  -------------------------------------------------------------------
                         relative delay                        -0.389    



Id: 3
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_design_2_clk_wiz_0_0
                      clk_out1_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.839      2.161


Slack (MET) :             2.161ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    1.075ns
  Reference Relative Delay:  -0.167ns
  Relative CRPR:              0.590ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.839ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.033     4.314    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X62Y13         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.392 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.569     4.961    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X61Y13         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.631     4.100    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X61Y13         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.238     3.861    
    SLICE_X61Y13         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.886    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.961    
                         clock arrival                          3.886    
  -------------------------------------------------------------------
                         relative delay                         1.075    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.712     4.188    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X63Y12         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.247 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.105     4.352    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X62Y11         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.945     4.218    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X62Y11         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.238     4.457    
    SLICE_X62Y11         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.519    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.352    
                         clock arrival                          4.519    
  -------------------------------------------------------------------
                         relative delay                        -0.167    



Id: 4
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_design_2_clk_wiz_0_0
                      clk_out1_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.751      2.249


Slack (MET) :             2.249ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.921ns
  Reference Relative Delay:  -0.200ns
  Relative CRPR:              0.557ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.751ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.150     4.431    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X82Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.510 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.397     4.907    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X82Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.731     4.200    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X82Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.238     3.961    
    SLICE_X82Y1          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.986    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.907    
                         clock arrival                          3.986    
  -------------------------------------------------------------------
                         relative delay                         0.921    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.803     4.279    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X81Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y2          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.337 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.072     4.409    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X81Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.035     4.308    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X81Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.238     4.547    
    SLICE_X81Y2          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.609    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.409    
                         clock arrival                          4.609    
  -------------------------------------------------------------------
                         relative delay                        -0.200    



Id: 5
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_design_2_clk_wiz_0_0
                      clk_out2_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.766      2.234


Slack (MET) :             2.234ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.767ns
  Reference Relative Delay:  -0.369ns
  Relative CRPR:              0.557ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.766ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.035     4.308    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X81Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.387 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.445     4.832    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X81Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.803     4.279    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X81Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.238     4.040    
    SLICE_X81Y2          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.065    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.832    
                         clock arrival                          4.065    
  -------------------------------------------------------------------
                         relative delay                         0.767    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.731     4.200    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X82Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y1          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.258 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.105     4.363    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X82Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.150     4.431    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X82Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.238     4.670    
    SLICE_X82Y1          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.732    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.363    
                         clock arrival                          4.732    
  -------------------------------------------------------------------
                         relative delay                        -0.369    



Id: 6
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_design_2_clk_wiz_0_0
                      clk_out1_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.678      2.322


Slack (MET) :             2.322ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.860ns
  Reference Relative Delay:  -0.169ns
  Relative CRPR:              0.538ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.678ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.056     4.337    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X75Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.416 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.364     4.780    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X76Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.665     4.134    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X76Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.238     3.895    
    SLICE_X76Y2          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.920    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.780    
                         clock arrival                          3.920    
  -------------------------------------------------------------------
                         relative delay                         0.860    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.731     4.207    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X72Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y0          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.266 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.099     4.365    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X72Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.960     4.233    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X72Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.238     4.472    
    SLICE_X72Y0          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.534    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.365    
                         clock arrival                          4.534    
  -------------------------------------------------------------------
                         relative delay                        -0.169    



Id: 7
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_design_2_clk_wiz_0_0
                      clk_out2_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.832      2.168


Slack (MET) :             2.168ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.821ns
  Reference Relative Delay:  -0.362ns
  Relative CRPR:              0.538ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.832ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.983     4.256    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X75Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y1          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.335 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.489     4.824    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X76Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.741     4.217    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X76Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.238     3.978    
    SLICE_X76Y0          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.003    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.824    
                         clock arrival                          4.003    
  -------------------------------------------------------------------
                         relative delay                         0.821    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.659     4.128    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X73Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.186 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.079     4.265    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X73Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.045     4.326    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X73Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.238     4.565    
    SLICE_X73Y0          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.627    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.265    
                         clock arrival                          4.627    
  -------------------------------------------------------------------
                         relative delay                        -0.362    



Id: 8
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_design_2_clk_wiz_0_0
                      clk_out1_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.623      2.377


Slack (MET) :             2.377ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.808ns
  Reference Relative Delay:  -0.167ns
  Relative CRPR:              0.539ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.623ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.022     4.303    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X65Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.382 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.326     4.708    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X64Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.645     4.114    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X64Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism             -0.238     3.875    
    SLICE_X64Y0          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.900    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.708    
                         clock arrival                          3.900    
  -------------------------------------------------------------------
                         relative delay                         0.808    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.723     4.199    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X66Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.258 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.099     4.357    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X66Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.950     4.223    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X66Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.238     4.462    
    SLICE_X66Y1          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.524    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.357    
                         clock arrival                          4.524    
  -------------------------------------------------------------------
                         relative delay                        -0.167    



Id: 9
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_design_2_clk_wiz_0_0
                      clk_out2_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.651      2.349


Slack (MET) :             2.349ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.628ns
  Reference Relative Delay:  -0.375ns
  Relative CRPR:              0.538ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.651ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.962     4.235    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X65Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.314 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     4.613    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X65Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.723     4.199    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X65Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.238     3.960    
    SLICE_X65Y2          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.985    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.613    
                         clock arrival                          3.985    
  -------------------------------------------------------------------
                         relative delay                         0.628    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.647     4.116    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X66Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.174 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.068     4.242    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X66Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.035     4.316    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X66Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.238     4.555    
    SLICE_X66Y0          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.617    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.242    
                         clock arrival                          4.617    
  -------------------------------------------------------------------
                         relative delay                        -0.375    



Id: 10
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_design_2_clk_wiz_0_0
                      clk_out1_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.623      2.377


Slack (MET) :             2.377ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.784ns
  Reference Relative Delay:  -0.190ns
  Relative CRPR:              0.538ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.623ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.052     4.333    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X70Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y1          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.409 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.288     4.697    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X71Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.658     4.127    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X71Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism             -0.238     3.888    
    SLICE_X71Y1          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.913    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.697    
                         clock arrival                          3.913    
  -------------------------------------------------------------------
                         relative delay                         0.784    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.732     4.208    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X69Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.267 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.072     4.339    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X69Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.955     4.228    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X69Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.238     4.467    
    SLICE_X69Y0          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.529    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.339    
                         clock arrival                          4.529    
  -------------------------------------------------------------------
                         relative delay                        -0.190    



Id: 11
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_design_2_clk_wiz_0_0
                      clk_out2_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.586      2.414


Slack (MET) :             2.414ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.587ns
  Reference Relative Delay:  -0.350ns
  Relative CRPR:              0.538ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.586ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.978     4.251    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X70Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y2          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.330 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.251     4.581    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X69Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.732     4.208    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X69Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.238     3.969    
    SLICE_X69Y1          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.994    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.581    
                         clock arrival                          3.994    
  -------------------------------------------------------------------
                         relative delay                         0.587    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.654     4.123    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X72Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y2          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.181 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.095     4.276    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X72Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.044     4.325    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X72Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.238     4.564    
    SLICE_X72Y2          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.626    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.276    
                         clock arrival                          4.626    
  -------------------------------------------------------------------
                         relative delay                        -0.350    



Id: 12
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_design_2_clk_wiz_0_0
                      clk_out2_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.639      2.361


Slack (MET) :             2.361ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.687ns
  Reference Relative Delay:  -0.352ns
  Relative CRPR:              0.587ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.639ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.947     4.220    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X58Y7          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.298 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.363     4.661    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X61Y7          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.712     4.188    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X61Y7          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/C
                         clock pessimism             -0.238     3.949    
    SLICE_X61Y7          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.974    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           4.661    
                         clock arrival                          3.974    
  -------------------------------------------------------------------
                         relative delay                         0.687    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.619     4.088    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X59Y6          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.146 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.132     4.278    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X60Y6          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.048     4.329    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X60Y6          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.238     4.568    
    SLICE_X60Y6          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.630    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.278    
                         clock arrival                          4.630    
  -------------------------------------------------------------------
                         relative delay                        -0.352    



Id: 13
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_design_2_clk_wiz_0_0
                      clk_out1_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.525      2.475


Slack (MET) :             2.475ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.810ns
  Reference Relative Delay:  -0.166ns
  Relative CRPR:              0.638ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.525ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.016     4.297    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X58Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.376 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.311     4.687    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X58Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.622     4.091    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X58Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.238     3.852    
    SLICE_X58Y4          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.877    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.687    
                         clock arrival                          3.877    
  -------------------------------------------------------------------
                         relative delay                         0.810    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.699     4.175    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X59Y6          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.234 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     4.333    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X59Y6          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.925     4.198    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_clk
    SLICE_X59Y6          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.238     4.437    
    SLICE_X59Y6          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.499    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.333    
                         clock arrival                          4.499    
  -------------------------------------------------------------------
                         relative delay                        -0.166    



Id: 14
set_bus_skew -from [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]}]] -to [get_cells [list {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]} {design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]}]] 3.000
Requirement: 3.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_design_2_clk_wiz_0_0
                      clk_out2_design_2_clk_wiz_0_0
                                            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                                                                            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.732      2.268


Slack (MET) :             2.268ns  (requirement - actual skew)
  Endpoint Source:        design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Endpoint Destination:   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Reference Source:       design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0)
  Reference Destination:  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.000ns
  Endpoint Relative Delay:    0.717ns
  Reference Relative Delay:  -0.356ns
  Relative CRPR:              0.528ns
  Uncertainty:                0.187ns
  Actual Bus Skew:            0.732ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.871     4.144    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X49Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.222 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.405     4.627    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X52Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.648     4.124    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X52Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.238     3.885    
    SLICE_X52Y4          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.910    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.627    
                         clock arrival                          3.910    
  -------------------------------------------------------------------
                         relative delay                         0.717    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.572     4.041    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_clk
    SLICE_X53Y5          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.099 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.072     4.171    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X54Y5          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.945     4.226    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_clk
    SLICE_X54Y5          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.238     4.465    
    SLICE_X54Y5          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.527    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.171    
                         clock arrival                          4.527    
  -------------------------------------------------------------------
                         relative delay                        -0.356    



