<profile>

<section name = "Vitis HLS Report for 'load_tile_to_stream3'" level="0">
<item name = "Date">Tue Oct 28 00:04:31 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- InputTileHread">?, ?, 2 ~ 2939, -, -, ?, no</column>
<column name=" + InputTileWread">0, 2937, 11, -, -, 0 ~ 267, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 427, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 146, -</column>
<column name="Register">-, -, 224, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_1_fu_274_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln103_fu_244_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln104_2_fu_316_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln104_fu_250_p2">+, 0, 0, 17, 10, 4</column>
<column name="add_ln110_2_fu_413_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln110_fu_260_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln113_1_fu_473_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_fu_464_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln670_fu_200_p2">+, 0, 0, 16, 9, 5</column>
<column name="ix_fu_408_p2">+, 0, 0, 18, 11, 11</column>
<column name="iy_fu_311_p2">+, 0, 0, 18, 11, 11</column>
<column name="px_1_fu_398_p2">+, 0, 0, 16, 9, 1</column>
<column name="py_2_fu_301_p2">+, 0, 0, 16, 9, 1</column>
<column name="sub_ln113_fu_379_p2">-, 0, 0, 26, 19, 19</column>
<column name="icmp_ln103_fu_296_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln106_fu_341_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="icmp_ln109_fu_393_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln112_fu_434_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ix_1_fu_426_p3">select, 0, 0, 10, 1, 1</column>
<column name="iy_1_fu_329_p3">select, 0, 0, 10, 1, 1</column>
<column name="iy_2_fu_347_p3">select, 0, 0, 8, 1, 3</column>
<column name="select_ln112_fu_444_p3">select, 0, 0, 8, 1, 3</column>
<column name="th_eff_fu_224_p3">select, 0, 0, 8, 1, 8</column>
<column name="xor_ln670_fu_218_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_in_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_in_blk_n_R">9, 2, 1, 2</column>
<column name="h0_c6_blk_n">9, 2, 1, 2</column>
<column name="px_reg_189">9, 2, 9, 18</column>
<column name="py_fu_118">9, 2, 9, 18</column>
<column name="s_pix_i_blk_n">9, 2, 1, 2</column>
<column name="tw_eff_loc_i_c2_blk_n">9, 2, 1, 2</column>
<column name="w0_c4_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln103_1_reg_534">9, 0, 9, 0</column>
<column name="add_ln103_reg_514">9, 0, 9, 0</column>
<column name="add_ln104_reg_519">10, 0, 10, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="gmem_in_addr_read_reg_571">32, 0, 32, 0</column>
<column name="gmem_in_addr_reg_565">64, 0, 64, 0</column>
<column name="px_1_reg_560">9, 0, 9, 0</column>
<column name="px_reg_189">9, 0, 9, 0</column>
<column name="py_2_reg_547">9, 0, 9, 0</column>
<column name="py_fu_118">9, 0, 9, 0</column>
<column name="sext_ln103_reg_529">11, 0, 11, 0</column>
<column name="sext_ln104_reg_524">11, 0, 11, 0</column>
<column name="sext_ln109_reg_552">18, 0, 20, 2</column>
<column name="sext_ln110_reg_539">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_tile_to_stream3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_tile_to_stream3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_tile_to_stream3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_tile_to_stream3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load_tile_to_stream3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_tile_to_stream3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_tile_to_stream3, return value</column>
<column name="m_axi_gmem_in_AWVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLEN">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WDATA">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WSTRB">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WLAST">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLEN">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RDATA">in, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RLAST">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RFIFONUM">in, 9, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="input_ftmap">in, 64, ap_none, input_ftmap, scalar</column>
<column name="h0">in, 9, ap_none, h0, scalar</column>
<column name="w0">in, 8, ap_none, w0, scalar</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="s_pix_i_din">out, 32, ap_fifo, s_pix_i, pointer</column>
<column name="s_pix_i_num_data_valid">in, 10, ap_fifo, s_pix_i, pointer</column>
<column name="s_pix_i_fifo_cap">in, 10, ap_fifo, s_pix_i, pointer</column>
<column name="s_pix_i_full_n">in, 1, ap_fifo, s_pix_i, pointer</column>
<column name="s_pix_i_write">out, 1, ap_fifo, s_pix_i, pointer</column>
<column name="tw_eff_loc_i_c2_din">out, 8, ap_fifo, tw_eff_loc_i_c2, pointer</column>
<column name="tw_eff_loc_i_c2_num_data_valid">in, 2, ap_fifo, tw_eff_loc_i_c2, pointer</column>
<column name="tw_eff_loc_i_c2_fifo_cap">in, 2, ap_fifo, tw_eff_loc_i_c2, pointer</column>
<column name="tw_eff_loc_i_c2_full_n">in, 1, ap_fifo, tw_eff_loc_i_c2, pointer</column>
<column name="tw_eff_loc_i_c2_write">out, 1, ap_fifo, tw_eff_loc_i_c2, pointer</column>
<column name="w0_c4_din">out, 8, ap_fifo, w0_c4, pointer</column>
<column name="w0_c4_num_data_valid">in, 3, ap_fifo, w0_c4, pointer</column>
<column name="w0_c4_fifo_cap">in, 3, ap_fifo, w0_c4, pointer</column>
<column name="w0_c4_full_n">in, 1, ap_fifo, w0_c4, pointer</column>
<column name="w0_c4_write">out, 1, ap_fifo, w0_c4, pointer</column>
<column name="h0_c6_din">out, 9, ap_fifo, h0_c6, pointer</column>
<column name="h0_c6_num_data_valid">in, 2, ap_fifo, h0_c6, pointer</column>
<column name="h0_c6_fifo_cap">in, 2, ap_fifo, h0_c6, pointer</column>
<column name="h0_c6_full_n">in, 1, ap_fifo, h0_c6, pointer</column>
<column name="h0_c6_write">out, 1, ap_fifo, h0_c6, pointer</column>
</table>
</item>
</section>
</profile>
