
*** Running vivado
    with args -log design_1_UARTTOMEMWrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_UARTTOMEMWrapper_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_UARTTOMEMWrapper_0_0.tcl -notrace
Command: synth_design -top design_1_UARTTOMEMWrapper_0_0 -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -124 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15425 
WARNING: [Synth 8-2611] redeclaration of ansi port clock is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port reset is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port UART_DONE is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port enA is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port DONE_WRITING is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port UART_DATA is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port dataToA is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port addrA is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port weA is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.340 ; gain = 86.246 ; free physical = 20398 ; free virtual = 33668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_UARTTOMEMWrapper_0_0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_UARTTOMEMWrapper_0_0/synth/design_1_UARTTOMEMWrapper_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'UARTTOMEMWrapper' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:23]
WARNING: [Synth 8-387] label required on module instance [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:36]
INFO: [Synth 8-638] synthesizing module 'UARTTOMEM' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEM.sv:23]
ERROR: [Synth 8-660] unable to resolve 'WIDTH' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEM.sv:35]
ERROR: [Synth 8-285] failed synthesizing module 'UARTTOMEM' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEM.sv:23]
ERROR: [Synth 8-285] failed synthesizing module 'UARTTOMEMWrapper' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/UARTTOMEMWrapper.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_UARTTOMEMWrapper_0_0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_UARTTOMEMWrapper_0_0/synth/design_1_UARTTOMEMWrapper_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1412.590 ; gain = 111.496 ; free physical = 20369 ; free virtual = 33639
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 10 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 21:53:07 2018...
