// Seed: 412815262
module module_0 (
    output supply0 id_0[1 : -1],
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output wand id_5,
    input supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri id_9
);
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    output tri id_8,
    output tri1 id_9,
    input wand id_10,
    output uwire id_11,
    output tri1 id_12,
    output supply1 id_13
);
  wire id_15, id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_1,
      id_5,
      id_1,
      id_5,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_7 = 0;
endmodule
