#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 21 17:46:45 2019
# Process ID: 10020
# Current directory: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/synth_1
# Command line: vivado.exe -log RISCV_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_Top.tcl
# Log file: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/synth_1/RISCV_Top.vds
# Journal file: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISCV_Top.tcl -notrace
Command: synth_design -top RISCV_Top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 357.691 ; gain = 99.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_Top' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:38]
INFO: [Synth 8-3491] module 'RISCV_IF' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:18' bound to instance 'RISCV_IF_i' of component 'RISCV_IF' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RISCV_IF' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'RISCV_IF' (1#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd:27]
INFO: [Synth 8-3491] module 'RISCV_ID' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:18' bound to instance 'RISCV_ID_i' of component 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'RISCV_ID' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_ID' (2#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd:30]
INFO: [Synth 8-3491] module 'RISCV_EX' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:19' bound to instance 'RISCV_EX_i' of component 'RISCV_EX' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'RISCV_EX' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:106]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:172]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:182]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:184]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'RISCV_EX' (3#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd:33]
INFO: [Synth 8-3491] module 'RISCV_MEM' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:17' bound to instance 'RISCV_MEM_i' of component 'RISCV_MEM' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'RISCV_MEM' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:29]
WARNING: [Synth 8-614] signal 'rs2_data' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'RISCV_MEM' (4#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd:29]
INFO: [Synth 8-3491] module 'RISCV_WB' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:18' bound to instance 'RISCV_WB_i' of component 'RISCV_WB' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RISCV_WB' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'RISCV_WB' (5#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd:28]
INFO: [Synth 8-3491] module 'RISCV_RegBank' declared at 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:17' bound to instance 'RISCV_RegBank_i' of component 'RISCV_RegBank' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'RISCV_RegBank' [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:47]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:56]
WARNING: [Synth 8-614] signal 'reg_bank' is read in the process but is not in the sensitivity list [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'RISCV_RegBank' (6#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RISCV_Top' (7#1) [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/new/RISCV_Top.vhd:38]
WARNING: [Synth 8-3331] design RISCV_WB has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_WB has unconnected port opcode[0]
WARNING: [Synth 8-3331] design RISCV_MEM has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_MEM has unconnected port opcode[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[6]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 412.301 ; gain = 153.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 412.301 ; gain = 153.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 412.301 ; gain = 153.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/constrs_1/imports/Downloads/pynq-z2_v1.0.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 774.195 ; gain = 1.109
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 774.195 ; gain = 515.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 774.195 ; gain = 515.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 774.195 ; gain = 515.828
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_oe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmb_reg_bank_reg[1]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 774.195 ; gain = 515.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RISCV_IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module RISCV_ID 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module RISCV_EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module RISCV_MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module RISCV_WB 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module RISCV_RegBank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "RISCV_WB_i/wb_sel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port rs2_addr[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[6]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[4]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[3]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[2]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port f7[0]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[1]
WARNING: [Synth 8-3331] design RISCV_EX has unconnected port opcode[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:52 . Memory (MB): peak = 774.195 ; gain = 515.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:07 ; elapsed = 00:03:24 . Memory (MB): peak = 774.195 ; gain = 515.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:04:02 . Memory (MB): peak = 774.195 ; gain = 515.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:03 ; elapsed = 00:04:21 . Memory (MB): peak = 846.520 ; gain = 588.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:04:25 . Memory (MB): peak = 846.520 ; gain = 588.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:04:25 . Memory (MB): peak = 846.520 ; gain = 588.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:07 ; elapsed = 00:04:25 . Memory (MB): peak = 846.520 ; gain = 588.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:07 ; elapsed = 00:04:25 . Memory (MB): peak = 846.520 ; gain = 588.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 846.520 ; gain = 588.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 846.520 ; gain = 588.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |     3|
|4     |LUT2   |   105|
|5     |LUT3   |   106|
|6     |LUT4   |   177|
|7     |LUT5   |   171|
|8     |LUT6   |  1012|
|9     |MUXF7  |   256|
|10    |MUXF8  |    64|
|11    |FDCE   |  1024|
|12    |IBUF   |    64|
|13    |OBUF   |    98|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |  3123|
|2     |  RISCV_IF_i      |RISCV_IF      |   101|
|3     |  RISCV_RegBank_i |RISCV_RegBank |  2856|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 846.520 ; gain = 588.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:33 ; elapsed = 00:03:57 . Memory (MB): peak = 846.520 ; gain = 226.258
Synthesis Optimization Complete : Time (s): cpu = 00:04:08 ; elapsed = 00:04:26 . Memory (MB): peak = 846.520 ; gain = 588.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 426 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RISCV_Top' is not ideal for floorplanning, since the cellview 'RISCV_RegBank' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:14 ; elapsed = 00:04:35 . Memory (MB): peak = 846.520 ; gain = 601.027
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.runs/synth_1/RISCV_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_Top_utilization_synth.rpt -pb RISCV_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 846.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 17:51:35 2019...
