Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  2 11:27:07 2020
| Host         : DESKTOP-N4G9URI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clk_divider_control_sets_placed.rpt
| Design       : clk_divider
| Device       : xc7z007s
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+------------------+------------------+----------------+--------------+
|  p_24_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_8_out       |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_7_out       |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_14_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_4_out       |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_20_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_23_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_2_out       |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_21_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_6_out       |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_12_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_26_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_17_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_15_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_5_out       |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_19_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_0_in        |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_10_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_13_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_16_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_3_out       |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_22_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_18_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_25_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_9_out       |               | rst_IBUF         |                1 |              1 |         1.00 |
|  p_11_out      |               | rst_IBUF         |                1 |              1 |         1.00 |
+----------------+---------------+------------------+------------------+----------------+--------------+


