<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='320' type='78'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='319'>/// Generic conditional branch instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1244' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='251' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='332' u='r' c='_ZN4llvm16MachineIRBuilder11buildBrCondEjRNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1107' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp' l='375' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='150' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1134' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='158' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='437' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='237' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='55' u='r' c='_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='176' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='381' c='_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1412' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector16selectCondBranchERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='148' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo32bitEv'/>
