Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Feb 25 01:55:48 2024
| Host         : 0K running 64-bit major release  (build 9200)
| Command      : report_methodology -file Proyecto_TADSE_wrapper_methodology_drc_routed.rpt -rpx Proyecto_TADSE_wrapper_methodology_drc_routed.rpx
| Design       : Proyecto_TADSE_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-23 | Critical Warning | Combinatorial loop found                       | 1          |
| TIMING-6  | Warning          | No common primary clock between related clocks | 3          |
| TIMING-7  | Warning          | No common node between related clocks          | 3          |
| TIMING-16 | Warning          | Large setup violation                          | 9          |
| TIMING-20 | Warning          | Non-clocked latch                              | 2          |
| XDCB-1    | Warning          | Runtime intensive exceptions                   | 1          |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo_reg_i_1/I4 and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo_reg_i_1/O to disable the timing loop
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_Proyecto_TADSE_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_Proyecto_TADSE_clk_wiz_0_0]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out2_Proyecto_TADSE_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out2_Proyecto_TADSE_clk_wiz_0_0]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_out2_Proyecto_TADSE_clk_wiz_0_0 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_Proyecto_TADSE_clk_wiz_0_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_Proyecto_TADSE_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_Proyecto_TADSE_clk_wiz_0_0]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out2_Proyecto_TADSE_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out2_Proyecto_TADSE_clk_wiz_0_0]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks clk_out2_Proyecto_TADSE_clk_wiz_0_0 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_Proyecto_TADSE_clk_wiz_0_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[4]/C (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[1]/C (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[13]/C (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.647 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[11]/C (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.855 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[1]/C (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.085 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo/EP_reg[1]/C (clocked by clk_fpga_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Sincronizador_senial_en_contador_tiempo/Temp_reg[0]/D (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.481 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.440 ns between Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/EP_reg[3]/C (clocked by clk_out2_Proyecto_TADSE_clk_wiz_0_0) and Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/desbordamiento_signal_reg cannot be properly analyzed as its control pin Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/desbordamiento_signal_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/en_contador_tiempo_reg cannot be properly analyzed as its control pin Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/en_contador_tiempo_reg/G is not reached by a timing clock
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = expands to 1024 design objects. 
-to = expands to 1427 design objects. 
set_false_path -from [get_pins -leaf -of_objects [get_cells -hier *ram_clk_config* -filter is_sequential] -filter NAME=~*/C] -to [get_pins -leaf -of_o...
d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc (Line: 62)
Related violations: <none>


