
*** Running vivado
    with args -log hdmi_in_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_in_auto_pc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hdmi_in_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 344.977 ; gain = 82.430
INFO: [Synth 8-638] synthesizing module 'hdmi_in_auto_pc_0' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_0/synth/hdmi_in_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi3_conv' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b_downsizer' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b_downsizer' (1#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' (20#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' (21#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv' (22#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_w_axi3_conv' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_w_axi3_conv' (23#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv__parameterized0' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo__parameterized0' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen__parameterized0' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen__parameterized0' (23#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo__parameterized0' (23#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv__parameterized0' (23#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_r_axi3_conv' [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_r_axi3_conv' (24#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi3_conv' (25#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (26#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_auto_pc_0' (27#1) [c:/Users/Hamza/Downloads/hdmi-in_2017.2/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_auto_pc_0/synth/hdmi_in_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 469.914 ; gain = 207.367
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 469.914 ; gain = 207.367
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 698.984 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 698.984 ; gain = 436.438
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                        | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 698.984 ; gain = 436.438
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 698.984 ; gain = 436.438

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    20|
|3     |LUT2     |    51|
|4     |LUT3     |    51|
|5     |LUT4     |    73|
|6     |LUT5     |   156|
|7     |LUT6     |    82|
|8     |RAM32M   |     2|
|9     |RAM32X1D |     1|
|10    |FDCE     |    69|
|11    |FDPE     |    63|
|12    |FDRE     |   335|
|13    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 698.984 ; gain = 436.438
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 698.984 ; gain = 443.078

*** Running vivado
    with args -log  -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source 


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

open_project Vivado
ERROR: [Coretcl 2-155] Invalid project file name 'Vivado'. File must have a valid Vivado project extension (.xpr/.ppr).
INFO: [Common 17-206] Exiting Vivado at Wed Jan 16 11:47:35 2019...
