// Seed: 3938876725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout tri0 id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  supply0 [1  &  -1 : (  -1  ==  1  )] id_8;
  assign id_8 = -1;
  assign id_5 = -1'b0;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_19 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire _id_19;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_20,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_8 = 0;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout supply1 id_14;
  output wire id_13;
  input wire id_12;
  input logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output reg id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_6 = 1;
  end
  parameter id_25 = 1;
  wire [-1 : id_19] id_26;
  assign id_14 = id_25 - -1'b0;
  always while (id_11[(1)]) $signed(61);
  ;
endmodule
