
---------- Begin Simulation Statistics ----------
final_tick                               347380860500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173784                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685120                       # Number of bytes of host memory used
host_op_rate                                   320067                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   575.43                       # Real time elapsed on the host
host_tick_rate                              603693869                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.347381                       # Number of seconds simulated
sim_ticks                                347380860500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955952                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560995                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565649                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562121                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570359                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2726                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.947617                       # CPI: cycles per instruction
system.cpu.discardedOps                          4312                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895245                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086498                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169150                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       476190411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.143934                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        694761721                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       218571310                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5259870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2629791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2627601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5262029                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2627623                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627531                       # Transaction distribution
system.membus.trans_dist::CleanEvict              149                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7892060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7892060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673244288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673244288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632190                       # Request fanout histogram
system.membus.respLayer1.occupancy        24392857250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26280477000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5257113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2627898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631606                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           399                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7893469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7894267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673461760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673512832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5255220                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336324096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7887458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333150                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5259776     66.69%     66.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2627660     33.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7887458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7890176500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6579601492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   23                       # number of demand (read+write) hits
system.l2.demand_hits::total                       39                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data                  23                       # number of overall hits
system.l2.overall_hits::total                      39                       # number of overall hits
system.l2.demand_misses::.cpu.inst                383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631816                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               383                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631816                       # number of overall misses
system.l2.overall_misses::total               2632199                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32772500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 248521380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     248554153000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32772500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 248521380500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    248554153000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              399                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632238                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             399                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632238                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85567.885117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94429.618370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94428.328937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85567.885117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94429.618370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94428.328937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627532                       # number of writebacks
system.l2.writebacks::total                   2627532                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28878000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 222202764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 222231642000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28878000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 222202764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 222231642000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999982                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75596.858639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84429.701559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84428.419681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75596.858639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84429.701559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84428.419681                       # average overall mshr miss latency
system.l2.replacements                        5255220                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2629581                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2629581                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2629581                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2629581                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           84                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            84                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 248502663500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  248502663500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94430.041389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94430.041389                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 222186603500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 222186603500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84430.041389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84430.041389                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32772500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32772500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85567.885117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85567.885117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28878000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28878000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75596.858639                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75596.858639                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18717000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18717000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.901288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.901288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89128.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89128.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16160500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16160500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.866953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.866953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80002.475248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80002.475248                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4070.751908                       # Cycle average of tags in use
system.l2.tags.total_refs                     5261877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5259316                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000487                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2027.560787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.320552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2040.870569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.495010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.498259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993836                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2572                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47355076                       # Number of tag accesses
system.l2.tags.data_accesses                 47355076                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          48896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336871424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336920320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336323968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336323968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2627531                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2627531                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            140756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         969746645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             969887401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       140756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           140756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      968170692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            968170692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      968170692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           140756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        969746645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1938058093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5255062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000119205500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10284081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4926944                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627531                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328346                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 116106471750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26321900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            214813596750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22055.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40805.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4852797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4884525                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255062                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       782101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    860.812401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   761.758108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.815211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10086      1.29%      1.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50871      6.50%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22464      2.87%     10.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        41085      5.25%     15.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19658      2.51%     18.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26406      3.38%     21.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38558      4.93%     26.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32470      4.15%     30.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       540503     69.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       782101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.032141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.006439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.991174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        328361    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.086351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327755     99.81%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              607      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336920320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336322880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336920320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336323968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       969.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       968.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    969.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    968.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  347380640000                       # Total gap between requests
system.mem_ctrls.avgGap                      66045.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        48896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336871424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336322880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 140756.171568064834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 969746644.979595780373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 968167559.709294915199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5255062                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24149500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 214789447250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8357604916250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31609.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40806.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1590391.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2791897080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1483928490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18790809240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13713242760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27421548960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      83694930270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      62914309440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       210810666240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        606.857459                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 160677829500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11599640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 175103391000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2792318340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1484144805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18796863960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13718092140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27421548960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      83702229690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62908162560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       210823360455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.894001                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 160659359250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11599640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 175121861250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    347380860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31779980                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31779980                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31779980                       # number of overall hits
system.cpu.icache.overall_hits::total        31779980                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          399                       # number of overall misses
system.cpu.icache.overall_misses::total           399                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33984500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33984500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33984500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33984500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31780379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31780379                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31780379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31780379                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85174.185464                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85174.185464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85174.185464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85174.185464                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33585500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33585500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33585500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33585500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84174.185464                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84174.185464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84174.185464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84174.185464                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31779980                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31779980                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33984500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33984500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31780379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31780379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85174.185464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85174.185464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33585500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33585500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84174.185464                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84174.185464                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.890244                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31780379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               399                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79650.072682                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.890244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.165474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.165474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.194824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         127121915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        127121915                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81118639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118679                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262066                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262066                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262097                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262097                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 513998385000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 513998385000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 513998385000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 513998385000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060917                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060917                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 97679.957834                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 97679.957834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 97679.382383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 97679.382383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2629581                       # number of writebacks
system.cpu.dcache.writebacks::total           2629581                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631839                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 252467923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 252467923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 252469434000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 252469434000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95928.987382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95928.987382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95928.905226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95928.905226                       # average overall mshr miss latency
system.cpu.dcache.replacements                2629791                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19640000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19640000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82521.008403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82521.008403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17850000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17850000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83023.255814                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83023.255814                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 513978745000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 513978745000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97680.643495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97680.643495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630222                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630222                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631606                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631606                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 252450073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 252450073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95930.041769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95930.041769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.436620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.436620                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1510500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1510500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.139259                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.822078                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.139259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          685                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1286                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         348155215                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        348155215                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 347380860500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
