# mips-pipeline-sv
Work-in-progress RTL pipelined MIPS processor in SystemVerilog, targeting FPGA deployment on DE10-Lite.
Testing is done via ModelSim-Altera: Waveform analysis and testbenches for overall system and smaller modules/components. 
