// Seed: 2640822584
`define pp_2 0
`timescale 1 ps / 1ps `default_nettype `pp_2 `timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    output id_1
);
  assign id_1 = id_2;
  type_5(
      1 & 1, id_1, id_1 ^ id_0
  );
  logic id_3;
  logic id_4;
  assign id_1 = id_3;
endmodule
