<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Secured&#39;home: C:/Users/ESEO/Documents/secured-home-1/lib/hal/inc/stm32f1xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Secured&#39;home
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f396504afdc959660871b003fa10164d.html">Documents</a></li><li class="navelem"><a class="el" href="dir_3f5741b28a1c7b57c6422f03adeca286.html">secured-home-1</a></li><li class="navelem"><a class="el" href="dir_870c8f065f73069bcc75ade8ba58da5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_a74b99e91b565c0b5c9ce2c9ec9325d3.html">hal</a></li><li class="navelem"><a class="el" href="dir_d330cdf90111a977dbb316ecb1449a42.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f1xx_hal_rcc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f1xx__hal__def_8h_source.html">stm32f1xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f1xx__hal__rcc__ex_8h_source.html">stm32f1xx_hal_rcc_ex.h</a>&quot;</code><br />
</div>
<p><a href="stm32f1xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition.  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga09fff12a4e92f4da5980321b7f99b632" id="r_ga09fff12a4e92f4da5980321b7f99b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga09fff12a4e92f4da5980321b7f99b632">RCC_PLLSOURCE_HSI_DIV2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga09fff12a4e92f4da5980321b7f99b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7" id="r_ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9" id="r_ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_NONE</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f" id="r_ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_HSE</b>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23" id="r_gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_HSI</b>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba" id="r_ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_LSE</b>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2" id="r_ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_LSI</b>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97" id="r_ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db" id="r_gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704" id="r_ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>))</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77" id="r_ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a" id="r_gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767" id="r_gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>))</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665" id="r_ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5" id="r_ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0" id="r_ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_HSICALIBRATION_DEFAULT</b>&#160;&#160;&#160;0x10U         /* Default HSI calibration trimming value */</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a" id="r_gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6" id="r_ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3" id="r_gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903" id="r_ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91" id="r_gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e" id="r_ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9" id="r_gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4" id="r_gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0" id="r_gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095" id="r_gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c" id="r_ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7" id="r_ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd" id="r_ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64" id="r_ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d" id="r_ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494" id="r_ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3" id="r_gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f" id="r_ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad" id="r_ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51" id="r_ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14" id="r_ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8" id="r_ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2" id="r_ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d" id="r_gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc" id="r_ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169" id="r_ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083" id="r_ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3" id="r_gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d" id="r_ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce0b2f54d103340d8c3a218e86e295d" id="r_gacce0b2f54d103340d8c3a218e86e295d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacce0b2f54d103340d8c3a218e86e295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150" id="r_ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a></td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4" id="r_gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a></td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e022374ec3ceffa94e5bb6310c35c83" id="r_ga7e022374ec3ceffa94e5bb6310c35c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga7e022374ec3ceffa94e5bb6310c35c83">RCC_RTCCLKSOURCE_HSE_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a></td></tr>
<tr class="separator:ga7e022374ec3ceffa94e5bb6310c35c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b" id="r_ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bc2abe13f0d3e62a5f9aa381927eb3" id="r_gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>&#160;&#160;&#160;RCC_MCO1</td></tr>
<tr class="separator:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53" id="r_ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCODIV_1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94" id="r_ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>)</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d" id="r_gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>)</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f" id="r_ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>)</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866" id="r_gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>)</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9" id="r_ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>)</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3" id="r_ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)<a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>)</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216" id="r_ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos))</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c" id="r_ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_Pos))</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046" id="r_gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos))</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72" id="r_ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos))</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6" id="r_gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos))</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c" id="r_ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PORRSTF_Pos))</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52" id="r_gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos))</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f" id="r_gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos))</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7" id="r_gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos))</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920" id="r_ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_Pos))</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927" id="r_gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos))</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98" id="r_ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___peripheral___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ba92ddc3fa1efc4d840a19795b6888" id="r_ga93ba92ddc3fa1efc4d840a19795b6888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___peripheral___clock___enable___disable.html#ga93ba92ddc3fa1efc4d840a19795b6888">__HAL_RCC_SRAM_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga93ba92ddc3fa1efc4d840a19795b6888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a2870f308b7ccc5aba84d963484bac" id="r_ga17a2870f308b7ccc5aba84d963484bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___peripheral___clock___enable___disable.html#ga17a2870f308b7ccc5aba84d963484bac">__HAL_RCC_FLITF_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga17a2870f308b7ccc5aba84d963484bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222bac3ebfec517c93055ae065303da" id="r_ga5222bac3ebfec517c93055ae065303da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___peripheral___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">__HAL_RCC_CRC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5222bac3ebfec517c93055ae065303da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5" id="r_ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429ce8eecde9788d3daf85226b5c171b" id="r_ga429ce8eecde9788d3daf85226b5c171b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>))</td></tr>
<tr class="separator:ga429ce8eecde9788d3daf85226b5c171b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecbf76738d7f2b8deb65847614f7574" id="r_ga3ecbf76738d7f2b8deb65847614f7574"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>))</td></tr>
<tr class="separator:ga3ecbf76738d7f2b8deb65847614f7574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170a30954a78a81a8f9b381378e0c9af" id="r_ga170a30954a78a81a8f9b381378e0c9af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>))</td></tr>
<tr class="separator:ga170a30954a78a81a8f9b381378e0c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef" id="r_gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>)) != RESET)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6" id="r_gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>)) == RESET)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87efa23f18c79992ea64654c4d159f3b" id="r_ga87efa23f18c79992ea64654c4d159f3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>)) != RESET)</td></tr>
<tr class="separator:ga87efa23f18c79992ea64654c4d159f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b59a52419512fd34d2d87190bf39c8" id="r_ga44b59a52419512fd34d2d87190bf39c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>)) == RESET)</td></tr>
<tr class="separator:ga44b59a52419512fd34d2d87190bf39c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f5675d8f45c678b8a2f43fca8f991e" id="r_ga40f5675d8f45c678b8a2f43fca8f991e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>)) != RESET)</td></tr>
<tr class="separator:ga40f5675d8f45c678b8a2f43fca8f991e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab36991bb98be402aae3d70b0887658" id="r_gaeab36991bb98be402aae3d70b0887658"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>)) == RESET)</td></tr>
<tr class="separator:gaeab36991bb98be402aae3d70b0887658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1b25cbf589c1c47c1d069e4c803d56" id="r_ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>)) != RESET)</td></tr>
<tr class="separator:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2645916b9ee9bad8c724a719c621d9" id="r_ga3d2645916b9ee9bad8c724a719c621d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>)) == RESET)</td></tr>
<tr class="separator:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e895257faa38376b9cdfcd756909a43" id="r_ga2e895257faa38376b9cdfcd756909a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga2e895257faa38376b9cdfcd756909a43">__HAL_RCC_TIM2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga2e895257faa38376b9cdfcd756909a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62d32fdde03df10072d856515692c8d" id="r_gaf62d32fdde03df10072d856515692c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf62d32fdde03df10072d856515692c8d">__HAL_RCC_TIM3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf62d32fdde03df10072d856515692c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c13cc10b36c32d750be226d2fda3b2" id="r_gab0c13cc10b36c32d750be226d2fda3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">__HAL_RCC_WWDG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf50c7d2265d978fab8fbb68a518096d" id="r_gaaf50c7d2265d978fab8fbb68a518096d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaf50c7d2265d978fab8fbb68a518096d">__HAL_RCC_USART2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeae5b9e93721dd4e34274600996baeb" id="r_gaaeae5b9e93721dd4e34274600996baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">__HAL_RCC_I2C1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaeae5b9e93721dd4e34274600996baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffaa413a270a2a8311d54103372aa232" id="r_gaffaa413a270a2a8311d54103372aa232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaffaa413a270a2a8311d54103372aa232">__HAL_RCC_BKP_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaffaa413a270a2a8311d54103372aa232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7399cc977622172aeda52a86ceed92" id="r_ga6c7399cc977622172aeda52a86ceed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">__HAL_RCC_PWR_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6c7399cc977622172aeda52a86ceed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2def81b1df0e62cd322ab60b31ba59f" id="r_gad2def81b1df0e62cd322ab60b31ba59f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="separator:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb7035f007ec272b725e51018a36b23" id="r_ga9fb7035f007ec272b725e51018a36b23"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:ga9fb7035f007ec272b725e51018a36b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afa0a633cf2553743a494d97aa5b997" id="r_ga6afa0a633cf2553743a494d97aa5b997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga6afa0a633cf2553743a494d97aa5b997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc6c83fbebf8b4265ef9500aa04b04" id="r_ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a853eae72da96aad5379a6e939dd8" id="r_ga490a853eae72da96aad5379a6e939dd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga490a853eae72da96aad5379a6e939dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92487028f056da1dd56871832db91cf6" id="r_ga92487028f056da1dd56871832db91cf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKP_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>))</td></tr>
<tr class="separator:ga92487028f056da1dd56871832db91cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db86d2db2bad45732a742b6a91ea0b" id="r_gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee5016adb1c8b62a5bb05f055859de0" id="r_gadee5016adb1c8b62a5bb05f055859de0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>)) != RESET)</td></tr>
<tr class="separator:gadee5016adb1c8b62a5bb05f055859de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa75c78c8ef4cf85f30fb20d522054" id="r_gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>)) == RESET)</td></tr>
<tr class="separator:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6090239db6a8a6917b3f3accea15ed0" id="r_gaf6090239db6a8a6917b3f3accea15ed0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>)) != RESET)</td></tr>
<tr class="separator:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f8e043a42eaf534c1efa2477078c0a" id="r_ga50f8e043a42eaf534c1efa2477078c0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>)) == RESET)</td></tr>
<tr class="separator:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26aff2638d1e0613b0ce0530f0cd48" id="r_ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>)) != RESET)</td></tr>
<tr class="separator:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4e081c859ddccd4492343743bb245" id="r_ga21d4e081c859ddccd4492343743bb245"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>)) == RESET)</td></tr>
<tr class="separator:ga21d4e081c859ddccd4492343743bb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bbe0639658ed2cc56f8328b26373ea" id="r_gad3bbe0639658ed2cc56f8328b26373ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>)) != RESET)</td></tr>
<tr class="separator:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4b1f3e82831cdc7508d4c38312eab" id="r_ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>)) == RESET)</td></tr>
<tr class="separator:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e5654fd61b44dabe0546e524c906" id="r_ga7570e5654fd61b44dabe0546e524c906"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>)) != RESET)</td></tr>
<tr class="separator:ga7570e5654fd61b44dabe0546e524c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868ab331b4bb14a1d5cc55c9133e4de" id="r_ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>)) == RESET)</td></tr>
<tr class="separator:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec2fa9dccfe0e8e239b02303f2a56c4" id="r_gabec2fa9dccfe0e8e239b02303f2a56c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKP_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>)) != RESET)</td></tr>
<tr class="separator:gabec2fa9dccfe0e8e239b02303f2a56c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e91221fef5277d99489a232e0d6d6f" id="r_gaa6e91221fef5277d99489a232e0d6d6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKP_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>)) == RESET)</td></tr>
<tr class="separator:gaa6e91221fef5277d99489a232e0d6d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f4fd113303ed7322577ad023cf748" id="r_ga850f4fd113303ed7322577ad023cf748"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>)) != RESET)</td></tr>
<tr class="separator:ga850f4fd113303ed7322577ad023cf748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1019fdeb30eb4bcb23a0bea2278a94a2" id="r_ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>)) == RESET)</td></tr>
<tr class="separator:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045c3af72300d80014bbd1bdc9d40797" id="r_ga045c3af72300d80014bbd1bdc9d40797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga045c3af72300d80014bbd1bdc9d40797">__HAL_RCC_AFIO_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga045c3af72300d80014bbd1bdc9d40797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e" id="r_ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5" id="r_ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd" id="r_ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74340ce0f556e370aafc2b8ecdf2dd31" id="r_ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">__HAL_RCC_GPIOD_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28c08d39ba2ec206a131f0861d7c1a1" id="r_gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1">__HAL_RCC_ADC1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693d7300ed7134b60bb1a645e762358" id="r_gad693d7300ed7134b60bb1a645e762358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gad693d7300ed7134b60bb1a645e762358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856c7460aa481976644736c703c6702d" id="r_ga856c7460aa481976644736c703c6702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">__HAL_RCC_SPI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga856c7460aa481976644736c703c6702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932afe7cea6c567ad63e0f83308b9d3e" id="r_ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">__HAL_RCC_USART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e350288f38c91c0c4cdb38ffa84f5e" id="r_ga56e350288f38c91c0c4cdb38ffa84f5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AFIO_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>))</td></tr>
<tr class="separator:ga56e350288f38c91c0c4cdb38ffa84f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0" id="r_ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>))</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424" id="r_ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>))</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4" id="r_ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>))</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaefe364dafdc0c22353969595421422" id="r_gaeaefe364dafdc0c22353969595421422"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>))</td></tr>
<tr class="separator:gaeaefe364dafdc0c22353969595421422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a9e4852bac07d3d9cc6390a361302a" id="r_ga80a9e4852bac07d3d9cc6390a361302a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eacfb8ee244074ec63dae0b9f621c2" id="r_gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td></tr>
<tr class="separator:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccb5c6b63a60deb6463cbc629c10fe" id="r_gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0050944298552e9f02f56ec8634f5a6" id="r_gae0050944298552e9f02f56ec8634f5a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:gae0050944298552e9f02f56ec8634f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1991a9155c5dcc5c006fa7077075ed1" id="r_gaa1991a9155c5dcc5c006fa7077075ed1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AFIO_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>)) != RESET)</td></tr>
<tr class="separator:gaa1991a9155c5dcc5c006fa7077075ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3ea557d617246f51514913a6a273ff" id="r_ga2e3ea557d617246f51514913a6a273ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AFIO_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>)) == RESET)</td></tr>
<tr class="separator:ga2e3ea557d617246f51514913a6a273ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4" id="r_gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>)) != RESET)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd" id="r_ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>)) == RESET)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f" id="r_ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>)) != RESET)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb" id="r_ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>)) == RESET)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe" id="r_ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>)) != RESET)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81" id="r_ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>)) == RESET)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8a0e334d69163b25692f0450dc569a" id="r_ga7a8a0e334d69163b25692f0450dc569a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>)) != RESET)</td></tr>
<tr class="separator:ga7a8a0e334d69163b25692f0450dc569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c2b4166bbcf59a529cd3c5f8b93d76" id="r_ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>)) == RESET)</td></tr>
<tr class="separator:ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66eb89f7d856d9107e814efc751e8996" id="r_ga66eb89f7d856d9107e814efc751e8996"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>)) != RESET)</td></tr>
<tr class="separator:ga66eb89f7d856d9107e814efc751e8996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f006a3c1b75c06270f0ae5a2c3ed07" id="r_gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>)) == RESET)</td></tr>
<tr class="separator:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b7c3a381d791c4ee728e303935832a" id="r_gad2b7c3a381d791c4ee728e303935832a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)) != RESET)</td></tr>
<tr class="separator:gad2b7c3a381d791c4ee728e303935832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7116893adbb7fc144102af49de55350b" id="r_ga7116893adbb7fc144102af49de55350b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)) == RESET)</td></tr>
<tr class="separator:ga7116893adbb7fc144102af49de55350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1787d7cdf591c099b8d96848aee835e" id="r_gab1787d7cdf591c099b8d96848aee835e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)) != RESET)</td></tr>
<tr class="separator:gab1787d7cdf591c099b8d96848aee835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd506be27916f029d2214e88bc48f6df" id="r_gabd506be27916f029d2214e88bc48f6df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)) == RESET)</td></tr>
<tr class="separator:gabd506be27916f029d2214e88bc48f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd3cd20df76f885695fcdad1edce27" id="r_ga59bd3cd20df76f885695fcdad1edce27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) != RESET)</td></tr>
<tr class="separator:ga59bd3cd20df76f885695fcdad1edce27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9d59ac6062298a71eed0d6a4a9afd" id="r_ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) == RESET)</td></tr>
<tr class="separator:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7048eca1abd1be132027f5b79465" id="r_ga6f6e7048eca1abd1be132027f5b79465"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f6e7048eca1abd1be132027f5b79465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1010b7c4a9122449860babb341f01d7b" id="r_ga1010b7c4a9122449860babb341f01d7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:ga1010b7c4a9122449860babb341f01d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ff127f3c25bde58ee5c1f224e2dca4" id="r_ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60e74dcb0fdadafd6b4762aa81fc409" id="r_gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de80173ffa0e599baab0e76d562cc3" id="r_gab4de80173ffa0e599baab0e76d562cc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:gab4de80173ffa0e599baab0e76d562cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c171f88af86ca985db634ac9e3275" id="r_ga551c171f88af86ca985db634ac9e3275"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga551c171f88af86ca985db634ac9e3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570b0786a7446c63fd268cb0466f8af3" id="r_ga570b0786a7446c63fd268cb0466f8af3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKP_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</a>))</td></tr>
<tr class="separator:ga570b0786a7446c63fd268cb0466f8af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454341fae45fdfacfea2f45c07ce3e0" id="r_gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0742ab271ace3dbe1a4e83de3d017b" id="r_ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR = 0x00)</td></tr>
<tr class="separator:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1b3b45c95788edb29ccd2bf6994826" id="r_ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cf9c39217fff6ae9bce2285d9aff8c" id="r_ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fa37b173c2c1d9249389148f96e5f1" id="r_ga63fa37b173c2c1d9249389148f96e5f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baebf28a2739de5f3c5ef72519b9499" id="r_ga8baebf28a2739de5f3c5ef72519b9499"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9" id="r_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e15730f81926cd9c8b1c637465c1b77" id="r_ga7e15730f81926cd9c8b1c637465c1b77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKP_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</a>))</td></tr>
<tr class="separator:ga7e15730f81926cd9c8b1c637465c1b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a340d38d50e508243f48bbb47dd32" id="r_gaaa5a340d38d50e508243f48bbb47dd32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4" id="r_ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d0efbf1737e3528779cecbd0d80ebc" id="r_gac1d0efbf1737e3528779cecbd0d80ebc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AFIO_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</a>))</td></tr>
<tr class="separator:gac1d0efbf1737e3528779cecbd0d80ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79" id="r_gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</a>))</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf" id="r_ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</a>))</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0" id="r_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</a>))</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f7c49787fc94edeea74aa4218aeaf6" id="r_gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</a>))</td></tr>
<tr class="separator:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6176fa4f52de6ebf932d99a4d611634d" id="r_ga6176fa4f52de6ebf932d99a4d611634d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>))</td></tr>
<tr class="separator:ga6176fa4f52de6ebf932d99a4d611634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423d6a52fa42423119844e4a7d68c7b" id="r_gac423d6a52fa42423119844e4a7d68c7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:gac423d6a52fa42423119844e4a7d68c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e6bc588fa1d5ce3928d2fd2a3156a4" id="r_ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db01cf30bf3c5c7fc0b42220f4c70ad" id="r_ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece" id="r_gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR = 0x00)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8441a89288e723bf87077b358ec224" id="r_ga7b8441a89288e723bf87077b358ec224"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AFIO_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</a>))</td></tr>
<tr class="separator:ga7b8441a89288e723bf87077b358ec224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3" id="r_gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</a>))</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686" id="r_gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</a>))</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736" id="r_ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</a>))</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fbf71f71ea27ffa38e7283b6dce03d" id="r_ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</a>))</td></tr>
<tr class="separator:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681299b233339aa39a30fa5589cac5bc" id="r_ga681299b233339aa39a30fa5589cac5bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>))</td></tr>
<tr class="separator:ga681299b233339aa39a30fa5589cac5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1857f223177c9548ce1bae9753e0a7b4" id="r_ga1857f223177c9548ce1bae9753e0a7b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b4bc8c8a9146529a175c45eecf25e5" id="r_gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243061674e38d05d222697046d43813a" id="r_ga243061674e38d05d222697046d43813a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga243061674e38d05d222697046d43813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42" id="r_gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_CR_HSION_BB = ENABLE)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031" id="r_ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_HSI_DISABLE</b>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_CR_HSION_BB = DISABLE)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36991d340af7ad14b79f204c748b0e3e" id="r_ga36991d340af7ad14b79f204c748b0e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(_HSICALIBRATIONVALUE_)&#160;&#160;&#160;          (MODIFY_REG(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>, (<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(_HSICALIBRATIONVALUE_) &lt;&lt; RCC_CR_HSITRIM_Pos))</td></tr>
<tr class="memdesc:ga36991d340af7ad14b79f204c748b0e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <br /></td></tr>
<tr class="separator:ga36991d340af7ad14b79f204c748b0e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b" id="r_ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_CSR_LSION_BB = ENABLE)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the Internal Low Speed oscillator (LSI).  <br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181" id="r_ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_CSR_LSION_BB = DISABLE)</td></tr>
<tr class="memdesc:ga4f96095bb4acda60b7f66d5d927da181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal Low Speed oscillator (LSI).  <br /></td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b" id="r_gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b" id="r_ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696" id="r_gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_CR_PLLON_BB = ENABLE)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the main PLL.  <br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab" id="r_ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_CR_PLLON_BB = DISABLE)</td></tr>
<tr class="memdesc:ga718a6afcb1492cc2796be78445a7d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the main PLL.  <br /></td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff34131a73367bbf345984ea5fdecca" id="r_gadff34131a73367bbf345984ea5fdecca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gadff34131a73367bbf345984ea5fdecca">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__,  __PLLMUL__)&#160;&#160;&#160;          MODIFY_REG(RCC-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))</td></tr>
<tr class="memdesc:gadff34131a73367bbf345984ea5fdecca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source and multiplication factors.  <br /></td></tr>
<tr class="separator:gadff34131a73367bbf345984ea5fdecca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53" id="r_ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>)))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get oscillator clock selected as PLL input clock.  <br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29be28740b3d480e83efbc2e695c1b8" id="r_gaa29be28740b3d480e83efbc2e695c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a>(__SYSCLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:gaa29be28740b3d480e83efbc2e695c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <br /></td></tr>
<tr class="separator:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2" id="r_gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(RCC-&gt;CFGR,<a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e" id="r_ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;                 MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>, (__MCOCLKSOURCE__))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO clock.  <br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6c4c7e951bfd007d26988fbfe6eaa4" id="r_ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a>(__RTC_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, (__RTC_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RTC clock (RTCCLK).  <br /></td></tr>
<tr class="separator:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44" id="r_gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f" id="r_gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_BDCR_RTCEN_BB = ENABLE)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the the RTC clock.  <br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855" id="r_gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_BDCR_RTCEN_BB = DISABLE)</td></tr>
<tr class="memdesc:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the the RTC clock.  <br /></td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0" id="r_ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_BDCR_BDRST_BB = ENABLE)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to force the Backup domain reset.  <br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321" id="r_ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BACKUPRESET_RELEASE</b>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) RCC_BDCR_BDRST_BB = DISABLE)</td></tr>
<tr class="memdesc:ga14f32622c65f4ae239ba8cb00d510321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to release the Backup domain reset. <br /></td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405" id="r_ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt.  <br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50" id="r_gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) RCC_CIR_BYTE1_ADDRESS &amp;= (<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(~(__INTERRUPT__)))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt.  <br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139" id="r_ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits.  <br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d" id="r_ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0" id="r_gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CLEAR_RESET_FLAGS</b>()&#160;&#160;&#160;(*(__IO <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)RCC_CSR_RMVF_BB = ENABLE)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST. <br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449" id="r_gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)</td></tr>
<tr class="memdesc:gae2d7d461630562bf2a2ddb31b1f96449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <br /></td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1" id="r_gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_DBP_TIMEOUT_VALUE</b>&#160;&#160;&#160;100U    /* 100 ms */</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7" id="r_gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSE_TIMEOUT_VALUE</b>&#160;&#160;&#160;<a class="el" href="stm32f1xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3caadc0f23d394d1033aba55d31fcdc" id="r_gab3caadc0f23d394d1033aba55d31fcdc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLOCKSWITCH_TIMEOUT_VALUE</b>&#160;&#160;&#160;5000    /* 5 s    */</td></tr>
<tr class="separator:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cd4ed24fa948844e1a40b12c450f32" id="r_gac0cd4ed24fa948844e1a40b12c450f32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HSE_TIMEOUT_VALUE</b>&#160;&#160;&#160;<a class="el" href="stm32f1xx__hal__conf_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e56670dcbbe9dbc3a8971b36bbec58" id="r_gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HSI_TIMEOUT_VALUE</b>&#160;&#160;&#160;2U      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr class="separator:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52c7f624c88b0c82ab41b9dbd2b347f" id="r_gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSI_TIMEOUT_VALUE</b>&#160;&#160;&#160;2U      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr class="separator:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54d8ad9b3511329efee38b3ad0665de" id="r_gad54d8ad9b3511329efee38b3ad0665de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLL_TIMEOUT_VALUE</b>&#160;&#160;&#160;2U      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr class="separator:gad54d8ad9b3511329efee38b3ad0665de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1" id="r_ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OFFSET</b>&#160;&#160;&#160;(RCC_BASE - <a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c" id="r_ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_OFFSET</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a" id="r_gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_OFFSET</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace77000e86938c6253dc08e8c17e891a" id="r_gace77000e86938c6253dc08e8c17e891a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_OFFSET</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:gace77000e86938c6253dc08e8c17e891a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf234fe5d9628a3f0769721e76f83c566" id="r_gaf234fe5d9628a3f0769721e76f83c566"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_OFFSET</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:gaf234fe5d9628a3f0769721e76f83c566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63141585a221eed1fd009eb80e406619" id="r_ga63141585a221eed1fd009eb80e406619"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_OFFSET</b>&#160;&#160;&#160;0x24U</td></tr>
<tr class="separator:ga63141585a221eed1fd009eb80e406619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda2a01fba2f4f6b28d6533aef2f2396" id="r_gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_CR_OFFSET)</td></tr>
<tr class="separator:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4bdac027bca99768bdbdd4bd794abc" id="r_gaff4bdac027bca99768bdbdd4bd794abc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_CFGR_OFFSET)</td></tr>
<tr class="separator:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae509d1d4d3915d2d95b0c141e09a8fd2" id="r_gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_CIR_OFFSET)</td></tr>
<tr class="separator:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc42f75899d92ca31a9ca30609ac43a" id="r_ga3dc42f75899d92ca31a9ca30609ac43a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_BDCR_OFFSET)</td></tr>
<tr class="separator:ga3dc42f75899d92ca31a9ca30609ac43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07932326df75b09ed7c43233a7c6666" id="r_gad07932326df75b09ed7c43233a7c6666"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_CSR_OFFSET)</td></tr>
<tr class="separator:gad07932326df75b09ed7c43233a7c6666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf60daa74224ea82d3df7e08d4533f1" id="r_ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_HSION_BIT_NUMBER</b>&#160;&#160;&#160;RCC_CR_HSION_Pos</td></tr>
<tr class="separator:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7" id="r_gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9092b285e421195958ef49d9396b321" id="r_gaa9092b285e421195958ef49d9396b321"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_HSEON_BIT_NUMBER</b>&#160;&#160;&#160;RCC_CR_HSEON_Pos</td></tr>
<tr class="separator:gaa9092b285e421195958ef49d9396b321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefdd36d54615fa5771dccb9985ec3b6" id="r_gabefdd36d54615fa5771dccb9985ec3b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gabefdd36d54615fa5771dccb9985ec3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a1695db870d271a9e79bf0272ec8b6" id="r_gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSSON_BIT_NUMBER</b>&#160;&#160;&#160;RCC_CR_CSSON_Pos</td></tr>
<tr class="separator:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c353c62ad303e661e99f20dcc6d1f0" id="r_ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4c77e51cc821b9645cb7874bf5861b" id="r_gaed4c77e51cc821b9645cb7874bf5861b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLON_BIT_NUMBER</b>&#160;&#160;&#160;RCC_CR_PLLON_Pos</td></tr>
<tr class="separator:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0a8f171b66cc0d767716ba23ad3c6f" id="r_ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ffeb20561aa8395fe5327807b5709" id="r_ga577ffeb20561aa8395fe5327807b5709"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSION_BIT_NUMBER</b>&#160;&#160;&#160;RCC_CSR_LSION_Pos</td></tr>
<tr class="separator:ga577ffeb20561aa8395fe5327807b5709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34a2d63deae3efc65e66f8fb3c26dae" id="r_gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd8836230fcbaf491e9713233690611" id="r_ga6cd8836230fcbaf491e9713233690611"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_RMVF_BIT_NUMBER</b>&#160;&#160;&#160;RCC_CSR_RMVF_Pos</td></tr>
<tr class="separator:ga6cd8836230fcbaf491e9713233690611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8ee2c5fa801d0b72ae230578dd77b" id="r_ga40f8ee2c5fa801d0b72ae230578dd77b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga40f8ee2c5fa801d0b72ae230578dd77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e388a406aa93969e2713dd2e0d43e7" id="r_ga16e388a406aa93969e2713dd2e0d43e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSEON_BIT_NUMBER</b>&#160;&#160;&#160;RCC_BDCR_LSEON_Pos</td></tr>
<tr class="separator:ga16e388a406aa93969e2713dd2e0d43e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dc69c1e125aaaba41c6e2f9e2121be" id="r_gaf8dc69c1e125aaaba41c6e2f9e2121be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEON_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gaf8dc69c1e125aaaba41c6e2f9e2121be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099cfa567c89f8643f7671d84ba18a7b" id="r_ga099cfa567c89f8643f7671d84ba18a7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSEBYP_BIT_NUMBER</b>&#160;&#160;&#160;RCC_BDCR_LSEBYP_Pos</td></tr>
<tr class="separator:ga099cfa567c89f8643f7671d84ba18a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47f797e830f0ed3209a792cf96bf8fc" id="r_gaf47f797e830f0ed3209a792cf96bf8fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEBYP_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gaf47f797e830f0ed3209a792cf96bf8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4074d20c157f0892c6effb8bf22c8d7" id="r_gac4074d20c157f0892c6effb8bf22c8d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_RTCEN_BIT_NUMBER</b>&#160;&#160;&#160;RCC_BDCR_RTCEN_Pos</td></tr>
<tr class="separator:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583ba8653153b48a06473d0a331f781d" id="r_ga583ba8653153b48a06473d0a331f781d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCEN_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga583ba8653153b48a06473d0a331f781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b0f7a13e733453c7efcd66a6ee251d" id="r_ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDRST_BIT_NUMBER</b>&#160;&#160;&#160;RCC_BDCR_BDRST_Pos</td></tr>
<tr class="separator:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5805d3c5b9ad3ebc13e030e5fdd86c" id="r_ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_BDRST_BB</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da336203f39dd57462e7f331271f699" id="r_ga1da336203f39dd57462e7f331271f699"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_BYTE2_ADDRESS</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</td></tr>
<tr class="separator:ga1da336203f39dd57462e7f331271f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f80d22ba3506a43accbeb9ceb31f51" id="r_ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_BYTE1_ADDRESS</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</td></tr>
<tr class="separator:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1387fb2dfadb830eb83ab2772c8d2294" id="r_ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_BYTE2_ADDRESS</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</td></tr>
<tr class="separator:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56feb1abcd35b22427fa55164c585afa" id="r_ga56feb1abcd35b22427fa55164c585afa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_REG_INDEX</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)1)</td></tr>
<tr class="separator:ga56feb1abcd35b22427fa55164c585afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114b3e5b2a2cdb5d85f65511fe085a6d" id="r_ga114b3e5b2a2cdb5d85f65511fe085a6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BDCR_REG_INDEX</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)2)</td></tr>
<tr class="separator:ga114b3e5b2a2cdb5d85f65511fe085a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9507f2d9ee5d477b11363b052cd07c8" id="r_gab9507f2d9ee5d477b11363b052cd07c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_REG_INDEX</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)3)</td></tr>
<tr class="separator:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82" id="r_ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_FLAG_MASK</b>&#160;&#160;&#160;((<a class="el" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)0x1F)</td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524cb83b267a1cac3c64843d79d43e77" id="r_ga524cb83b267a1cac3c64843d79d43e77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_CLK_DISABLE</b>&#160;&#160;&#160;__HAL_RCC_AFIO_CLK_DISABLE</td></tr>
<tr class="separator:ga524cb83b267a1cac3c64843d79d43e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e50d7ed8e42180bf3096dc1eafa72f2" id="r_ga1e50d7ed8e42180bf3096dc1eafa72f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_CLK_ENABLE</b>&#160;&#160;&#160;__HAL_RCC_AFIO_CLK_ENABLE</td></tr>
<tr class="separator:ga1e50d7ed8e42180bf3096dc1eafa72f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463cabb3db996d551bd0d43a70dd6089" id="r_ga463cabb3db996d551bd0d43a70dd6089"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_FORCE_RESET</b>&#160;&#160;&#160;__HAL_RCC_AFIO_FORCE_RESET</td></tr>
<tr class="separator:ga463cabb3db996d551bd0d43a70dd6089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eaf6d564e3273977b23f9519747f0bf" id="r_ga9eaf6d564e3273977b23f9519747f0bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_RELEASE_RESET</b>&#160;&#160;&#160;__HAL_RCC_AFIO_RELEASE_RESET</td></tr>
<tr class="separator:ga9eaf6d564e3273977b23f9519747f0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13202f72c93b28705bd35aab3cbd951f" id="r_ga13202f72c93b28705bd35aab3cbd951f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga13202f72c93b28705bd35aab3cbd951f">IS_RCC_PLLSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga13202f72c93b28705bd35aab3cbd951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68584e3b585c1c1770d504a030d0dd34" id="r_ga68584e3b585c1c1770d504a030d0dd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga68584e3b585c1c1770d504a030d0dd34">IS_RCC_OSCILLATORTYPE</a>(__OSCILLATOR__)</td></tr>
<tr class="separator:ga68584e3b585c1c1770d504a030d0dd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9bb7f31e4cd8436a41ae33c8908226" id="r_ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">IS_RCC_HSE</a>(__HSE__)</td></tr>
<tr class="separator:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c766af016cdc1d63f1ed64c5082737c" id="r_ga6c766af016cdc1d63f1ed64c5082737c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga6c766af016cdc1d63f1ed64c5082737c">IS_RCC_LSE</a>(__LSE__)</td></tr>
<tr class="separator:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f351a740560f6b51cdc4b7051606e" id="r_ga230f351a740560f6b51cdc4b7051606e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_HSI</b>(__HSI__)&#160;&#160;&#160;(((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga230f351a740560f6b51cdc4b7051606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0811e1266f1690c9f967df0129cb9d66" id="r_ga0811e1266f1690c9f967df0129cb9d66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CALIBRATION_VALUE</b>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 0x1FU)</td></tr>
<tr class="separator:ga0811e1266f1690c9f967df0129cb9d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2961f77a4ee7870f36d9f7f6729a0608" id="r_ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_LSI</b>(__LSI__)&#160;&#160;&#160;(((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8a1f3a151c3011e915df4da312dd73" id="r_ga4e8a1f3a151c3011e915df4da312dd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga4e8a1f3a151c3011e915df4da312dd73">IS_RCC_PLL</a>(__PLL__)</td></tr>
<tr class="separator:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf7abbab300ed340b88d5f665910707" id="r_gaedf7abbab300ed340b88d5f665910707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a>(CLK)</td></tr>
<tr class="separator:gaedf7abbab300ed340b88d5f665910707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc6fce00c2191e691fb2b17dd176d65" id="r_ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">IS_RCC_SYSCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09fa77206ca9cb1952b7d0ae49c8f4c" id="r_gae09fa77206ca9cb1952b7d0ae49c8f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gae09fa77206ca9cb1952b7d0ae49c8f4c">IS_RCC_SYSCLKSOURCE_STATUS</a>(__SOURCE__)</td></tr>
<tr class="separator:gae09fa77206ca9cb1952b7d0ae49c8f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3" id="r_ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">IS_RCC_HCLK</a>(__HCLK__)</td></tr>
<tr class="separator:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378b8fcc2e64326f6f98b30cb3fc22d9" id="r_ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">IS_RCC_PCLK</a>(__PCLK__)</td></tr>
<tr class="separator:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa7b8751b8f868f0f1dd55b6efced65" id="r_ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MCO</b>(__MCO__)&#160;&#160;&#160;((__MCO__) == <a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>)</td></tr>
<tr class="separator:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab281379d2f6361a20a082259be63af0f" id="r_gab281379d2f6361a20a082259be63af0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MCODIV</b>(__DIV__)&#160;&#160;&#160;(((__DIV__) == RCC_MCODIV_1))</td></tr>
<tr class="separator:gab281379d2f6361a20a082259be63af0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d98013cd9a28e8b1544adf931e7b3" id="r_gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">IS_RCC_RTCCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga064f7d9878ecdc1d4852cba2b9e6a52e" id="r_ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_DeInit</b> (void)</td></tr>
<tr class="separator:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b" id="r_ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_OscConfig</b> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3" id="r_gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32f1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_ClockConfig</b> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c" id="r_ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_MCOConfig</b> (<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCOx, <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCOSource, <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea" id="r_gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_EnableCSS</b> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb" id="r_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_DisableCSS</b> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8" id="r_ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetSysClockFreq</b> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d" id="r_ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetHCLKFreq</b> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599" id="r_gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetPCLK1Freq</b> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1" id="r_gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetPCLK2Freq</b> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36" id="r_gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetOscConfig</b> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323" id="r_gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetClockConfig</b> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, <a class="el" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195" id="r_ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_NMI_IRQHandler</b> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05b9157de5a48617bd06eb6aafa68aa" id="r_gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_CSSCallback</b> (void)</td></tr>
<tr class="separator:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
