// Seed: 451820037
`define pp_3 0
module module_0 (
    output id_0,
    output id_1,
    input logic id_2
);
  assign id_0[1] = id_2;
  type_4(
      id_2, !1, 1
  );
endmodule
