# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../system.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../system.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../system.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../system.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "D:/BaiduNetdiskDownload/vivado2018.3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../system.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../system.srcs/sources_1/ip/ram_32x256/sim/ram_32x256.v" \
"../../../../system.srcs/sources_1/ip/n_ram7x365/sim/n_ram7x365.v" \
"../../../../system.srcs/sources_1/ip/c_ram8x365/sim/c_ram8x365.v" \
"../../../../system.srcs/sources_1/ip/b_ram9x365/sim/b_ram9x365.v" \
"../../../../system.srcs/sources_1/ip/a_ram13x365/sim/a_ram13x365.v" \
"../../../../system.srcs/sources_1/imports/src/DataRamIn.v" \
"../../../../system.srcs/sources_1/imports/src/DataRamOut.v" \
"../../../../system.srcs/sources_1/imports/src/GetNextSample.v" \
"../../../../system.srcs/sources_1/imports/src/GolombCoding.v" \
"../../../../system.srcs/sources_1/imports/src/RegularModeProcessing.v" \
"../../../../system.srcs/sources_1/imports/src/RunModeProcessing.v" \
"../../../../system.srcs/sources_1/new/encoder_top.v" \
"../../../../system.srcs/sources_1/imports/src/jpegls_encoder.v" \
"../../../../system.srcs/sources_1/imports/src/stream_concat.v" \
"../../../../system.srcs/sim_1/new/tb_jpegls_encoder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
