[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile
[Configurations]
compile=work
[Library]
test1=.\test1\test1.lib
work=.\work\work.lib
[Settings]
AccessRead=1
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=0
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
PriorityLibNames=pmi_work
LibNames=ovi_machxo3l
[LocalVhdlSets]
CompileWithDebug=0
[$LibMap$]
test1=.
work=.
[LocalVerilogDirs]
Count=0
[DefineMacro]
Global=
[Files]
/..\..\..\..\..\testbench\verilog\top_test_bench.v=-1
/..\..\..\..\..\source\vhdl\i2c_ss_blk.vhd=-1
/..\..\..\..\..\source\vhdl\i2c_int_blk.vhd=-1
/..\..\..\..\..\source\vhdl\i2c_arb_blk.vhd=-1
/..\..\..\..\..\source\vhdl\i2c_cnt_blk.vhd=-1
/..\..\..\..\..\source\vhdl\i2c_clk_blk.vhd=-1
/..\..\..\..\..\source\vhdl\i2c_synch_blk.vhd=-1
/..\..\..\..\..\source\vhdl\i2c_main_blk.vhd=-1
/..\..\..\..\..\source\vhdl\i2c_mpu_blk.vhd=-1
/..\..\..\..\..\source\verilog\i2c_top.v=-1
/..\..\..\..\..\testbench\verilog\i2c_slave.vhd=-1
/..\..\..\..\..\testbench\verilog\ack_gen.vhd=-1
/..\..\..\..\..\testbench\verilog\top_test_bench_4k.vhd=-1
/..\..\..\..\..\testbench\verilog\clk_reset.vhd=-1
/..\..\..\..\..\testbench\verilog\top_test_bench.vhd=-1
/..\..\..\..\..\testbench\verilog\pullup.vhd=-1
/..\..\..\..\..\testbench\verilog\up_model.vhd=-1
[Files.Data]
.\..\..\..\..\testbench\verilog\top_test_bench.v=Verilog Source Code
.\..\..\..\..\source\vhdl\i2c_ss_blk.vhd=VHDL Source Code
.\..\..\..\..\source\vhdl\i2c_int_blk.vhd=VHDL Source Code
.\..\..\..\..\source\vhdl\i2c_arb_blk.vhd=VHDL Source Code
.\..\..\..\..\source\vhdl\i2c_cnt_blk.vhd=VHDL Source Code
.\..\..\..\..\source\vhdl\i2c_clk_blk.vhd=VHDL Source Code
.\..\..\..\..\source\vhdl\i2c_synch_blk.vhd=VHDL Source Code
.\..\..\..\..\source\vhdl\i2c_main_blk.vhd=VHDL Source Code
.\..\..\..\..\source\vhdl\i2c_mpu_blk.vhd=VHDL Source Code
.\..\..\..\..\source\verilog\i2c_top.v=Verilog Source Code
.\..\..\..\..\testbench\verilog\i2c_slave.vhd=VHDL Source Code
.\..\..\..\..\testbench\verilog\ack_gen.vhd=VHDL Source Code
.\..\..\..\..\testbench\verilog\top_test_bench_4k.vhd=VHDL Source Code
.\..\..\..\..\testbench\verilog\clk_reset.vhd=VHDL Source Code
.\..\..\..\..\testbench\verilog\top_test_bench.vhd=VHDL Source Code
.\..\..\..\..\testbench\verilog\pullup.vhd=VHDL Source Code
.\..\..\..\..\testbench\verilog\up_model.vhd=VHDL Source Code
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=top_test_bench|behave|0 
ShowHide=ShowTopLevel
Selected=
