Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: frogger.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "frogger.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "frogger"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : frogger
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/hvsync_generator.v" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" into library work
Parsing module <frogger>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <frogger>.

Elaborating module <BUF>.
WARNING:HDLCompiler:1127 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 50: Assignment to button_clk ignored, since the identifier is never used

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/hvsync_generator.v" Line 34: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/hvsync_generator.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 79: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 81: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 83: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 85: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 95: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 104: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 113: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:634 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 145: Net <p2_score[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 146: Net <p1_score[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v" Line 147: Net <state[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <frogger>.
    Related source file is "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/frogger.v".
WARNING:Xst:653 - Signal <p2_score> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_score> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <state> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 28-bit register for signal <DIV_CLK>.
    Found 10-bit register for signal <position>.
    Found 10-bit register for signal <h_position>.
    Found 10-bit register for signal <cnt>.
    Found 10-bit register for signal <cnt2>.
    Found 10-bit register for signal <cnt3>.
    Found 1-bit register for signal <vga_r>.
    Found 1-bit register for signal <vga_g>.
    Found 1-bit register for signal <vga_b>.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_34_OUT> created at line 116.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_38_OUT> created at line 116.
    Found 28-bit adder for signal <DIV_CLK[27]_GND_1_o_add_0_OUT> created at line 47.
    Found 10-bit adder for signal <position[9]_GND_1_o_add_4_OUT> created at line 79.
    Found 10-bit adder for signal <h_position[9]_GND_1_o_add_6_OUT> created at line 83.
    Found 10-bit adder for signal <cnt[9]_GND_1_o_add_20_OUT> created at line 95.
    Found 10-bit adder for signal <cnt2[9]_GND_1_o_add_25_OUT> created at line 104.
    Found 10-bit adder for signal <cnt3[9]_GND_1_o_add_30_OUT> created at line 113.
    Found 11-bit adder for signal <n0169> created at line 116.
    Found 11-bit adder for signal <n0174> created at line 116.
    Found 11-bit adder for signal <n0176> created at line 118.
    Found 11-bit adder for signal <n0178> created at line 119.
    Found 11-bit adder for signal <n0180> created at line 120.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_6_OUT<9:0>> created at line 81.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_8_OUT<9:0>> created at line 85.
    Found 16x7-bit Read Only RAM for signal <SSD_CATHODES>
    Found 10-bit comparator greater for signal <GND_1_o_cnt[9]_LessThan_20_o> created at line 90
    Found 10-bit comparator greater for signal <GND_1_o_cnt2[9]_LessThan_25_o> created at line 99
    Found 10-bit comparator greater for signal <GND_1_o_cnt3[9]_LessThan_30_o> created at line 108
    Found 32-bit comparator lessequal for signal <n0042> created at line 116
    Found 11-bit comparator lessequal for signal <n0045> created at line 116
    Found 32-bit comparator lessequal for signal <n0049> created at line 116
    Found 11-bit comparator lessequal for signal <n0053> created at line 116
    Found 10-bit comparator greater for signal <cnt[9]_CounterX[9]_LessThan_42_o> created at line 118
    Found 11-bit comparator greater for signal <GND_1_o_BUS_0010_LessThan_44_o> created at line 118
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_45_o> created at line 118
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_46_o> created at line 118
    Found 10-bit comparator greater for signal <cnt2[9]_CounterX[9]_LessThan_47_o> created at line 119
    Found 11-bit comparator greater for signal <GND_1_o_BUS_0011_LessThan_49_o> created at line 119
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_50_o> created at line 119
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_51_o> created at line 119
    Found 10-bit comparator greater for signal <cnt3[9]_CounterX[9]_LessThan_52_o> created at line 120
    Found 11-bit comparator greater for signal <GND_1_o_BUS_0012_LessThan_54_o> created at line 120
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_55_o> created at line 120
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_56_o> created at line 120
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_60_o> created at line 121
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_61_o> created at line 121
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_65_o> created at line 122
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_66_o> created at line 122
    Summary:
	inferred   1 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred  23 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <frogger> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "/home/mujahid/dev/installs/xilinx/ee354/FinalProject/Project/hvsync_generator.v".
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_3_o_add_2_OUT> created at line 34.
    Found 10-bit adder for signal <CounterY[9]_GND_3_o_add_9_OUT> created at line 44.
    Found 10-bit comparator greater for signal <PWR_3_o_CounterX[9]_LessThan_16_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_3_o_LessThan_17_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_3_o_LessThan_21_o> created at line 58
    Found 10-bit comparator greater for signal <CounterY[9]_GND_3_o_LessThan_22_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hvsync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 5
 10-bit addsub                                         : 2
 11-bit adder                                          : 5
 11-bit subtractor                                     : 2
 28-bit adder                                          : 1
# Registers                                            : 14
 1-bit register                                        : 6
 10-bit register                                       : 7
 28-bit register                                       : 1
# Comparators                                          : 27
 10-bit comparator greater                             : 20
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <frogger>.
The following registers are absorbed into accumulator <position>: 1 register on signal <position>.
The following registers are absorbed into accumulator <h_position>: 1 register on signal <h_position>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into accumulator <cnt2>: 1 register on signal <cnt2>.
The following registers are absorbed into accumulator <cnt3>: 1 register on signal <cnt3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD_CATHODES> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SSD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Cg>            |          |
    -----------------------------------------------------------------------
Unit <frogger> synthesized (advanced).

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 7
 11-bit adder                                          : 5
 11-bit subtractor                                     : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 28-bit up counter                                     : 1
# Accumulators                                         : 5
 10-bit up accumulator                                 : 3
 10-bit updown accumulator                             : 2
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 27
 10-bit comparator greater                             : 20
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <DIV_CLK_25> of sequential type is unconnected in block <frogger>.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <frogger>.
WARNING:Xst:2677 - Node <DIV_CLK_27> of sequential type is unconnected in block <frogger>.

Optimizing unit <frogger> ...
WARNING:Xst:1710 - FF/Latch <position_0> (without init value) has a constant value of 0 in block <frogger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <h_position_0> (without init value) has a constant value of 0 in block <frogger>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <hvsync_generator> ...
WARNING:Xst:1710 - FF/Latch <cnt_9> (without init value) has a constant value of 0 in block <frogger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt2_9> (without init value) has a constant value of 0 in block <frogger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt3_9> (without init value) has a constant value of 0 in block <frogger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <position_0> (without init value) has a constant value of 0 in block <frogger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <h_position_0> (without init value) has a constant value of 0 in block <frogger>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block frogger, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : frogger.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 466
#      BUF                         : 3
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 42
#      LUT2                        : 27
#      LUT3                        : 33
#      LUT4                        : 118
#      LUT5                        : 46
#      LUT6                        : 44
#      MUXCY                       : 92
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 96
#      FD                          : 13
#      FDC                         : 25
#      FDR                         : 30
#      FDRE                        : 18
#      FDSE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 6
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  18224     0%  
 Number of Slice LUTs:                  324  out of   9112     3%  
    Number used as Logic:               324  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    325
   Number with an unused Flip Flop:     229  out of    325    70%  
   Number with an unused LUT:             1  out of    325     0%  
   Number of fully used LUT-FF pairs:    95  out of    325    29%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    232    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DIV_CLK_1                          | BUFG                   | 26    |
ClkPort                            | BUFGP                  | 25    |
DIV_CLK_21                         | NONE(position_1)       | 18    |
DIV_CLK_24                         | NONE(cnt_0)            | 9     |
DIV_CLK_23                         | NONE(cnt2_0)           | 9     |
DIV_CLK_22                         | NONE(cnt3_0)           | 9     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.530ns (Maximum Frequency: 220.733MHz)
   Minimum input arrival time before clock: 5.829ns
   Maximum output required time after clock: 5.315ns
   Maximum combinational path delay: 6.546ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_1'
  Clock period: 4.530ns (frequency: 220.733MHz)
  Total number of paths / destination ports: 762 / 49
-------------------------------------------------------------------------
Delay:               4.530ns (Levels of Logic = 6)
  Source:            syncgen/CounterX_4 (FF)
  Destination:       vga_r (FF)
  Source Clock:      DIV_CLK_1 rising
  Destination Clock: DIV_CLK_1 rising

  Data Path: syncgen/CounterX_4 to vga_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.447   1.321  syncgen/CounterX_4 (syncgen/CounterX_4)
     LUT4:I1->O            1   0.205   0.000  Mcompar_GND_1_o_BUS_0011_LessThan_49_o_lut<2> (Mcompar_GND_1_o_BUS_0011_LessThan_49_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_BUS_0011_LessThan_49_o_cy<2> (Mcompar_GND_1_o_BUS_0011_LessThan_49_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_BUS_0011_LessThan_49_o_cy<3> (Mcompar_GND_1_o_BUS_0011_LessThan_49_o_cy<3>)
     MUXCY:CI->O           2   0.213   0.721  Mcompar_GND_1_o_BUS_0011_LessThan_49_o_cy<4> (Mcompar_GND_1_o_BUS_0011_LessThan_49_o_cy<4>)
     LUT4:I2->O            1   0.203   0.924  car1_car5_OR_48_o_inv3 (car1_car5_OR_48_o_inv3)
     LUT6:I1->O            1   0.203   0.000  vga_r_rstpot (vga_r_rstpot)
     FD:D                      0.102          vga_r
    ----------------------------------------
    Total                      4.530ns (1.564ns logic, 2.966ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 2.216ns (frequency: 451.263MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 5)
  Source:            DIV_CLK_21 (FF)
  Destination:       DIV_CLK_24 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: DIV_CLK_21 to DIV_CLK_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.447   1.072  DIV_CLK_21 (DIV_CLK_21)
     LUT1:I0->O            1   0.205   0.000  Mcount_DIV_CLK_cy<21>_rt (Mcount_DIV_CLK_cy<21>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_DIV_CLK_cy<21> (Mcount_DIV_CLK_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<22> (Mcount_DIV_CLK_cy<22>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_DIV_CLK_cy<23> (Mcount_DIV_CLK_cy<23>)
     XORCY:CI->O           1   0.180   0.000  Mcount_DIV_CLK_xor<24> (Result<24>)
     FDC:D                     0.102          DIV_CLK_24
    ----------------------------------------
    Total                      2.216ns (1.144ns logic, 1.072ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_21'
  Clock period: 3.732ns (frequency: 267.917MHz)
  Total number of paths / destination ports: 90 / 18
-------------------------------------------------------------------------
Delay:               3.732ns (Levels of Logic = 3)
  Source:            position_3 (FF)
  Destination:       position_7 (FF)
  Source Clock:      DIV_CLK_21 rising
  Destination Clock: DIV_CLK_21 rising

  Data Path: position_3 to position_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.447   1.300  position_3 (position_3)
     LUT5:I2->O            2   0.205   0.617  Maccum_position_cy<5>12_SW0 (N37)
     LUT5:I4->O            3   0.205   0.651  Maccum_position_cy<5>12 (Maccum_position_cy<5>)
     LUT6:I5->O            1   0.205   0.000  Maccum_position_xor<9>11 (Result<9>1)
     FDRE:D                    0.102          position_9
    ----------------------------------------
    Total                      3.732ns (1.164ns logic, 2.569ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_24'
  Clock period: 3.895ns (frequency: 256.769MHz)
  Total number of paths / destination ports: 126 / 18
-------------------------------------------------------------------------
Delay:               3.895ns (Levels of Logic = 2)
  Source:            cnt_4 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      DIV_CLK_24 rising
  Destination Clock: DIV_CLK_24 rising

  Data Path: cnt_4 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.201  cnt_4 (cnt_4)
     LUT5:I0->O            1   0.203   0.580  reset_GND_1_o_OR_42_o_SW0 (N15)
     LUT6:I5->O            9   0.205   0.829  reset_GND_1_o_OR_42_o (reset_GND_1_o_OR_42_o)
     FDR:R                     0.430          cnt_0
    ----------------------------------------
    Total                      3.895ns (1.285ns logic, 2.610ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_23'
  Clock period: 3.895ns (frequency: 256.769MHz)
  Total number of paths / destination ports: 126 / 18
-------------------------------------------------------------------------
Delay:               3.895ns (Levels of Logic = 2)
  Source:            cnt2_4 (FF)
  Destination:       cnt2_0 (FF)
  Source Clock:      DIV_CLK_23 rising
  Destination Clock: DIV_CLK_23 rising

  Data Path: cnt2_4 to cnt2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.201  cnt2_4 (cnt2_4)
     LUT5:I0->O            1   0.203   0.580  reset_GND_1_o_OR_43_o_SW0 (N17)
     LUT6:I5->O            9   0.205   0.829  reset_GND_1_o_OR_43_o (reset_GND_1_o_OR_43_o)
     FDR:R                     0.430          cnt2_0
    ----------------------------------------
    Total                      3.895ns (1.285ns logic, 2.610ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_22'
  Clock period: 3.895ns (frequency: 256.769MHz)
  Total number of paths / destination ports: 126 / 18
-------------------------------------------------------------------------
Delay:               3.895ns (Levels of Logic = 2)
  Source:            cnt3_4 (FF)
  Destination:       cnt3_0 (FF)
  Source Clock:      DIV_CLK_22 rising
  Destination Clock: DIV_CLK_22 rising

  Data Path: cnt3_4 to cnt3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   1.201  cnt3_4 (cnt3_4)
     LUT5:I0->O            1   0.203   0.580  reset_GND_1_o_OR_44_o_SW0 (N19)
     LUT6:I5->O            9   0.205   0.829  reset_GND_1_o_OR_44_o (reset_GND_1_o_OR_44_o)
     FDR:R                     0.430          cnt3_0
    ----------------------------------------
    Total                      3.895ns (1.285ns logic, 2.610ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.405ns (Levels of Logic = 2)
  Source:            Sw0 (PAD)
  Destination:       DIV_CLK_0 (FF)
  Destination Clock: ClkPort rising

  Data Path: Sw0 to DIV_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             59   0.568   1.606  BUF2 (LD4_OBUF)
     FDC:CLR                   0.430          DIV_CLK_0
    ----------------------------------------
    Total                      4.405ns (2.220ns logic, 2.185ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_21'
  Total number of paths / destination ports: 136 / 52
-------------------------------------------------------------------------
Offset:              4.483ns (Levels of Logic = 4)
  Source:            btnU (PAD)
  Destination:       position_7 (FF)
  Destination Clock: DIV_CLK_21 rising

  Data Path: btnU to position_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.277  btnU_IBUF (btnU_IBUF)
     LUT5:I0->O            2   0.203   0.617  Maccum_position_cy<5>12_SW0 (N37)
     LUT5:I4->O            3   0.205   0.651  Maccum_position_cy<5>12 (Maccum_position_cy<5>)
     LUT6:I5->O            1   0.205   0.000  Maccum_position_xor<9>11 (Result<9>1)
     FDRE:D                    0.102          position_9
    ----------------------------------------
    Total                      4.483ns (1.937ns logic, 2.546ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_24'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.802ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: DIV_CLK_24 rising

  Data Path: Sw0 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             59   0.568   1.971  BUF2 (LD4_OBUF)
     LUT6:I0->O            9   0.203   0.829  reset_GND_1_o_OR_42_o (reset_GND_1_o_OR_42_o)
     FDR:R                     0.430          cnt_0
    ----------------------------------------
    Total                      5.802ns (2.423ns logic, 3.379ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_23'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.802ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       cnt2_0 (FF)
  Destination Clock: DIV_CLK_23 rising

  Data Path: Sw0 to cnt2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             59   0.568   1.971  BUF2 (LD4_OBUF)
     LUT6:I0->O            9   0.203   0.829  reset_GND_1_o_OR_43_o (reset_GND_1_o_OR_43_o)
     FDR:R                     0.430          cnt2_0
    ----------------------------------------
    Total                      5.802ns (2.423ns logic, 3.379ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_22'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.802ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       cnt3_0 (FF)
  Destination Clock: DIV_CLK_22 rising

  Data Path: Sw0 to cnt3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             59   0.568   1.971  BUF2 (LD4_OBUF)
     LUT6:I0->O            9   0.203   0.829  reset_GND_1_o_OR_44_o (reset_GND_1_o_OR_44_o)
     FDR:R                     0.430          cnt3_0
    ----------------------------------------
    Total                      5.802ns (2.423ns logic, 3.379ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              5.829ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       syncgen/CounterY_0 (FF)
  Destination Clock: DIV_CLK_1 rising

  Data Path: Sw0 to syncgen/CounterY_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             59   0.568   1.971  BUF2 (LD4_OBUF)
     LUT6:I0->O           10   0.203   0.856  syncgen/Mcount_CounterY_val (syncgen/Mcount_CounterY_val)
     FDRE:R                    0.430          syncgen/CounterY_0
    ----------------------------------------
    Total                      5.829ns (2.423ns logic, 3.406ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      DIV_CLK_1 rising

  Data Path: syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  syncgen/vga_HS (syncgen/vga_HS)
     INV:I->O              1   0.206   0.579  syncgen/vga_h_sync1_INV_0 (vga_h_sync_OBUF)
     OBUF:I->O                 2.571          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              5.001ns (Levels of Logic = 2)
  Source:            DIV_CLK_19 (FF)
  Destination:       Cg (PAD)
  Source Clock:      ClkPort rising

  Data Path: DIV_CLK_19 to Cg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.201  DIV_CLK_19 (DIV_CLK_19)
     LUT5:I0->O            1   0.203   0.579  Mram_SSD_CATHODES12 (Cg_OBUF)
     OBUF:I->O                 2.571          Cg_OBUF (Cg)
    ----------------------------------------
    Total                      5.001ns (3.221ns logic, 1.780ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_21'
  Total number of paths / destination ports: 21 / 7
-------------------------------------------------------------------------
Offset:              5.315ns (Levels of Logic = 2)
  Source:            position_2 (FF)
  Destination:       Ca (PAD)
  Source Clock:      DIV_CLK_21 rising

  Data Path: position_2 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            22   0.447   1.478  position_2 (position_2)
     LUT5:I0->O            2   0.203   0.616  Mram_SSD_CATHODES61 (Ca_OBUF)
     OBUF:I->O                 2.571          Ca_OBUF (Ca)
    ----------------------------------------
    Total                      5.315ns (3.221ns logic, 2.094ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.546ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       LD4 (PAD)

  Data Path: Sw0 to LD4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             59   0.568   1.606  BUF2 (LD4_OBUF)
     OBUF:I->O                 2.571          LD4_OBUF (LD4)
    ----------------------------------------
    Total                      6.546ns (4.361ns logic, 2.185ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |    4.530|         |         |         |
DIV_CLK_21     |    5.883|         |         |         |
DIV_CLK_22     |    6.433|         |         |         |
DIV_CLK_23     |    6.441|         |         |         |
DIV_CLK_24     |    6.327|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_21     |    3.732|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_22
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_22     |    3.895|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_23     |    3.895|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_24     |    3.895|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.89 secs
 
--> 


Total memory usage is 387684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    2 (   0 filtered)

