# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"SSD_tb_func_impl.v" \
"../../../../../Exercise5.srcs/sources_1/new/cathodeControl.v" \

sv xil_defaultlib  \
"../../../../../Exercise5.srcs/sources_1/new/cathode_top.sv" \
"../../../../../Exercise5.srcs/sources_1/new/ssd_controller.sv" \

verilog xil_defaultlib  \
"../../../../../Exercise5.srcs/sim_1/new/SSD_tb.v" \

# Do not sort compile order
nosort
