// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VComputer.h for the primary calling header

#include "VComputer__pch.h"
#include "VComputer__Syms.h"
#include "VComputer___024root.h"

#ifdef VL_DEBUG
VL_ATTR_COLD void VComputer___024root___dump_triggers__stl(VComputer___024root* vlSelf);
#endif  // VL_DEBUG

VL_ATTR_COLD void VComputer___024root___eval_triggers__stl(VComputer___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VComputer___024root___eval_triggers__stl\n"); );
    VComputer__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__VstlTriggered.setBit(0U, (IData)(vlSelfRef.__VstlFirstIteration));
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        VComputer___024root___dump_triggers__stl(vlSelf);
    }
#endif
}

VL_ATTR_COLD void VComputer_PipelineCPU___stl_sequent__TOP__Computer__m_core0__0(VComputer_PipelineCPU* vlSelf);
VL_ATTR_COLD void VComputer___024root____Vm_traceActivitySetAll(VComputer___024root* vlSelf);
VL_ATTR_COLD void VComputer_CSRFile___stl_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0(VComputer_CSRFile* vlSelf);
VL_ATTR_COLD void VComputer_Computer___stl_sequent__TOP__Computer__0(VComputer_Computer* vlSelf);
VL_ATTR_COLD void VComputer_CSR___stl_sequent__TOP__Computer__m_core0__m_CSR__0(VComputer_CSR* vlSelf);
VL_ATTR_COLD void VComputer_Writeback___stl_sequent__TOP__Computer__m_core0__m_WB__0(VComputer_Writeback* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__3(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
void VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg__2(VComputer_DIV_Reg* vlSelf);
VL_ATTR_COLD void VComputer_PipelineCPU___stl_sequent__TOP__Computer__m_core0__1(VComputer_PipelineCPU* vlSelf);
void VComputer_CSRFile___nba_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__2(VComputer_CSRFile* vlSelf);
void VComputer_CSR___ico_sequent__TOP__Computer__m_core0__m_CSR__1(VComputer_CSR* vlSelf);
VL_ATTR_COLD void VComputer_PipelineCPU___stl_sequent__TOP__Computer__m_core0__2(VComputer_PipelineCPU* vlSelf);
void VComputer_CSRFile___ico_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0(VComputer_CSRFile* vlSelf);

VL_ATTR_COLD void VComputer___024root___eval_stl(VComputer___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VComputer___024root___eval_stl\n"); );
    VComputer__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VComputer_PipelineCPU___stl_sequent__TOP__Computer__m_core0__0((&vlSymsp->TOP__Computer__m_core0));
        VComputer___024root____Vm_traceActivitySetAll(vlSelf);
        VComputer_CSRFile___stl_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0((&vlSymsp->TOP__Computer__m_core0__m_CSR__m_CSRFile));
        VComputer_Computer___stl_sequent__TOP__Computer__0((&vlSymsp->TOP__Computer));
        VComputer_CSR___stl_sequent__TOP__Computer__m_core0__m_CSR__0((&vlSymsp->TOP__Computer__m_core0__m_CSR));
        VComputer_Writeback___stl_sequent__TOP__Computer__m_core0__m_WB__0((&vlSymsp->TOP__Computer__m_core0__m_WB));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__0__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__1__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__2__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__3__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__4__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__5__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__6__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__7__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__8__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__9__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__10__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__11__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__12__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg__3((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__13__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__14__KET____DOT__m_DIV_Reg));
        VComputer_DIV_Reg___nba_sequent__TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg__2((&vlSymsp->TOP__Computer__m_core0__m_MUL_DIV_top__DOT__m_SRTDivider__DOT__m_DIV_Processing_Regs__BRA__15__KET____DOT__m_DIV_Reg));
        VComputer_PipelineCPU___stl_sequent__TOP__Computer__m_core0__1((&vlSymsp->TOP__Computer__m_core0));
        VComputer_CSRFile___nba_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__2((&vlSymsp->TOP__Computer__m_core0__m_CSR__m_CSRFile));
        VComputer_CSR___ico_sequent__TOP__Computer__m_core0__m_CSR__1((&vlSymsp->TOP__Computer__m_core0__m_CSR));
        VComputer_PipelineCPU___stl_sequent__TOP__Computer__m_core0__2((&vlSymsp->TOP__Computer__m_core0));
        VComputer_CSRFile___ico_sequent__TOP__Computer__m_core0__m_CSR__m_CSRFile__0((&vlSymsp->TOP__Computer__m_core0__m_CSR__m_CSRFile));
    }
}
