$date
	Sun Jun 08 19:32:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux16to1_tb $end
$var wire 1 ! C $end
$var reg 16 " A [15:0] $end
$var reg 4 # B [3:0] $end
$var integer 32 $ i [31:0] $end
$scope module DUT $end
$var wire 16 % in [15:0] $end
$var wire 4 & sel [3:0] $end
$var wire 4 ' t [3:0] $end
$var wire 1 ! out $end
$scope module M1 $end
$var wire 4 ( in [3:0] $end
$var wire 2 ) sel [1:0] $end
$var wire 2 * t [1:0] $end
$var wire 1 + out $end
$scope module M1 $end
$var wire 2 , in [1:0] $end
$var wire 1 - out $end
$var wire 1 . sel $end
$var wire 1 / selbar $end
$var wire 1 0 t1 $end
$var wire 1 1 t2 $end
$upscope $end
$scope module M2 $end
$var wire 2 2 in [1:0] $end
$var wire 1 3 out $end
$var wire 1 4 sel $end
$var wire 1 5 selbar $end
$var wire 1 6 t1 $end
$var wire 1 7 t2 $end
$upscope $end
$scope module M3 $end
$var wire 2 8 in [1:0] $end
$var wire 1 + out $end
$var wire 1 9 sel $end
$var wire 1 : selbar $end
$var wire 1 ; t1 $end
$var wire 1 < t2 $end
$upscope $end
$upscope $end
$scope module M2 $end
$var wire 4 = in [3:0] $end
$var wire 2 > sel [1:0] $end
$var wire 2 ? t [1:0] $end
$var wire 1 @ out $end
$scope module M1 $end
$var wire 2 A in [1:0] $end
$var wire 1 B out $end
$var wire 1 C sel $end
$var wire 1 D selbar $end
$var wire 1 E t1 $end
$var wire 1 F t2 $end
$upscope $end
$scope module M2 $end
$var wire 2 G in [1:0] $end
$var wire 1 H out $end
$var wire 1 I sel $end
$var wire 1 J selbar $end
$var wire 1 K t1 $end
$var wire 1 L t2 $end
$upscope $end
$scope module M3 $end
$var wire 2 M in [1:0] $end
$var wire 1 @ out $end
$var wire 1 N sel $end
$var wire 1 O selbar $end
$var wire 1 P t1 $end
$var wire 1 Q t2 $end
$upscope $end
$upscope $end
$scope module M3 $end
$var wire 4 R in [3:0] $end
$var wire 2 S sel [1:0] $end
$var wire 2 T t [1:0] $end
$var wire 1 U out $end
$scope module M1 $end
$var wire 2 V in [1:0] $end
$var wire 1 W out $end
$var wire 1 X sel $end
$var wire 1 Y selbar $end
$var wire 1 Z t1 $end
$var wire 1 [ t2 $end
$upscope $end
$scope module M2 $end
$var wire 2 \ in [1:0] $end
$var wire 1 ] out $end
$var wire 1 ^ sel $end
$var wire 1 _ selbar $end
$var wire 1 ` t1 $end
$var wire 1 a t2 $end
$upscope $end
$scope module M3 $end
$var wire 2 b in [1:0] $end
$var wire 1 U out $end
$var wire 1 c sel $end
$var wire 1 d selbar $end
$var wire 1 e t1 $end
$var wire 1 f t2 $end
$upscope $end
$upscope $end
$scope module M4 $end
$var wire 4 g in [3:0] $end
$var wire 2 h sel [1:0] $end
$var wire 2 i t [1:0] $end
$var wire 1 j out $end
$scope module M1 $end
$var wire 2 k in [1:0] $end
$var wire 1 l out $end
$var wire 1 m sel $end
$var wire 1 n selbar $end
$var wire 1 o t1 $end
$var wire 1 p t2 $end
$upscope $end
$scope module M2 $end
$var wire 2 q in [1:0] $end
$var wire 1 r out $end
$var wire 1 s sel $end
$var wire 1 t selbar $end
$var wire 1 u t1 $end
$var wire 1 v t2 $end
$upscope $end
$scope module M3 $end
$var wire 2 w in [1:0] $end
$var wire 1 j out $end
$var wire 1 x sel $end
$var wire 1 y selbar $end
$var wire 1 z t1 $end
$var wire 1 { t2 $end
$upscope $end
$upscope $end
$scope module M5 $end
$var wire 4 | in [3:0] $end
$var wire 2 } sel [1:0] $end
$var wire 2 ~ t [1:0] $end
$var wire 1 ! out $end
$scope module M1 $end
$var wire 2 !" in [1:0] $end
$var wire 1 "" out $end
$var wire 1 #" sel $end
$var wire 1 $" selbar $end
$var wire 1 %" t1 $end
$var wire 1 &" t2 $end
$upscope $end
$scope module M2 $end
$var wire 2 '" in [1:0] $end
$var wire 1 (" out $end
$var wire 1 )" sel $end
$var wire 1 *" selbar $end
$var wire 1 +" t1 $end
$var wire 1 ," t2 $end
$upscope $end
$scope module M3 $end
$var wire 2 -" in [1:0] $end
$var wire 1 ! out $end
$var wire 1 ." sel $end
$var wire 1 /" selbar $end
$var wire 1 0" t1 $end
$var wire 1 1" t2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x1"
x0"
x/"
x."
bx -"
x,"
x+"
x*"
x)"
x("
bx '"
x&"
x%"
x$"
x#"
x""
bx !"
bx ~
bx }
bx |
x{
xz
xy
xx
bx w
xv
xu
xt
xs
xr
bx q
xp
xo
xn
xm
xl
bx k
xj
bx i
bx h
bx g
xf
xe
xd
xc
bx b
xa
x`
x_
x^
x]
bx \
x[
xZ
xY
xX
xW
bx V
xU
bx T
bx S
bx R
xQ
xP
xO
xN
bx M
xL
xK
xJ
xI
xH
bx G
xF
xE
xD
xC
xB
bx A
x@
bx ?
bx >
bx =
x<
x;
x:
x9
bx 8
x7
x6
x5
x4
x3
bx 2
x1
x0
x/
x.
x-
bx ,
x+
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#2000
0e
0{
bx0 T
bx0 b
0W
b0x i
b0x w
0r
01
0F
0L
0Z
0[
0u
0v
b1 ,
b11 2
b1 A
b1 G
b0 V
b11 \
b11 k
b0 q
b1101 (
b101 =
b1100 R
b11 g
b0 $
b11110001011101 "
b11110001011101 %
#7000
1!
10"
1""
1%"
b11 !"
1+
1@
b1 ~
b1 -"
0("
1j
1;
1P
0+"
1z
1-
b11 *
b11 8
13
1B
b11 ?
b11 M
1H
b10 T
b10 b
1]
b10 '"
b1 i
b1 w
1l
10
16
1E
1K
1`
b1011 '
b1011 |
0U
1o
1/
15
07
1:
0<
1D
1J
1O
0Q
1Y
1_
0a
1d
0f
1n
0p
1t
1y
1$"
0&"
1*"
0,"
1/"
01"
0.
04
09
0C
0I
0N
0X
0^
0c
0m
0s
0x
0#"
0)"
0."
b0 )
b0 >
b0 S
b0 h
b0 }
b10 $
b0 #
b0 &
#12000
b11 ~
b11 -"
1("
1+"
b1 '"
0j
0;
0P
b111 '
b111 |
1U
0z
0:
1<
0O
1Q
0d
1f
0y
19
1N
1c
1x
b10 )
b10 >
b10 S
b10 h
b100 $
b10 #
b10 &
#17000
1!
10"
1""
1,"
b11 !"
b10 '"
1j
b11 ~
b11 -"
1("
1;
1+
1P
1@
b1011 '
b1011 |
0U
1z
0%"
0+"
1:
0<
1O
0Q
1d
0f
1y
0$"
1&"
0*"
09
0N
0c
0x
1#"
1)"
b0 )
b0 >
b0 S
b0 h
b1 }
b110 $
b100 #
b100 &
#22000
b1 ~
b1 -"
0("
0,"
b1 '"
0j
0;
0P
b111 '
b111 |
1U
0z
0:
1<
0O
1Q
0d
1f
0y
19
1N
1c
1x
b10 )
b10 >
b10 S
b10 h
b1000 $
b110 #
b110 &
#27000
01"
b11 !"
b10 '"
1j
0("
0!
1;
1+
1P
1@
b1011 '
b1011 |
0U
1z
1%"
b1 ~
b1 -"
1""
0+"
00"
1:
0<
1O
0Q
1d
0f
1y
1$"
0&"
1*"
0/"
09
0N
0c
0x
0#"
0)"
1."
b0 )
b0 >
b0 S
b0 h
b10 }
b1010 $
b1000 #
b1000 &
#32000
1!
11"
b11 ~
b11 -"
1("
1+"
b1 '"
0j
0;
0P
b111 '
b111 |
1U
0z
0:
1<
0O
1Q
0d
1f
0y
19
1N
1c
1x
b10 )
b10 >
b10 S
b10 h
b1100 $
b1010 #
b1010 &
#37000
1""
1!
1,"
11"
b11 !"
b10 '"
1j
b11 ~
b11 -"
1("
1;
1+
1P
1@
b1011 '
b1011 |
0U
1z
0%"
0+"
1:
0<
1O
0Q
1d
0f
1y
0$"
1&"
0*"
09
0N
0c
0x
1#"
1)"
b0 )
b0 >
b0 S
b0 h
b11 }
b1110 $
b1100 #
b1100 &
#42000
0!
01"
b1 ~
b1 -"
0("
0,"
b1 '"
0j
0;
0P
b111 '
b111 |
1U
0z
0:
1<
0O
1Q
0d
1f
0y
19
1N
1c
1x
b10 )
b10 >
b10 S
b10 h
b10000 $
b1110 #
b1110 &
#52000
