
ArduinoToSTM32_10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cb4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001dc0  08001dc0  00011dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e00  08001e00  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001e00  08001e00  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e00  08001e00  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e00  08001e00  00011e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e04  08001e04  00011e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001e08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  2000000c  08001e14  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000005c  08001e14  0002005c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099a5  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001779  00000000  00000000  000299da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004f8  00000000  00000000  0002b158  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000450  00000000  00000000  0002b650  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001496f  00000000  00000000  0002baa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005d1c  00000000  00000000  0004040f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006dab2  00000000  00000000  0004612b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b3bdd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001208  00000000  00000000  000b3c58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001da8 	.word	0x08001da8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001da8 	.word	0x08001da8

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fd17 	bl	8000b90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fd00 	bl	8001b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fd21 	bl	8000bde <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001b4:	f000 fcf7 	bl	8000ba6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b086      	sub	sp, #24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000218:	2300      	movs	r3, #0
 800021a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800021c:	2300      	movs	r3, #0
 800021e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000220:	2300      	movs	r3, #0
 8000222:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000224:	2300      	movs	r3, #0
 8000226:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d101      	bne.n	8000232 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800022e:	2301      	movs	r3, #1
 8000230:	e0be      	b.n	80003b0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800023c:	2b00      	cmp	r3, #0
 800023e:	d109      	bne.n	8000254 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2200      	movs	r2, #0
 8000244:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	2200      	movs	r2, #0
 800024a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800024e:	6878      	ldr	r0, [r7, #4]
 8000250:	f001 fcbe 	bl	8001bd0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f000 fbb1 	bl	80009bc <ADC_ConversionStop_Disable>
 800025a:	4603      	mov	r3, r0
 800025c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000262:	f003 0310 	and.w	r3, r3, #16
 8000266:	2b00      	cmp	r3, #0
 8000268:	f040 8099 	bne.w	800039e <HAL_ADC_Init+0x18e>
 800026c:	7dfb      	ldrb	r3, [r7, #23]
 800026e:	2b00      	cmp	r3, #0
 8000270:	f040 8095 	bne.w	800039e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000278:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800027c:	f023 0302 	bic.w	r3, r3, #2
 8000280:	f043 0202 	orr.w	r2, r3, #2
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000290:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	68db      	ldr	r3, [r3, #12]
 8000296:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000298:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800029a:	68ba      	ldr	r2, [r7, #8]
 800029c:	4313      	orrs	r3, r2
 800029e:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002a8:	d003      	beq.n	80002b2 <HAL_ADC_Init+0xa2>
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d102      	bne.n	80002b8 <HAL_ADC_Init+0xa8>
 80002b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002b6:	e000      	b.n	80002ba <HAL_ADC_Init+0xaa>
 80002b8:	2300      	movs	r3, #0
 80002ba:	693a      	ldr	r2, [r7, #16]
 80002bc:	4313      	orrs	r3, r2
 80002be:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	695b      	ldr	r3, [r3, #20]
 80002c4:	2b01      	cmp	r3, #1
 80002c6:	d119      	bne.n	80002fc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	68db      	ldr	r3, [r3, #12]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d109      	bne.n	80002e4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	3b01      	subs	r3, #1
 80002d6:	035a      	lsls	r2, r3, #13
 80002d8:	693b      	ldr	r3, [r7, #16]
 80002da:	4313      	orrs	r3, r2
 80002dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002e0:	613b      	str	r3, [r7, #16]
 80002e2:	e00b      	b.n	80002fc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002e8:	f043 0220 	orr.w	r2, r3, #32
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002f4:	f043 0201 	orr.w	r2, r3, #1
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	685b      	ldr	r3, [r3, #4]
 8000302:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	693a      	ldr	r2, [r7, #16]
 800030c:	430a      	orrs	r2, r1
 800030e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	689a      	ldr	r2, [r3, #8]
 8000316:	4b28      	ldr	r3, [pc, #160]	; (80003b8 <HAL_ADC_Init+0x1a8>)
 8000318:	4013      	ands	r3, r2
 800031a:	687a      	ldr	r2, [r7, #4]
 800031c:	6812      	ldr	r2, [r2, #0]
 800031e:	68b9      	ldr	r1, [r7, #8]
 8000320:	430b      	orrs	r3, r1
 8000322:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800032c:	d003      	beq.n	8000336 <HAL_ADC_Init+0x126>
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d104      	bne.n	8000340 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	691b      	ldr	r3, [r3, #16]
 800033a:	3b01      	subs	r3, #1
 800033c:	051b      	lsls	r3, r3, #20
 800033e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000346:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	68fa      	ldr	r2, [r7, #12]
 8000350:	430a      	orrs	r2, r1
 8000352:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	689a      	ldr	r2, [r3, #8]
 800035a:	4b18      	ldr	r3, [pc, #96]	; (80003bc <HAL_ADC_Init+0x1ac>)
 800035c:	4013      	ands	r3, r2
 800035e:	68ba      	ldr	r2, [r7, #8]
 8000360:	429a      	cmp	r2, r3
 8000362:	d10b      	bne.n	800037c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	2200      	movs	r2, #0
 8000368:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800036e:	f023 0303 	bic.w	r3, r3, #3
 8000372:	f043 0201 	orr.w	r2, r3, #1
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800037a:	e018      	b.n	80003ae <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000380:	f023 0312 	bic.w	r3, r3, #18
 8000384:	f043 0210 	orr.w	r2, r3, #16
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000390:	f043 0201 	orr.w	r2, r3, #1
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000398:	2301      	movs	r3, #1
 800039a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800039c:	e007      	b.n	80003ae <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003a2:	f043 0210 	orr.w	r2, r3, #16
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003aa:	2301      	movs	r3, #1
 80003ac:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	3718      	adds	r7, #24
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	ffe1f7fd 	.word	0xffe1f7fd
 80003bc:	ff1f0efe 	.word	0xff1f0efe

080003c0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003c8:	2300      	movs	r3, #0
 80003ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d101      	bne.n	80003da <HAL_ADC_Start+0x1a>
 80003d6:	2302      	movs	r3, #2
 80003d8:	e098      	b.n	800050c <HAL_ADC_Start+0x14c>
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	2201      	movs	r2, #1
 80003de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80003e2:	6878      	ldr	r0, [r7, #4]
 80003e4:	f000 fa98 	bl	8000918 <ADC_Enable>
 80003e8:	4603      	mov	r3, r0
 80003ea:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80003ec:	7bfb      	ldrb	r3, [r7, #15]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	f040 8087 	bne.w	8000502 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80003fc:	f023 0301 	bic.w	r3, r3, #1
 8000400:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	4a41      	ldr	r2, [pc, #260]	; (8000514 <HAL_ADC_Start+0x154>)
 800040e:	4293      	cmp	r3, r2
 8000410:	d105      	bne.n	800041e <HAL_ADC_Start+0x5e>
 8000412:	4b41      	ldr	r3, [pc, #260]	; (8000518 <HAL_ADC_Start+0x158>)
 8000414:	685b      	ldr	r3, [r3, #4]
 8000416:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800041a:	2b00      	cmp	r3, #0
 800041c:	d115      	bne.n	800044a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000422:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	685b      	ldr	r3, [r3, #4]
 8000430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000434:	2b00      	cmp	r3, #0
 8000436:	d026      	beq.n	8000486 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800043c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000440:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000448:	e01d      	b.n	8000486 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800044e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	4a2f      	ldr	r2, [pc, #188]	; (8000518 <HAL_ADC_Start+0x158>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d004      	beq.n	800046a <HAL_ADC_Start+0xaa>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a2b      	ldr	r2, [pc, #172]	; (8000514 <HAL_ADC_Start+0x154>)
 8000466:	4293      	cmp	r3, r2
 8000468:	d10d      	bne.n	8000486 <HAL_ADC_Start+0xc6>
 800046a:	4b2b      	ldr	r3, [pc, #172]	; (8000518 <HAL_ADC_Start+0x158>)
 800046c:	685b      	ldr	r3, [r3, #4]
 800046e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000472:	2b00      	cmp	r3, #0
 8000474:	d007      	beq.n	8000486 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800047a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800047e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800048a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800048e:	2b00      	cmp	r3, #0
 8000490:	d006      	beq.n	80004a0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000496:	f023 0206 	bic.w	r2, r3, #6
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	62da      	str	r2, [r3, #44]	; 0x2c
 800049e:	e002      	b.n	80004a6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2200      	movs	r2, #0
 80004a4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	2200      	movs	r2, #0
 80004aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f06f 0202 	mvn.w	r2, #2
 80004b6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	689b      	ldr	r3, [r3, #8]
 80004be:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80004c2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80004c6:	d113      	bne.n	80004f0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004cc:	4a11      	ldr	r2, [pc, #68]	; (8000514 <HAL_ADC_Start+0x154>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d105      	bne.n	80004de <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004d2:	4b11      	ldr	r3, [pc, #68]	; (8000518 <HAL_ADC_Start+0x158>)
 80004d4:	685b      	ldr	r3, [r3, #4]
 80004d6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d108      	bne.n	80004f0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	689a      	ldr	r2, [r3, #8]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80004ec:	609a      	str	r2, [r3, #8]
 80004ee:	e00c      	b.n	800050a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	689a      	ldr	r2, [r3, #8]
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80004fe:	609a      	str	r2, [r3, #8]
 8000500:	e003      	b.n	800050a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	2200      	movs	r2, #0
 8000506:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800050a:	7bfb      	ldrb	r3, [r7, #15]
}
 800050c:	4618      	mov	r0, r3
 800050e:	3710      	adds	r7, #16
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40012800 	.word	0x40012800
 8000518:	40012400 	.word	0x40012400

0800051c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b087      	sub	sp, #28
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000526:	2300      	movs	r3, #0
 8000528:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800052a:	2300      	movs	r3, #0
 800052c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800052e:	2300      	movs	r3, #0
 8000530:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000532:	f7ff fe63 	bl	80001fc <HAL_GetTick>
 8000536:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	689b      	ldr	r3, [r3, #8]
 800053e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000542:	2b00      	cmp	r3, #0
 8000544:	d00b      	beq.n	800055e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800054a:	f043 0220 	orr.w	r2, r3, #32
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2200      	movs	r2, #0
 8000556:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800055a:	2301      	movs	r3, #1
 800055c:	e0c8      	b.n	80006f0 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000568:	2b00      	cmp	r3, #0
 800056a:	d12a      	bne.n	80005c2 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000572:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000576:	2b00      	cmp	r3, #0
 8000578:	d123      	bne.n	80005c2 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800057a:	e01a      	b.n	80005b2 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000582:	d016      	beq.n	80005b2 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	2b00      	cmp	r3, #0
 8000588:	d007      	beq.n	800059a <HAL_ADC_PollForConversion+0x7e>
 800058a:	f7ff fe37 	bl	80001fc <HAL_GetTick>
 800058e:	4602      	mov	r2, r0
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	683a      	ldr	r2, [r7, #0]
 8000596:	429a      	cmp	r2, r3
 8000598:	d20b      	bcs.n	80005b2 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800059e:	f043 0204 	orr.w	r2, r3, #4
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2200      	movs	r2, #0
 80005aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80005ae:	2303      	movs	r3, #3
 80005b0:	e09e      	b.n	80006f0 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f003 0302 	and.w	r3, r3, #2
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d0dd      	beq.n	800057c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80005c0:	e06c      	b.n	800069c <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80005c2:	4b4d      	ldr	r3, [pc, #308]	; (80006f8 <HAL_ADC_PollForConversion+0x1dc>)
 80005c4:	681c      	ldr	r4, [r3, #0]
 80005c6:	2002      	movs	r0, #2
 80005c8:	f001 f938 	bl	800183c <HAL_RCCEx_GetPeriphCLKFreq>
 80005cc:	4603      	mov	r3, r0
 80005ce:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	6919      	ldr	r1, [r3, #16]
 80005d8:	4b48      	ldr	r3, [pc, #288]	; (80006fc <HAL_ADC_PollForConversion+0x1e0>)
 80005da:	400b      	ands	r3, r1
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d118      	bne.n	8000612 <HAL_ADC_PollForConversion+0xf6>
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	68d9      	ldr	r1, [r3, #12]
 80005e6:	4b46      	ldr	r3, [pc, #280]	; (8000700 <HAL_ADC_PollForConversion+0x1e4>)
 80005e8:	400b      	ands	r3, r1
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d111      	bne.n	8000612 <HAL_ADC_PollForConversion+0xf6>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	6919      	ldr	r1, [r3, #16]
 80005f4:	4b43      	ldr	r3, [pc, #268]	; (8000704 <HAL_ADC_PollForConversion+0x1e8>)
 80005f6:	400b      	ands	r3, r1
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d108      	bne.n	800060e <HAL_ADC_PollForConversion+0xf2>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	68d9      	ldr	r1, [r3, #12]
 8000602:	4b41      	ldr	r3, [pc, #260]	; (8000708 <HAL_ADC_PollForConversion+0x1ec>)
 8000604:	400b      	ands	r3, r1
 8000606:	2b00      	cmp	r3, #0
 8000608:	d101      	bne.n	800060e <HAL_ADC_PollForConversion+0xf2>
 800060a:	2314      	movs	r3, #20
 800060c:	e020      	b.n	8000650 <HAL_ADC_PollForConversion+0x134>
 800060e:	2329      	movs	r3, #41	; 0x29
 8000610:	e01e      	b.n	8000650 <HAL_ADC_PollForConversion+0x134>
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	6919      	ldr	r1, [r3, #16]
 8000618:	4b3a      	ldr	r3, [pc, #232]	; (8000704 <HAL_ADC_PollForConversion+0x1e8>)
 800061a:	400b      	ands	r3, r1
 800061c:	2b00      	cmp	r3, #0
 800061e:	d106      	bne.n	800062e <HAL_ADC_PollForConversion+0x112>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	68d9      	ldr	r1, [r3, #12]
 8000626:	4b38      	ldr	r3, [pc, #224]	; (8000708 <HAL_ADC_PollForConversion+0x1ec>)
 8000628:	400b      	ands	r3, r1
 800062a:	2b00      	cmp	r3, #0
 800062c:	d00d      	beq.n	800064a <HAL_ADC_PollForConversion+0x12e>
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	6919      	ldr	r1, [r3, #16]
 8000634:	4b35      	ldr	r3, [pc, #212]	; (800070c <HAL_ADC_PollForConversion+0x1f0>)
 8000636:	400b      	ands	r3, r1
 8000638:	2b00      	cmp	r3, #0
 800063a:	d108      	bne.n	800064e <HAL_ADC_PollForConversion+0x132>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	68d9      	ldr	r1, [r3, #12]
 8000642:	4b32      	ldr	r3, [pc, #200]	; (800070c <HAL_ADC_PollForConversion+0x1f0>)
 8000644:	400b      	ands	r3, r1
 8000646:	2b00      	cmp	r3, #0
 8000648:	d101      	bne.n	800064e <HAL_ADC_PollForConversion+0x132>
 800064a:	2354      	movs	r3, #84	; 0x54
 800064c:	e000      	b.n	8000650 <HAL_ADC_PollForConversion+0x134>
 800064e:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000650:	fb02 f303 	mul.w	r3, r2, r3
 8000654:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000656:	e01d      	b.n	8000694 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800065e:	d016      	beq.n	800068e <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d007      	beq.n	8000676 <HAL_ADC_PollForConversion+0x15a>
 8000666:	f7ff fdc9 	bl	80001fc <HAL_GetTick>
 800066a:	4602      	mov	r2, r0
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	1ad3      	subs	r3, r2, r3
 8000670:	683a      	ldr	r2, [r7, #0]
 8000672:	429a      	cmp	r2, r3
 8000674:	d20b      	bcs.n	800068e <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800067a:	f043 0204 	orr.w	r2, r3, #4
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	2200      	movs	r2, #0
 8000686:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800068a:	2303      	movs	r3, #3
 800068c:	e030      	b.n	80006f0 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	3301      	adds	r3, #1
 8000692:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	429a      	cmp	r2, r3
 800069a:	d8dd      	bhi.n	8000658 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f06f 0212 	mvn.w	r2, #18
 80006a4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	689b      	ldr	r3, [r3, #8]
 80006b8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80006bc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80006c0:	d115      	bne.n	80006ee <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	68db      	ldr	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d111      	bne.n	80006ee <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d105      	bne.n	80006ee <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006e6:	f043 0201 	orr.w	r2, r3, #1
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80006ee:	2300      	movs	r3, #0
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	371c      	adds	r7, #28
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd90      	pop	{r4, r7, pc}
 80006f8:	20000008 	.word	0x20000008
 80006fc:	24924924 	.word	0x24924924
 8000700:	00924924 	.word	0x00924924
 8000704:	12492492 	.word	0x12492492
 8000708:	00492492 	.word	0x00492492
 800070c:	00249249 	.word	0x00249249

08000710 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800071e:	4618      	mov	r0, r3
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr

08000728 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000732:	2300      	movs	r3, #0
 8000734:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000736:	2300      	movs	r3, #0
 8000738:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000740:	2b01      	cmp	r3, #1
 8000742:	d101      	bne.n	8000748 <HAL_ADC_ConfigChannel+0x20>
 8000744:	2302      	movs	r3, #2
 8000746:	e0dc      	b.n	8000902 <HAL_ADC_ConfigChannel+0x1da>
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2201      	movs	r2, #1
 800074c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	2b06      	cmp	r3, #6
 8000756:	d81c      	bhi.n	8000792 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	685a      	ldr	r2, [r3, #4]
 8000762:	4613      	mov	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	4413      	add	r3, r2
 8000768:	3b05      	subs	r3, #5
 800076a:	221f      	movs	r2, #31
 800076c:	fa02 f303 	lsl.w	r3, r2, r3
 8000770:	43db      	mvns	r3, r3
 8000772:	4019      	ands	r1, r3
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	6818      	ldr	r0, [r3, #0]
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	685a      	ldr	r2, [r3, #4]
 800077c:	4613      	mov	r3, r2
 800077e:	009b      	lsls	r3, r3, #2
 8000780:	4413      	add	r3, r2
 8000782:	3b05      	subs	r3, #5
 8000784:	fa00 f203 	lsl.w	r2, r0, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	430a      	orrs	r2, r1
 800078e:	635a      	str	r2, [r3, #52]	; 0x34
 8000790:	e03c      	b.n	800080c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	685b      	ldr	r3, [r3, #4]
 8000796:	2b0c      	cmp	r3, #12
 8000798:	d81c      	bhi.n	80007d4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	685a      	ldr	r2, [r3, #4]
 80007a4:	4613      	mov	r3, r2
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	4413      	add	r3, r2
 80007aa:	3b23      	subs	r3, #35	; 0x23
 80007ac:	221f      	movs	r2, #31
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	43db      	mvns	r3, r3
 80007b4:	4019      	ands	r1, r3
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	6818      	ldr	r0, [r3, #0]
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	685a      	ldr	r2, [r3, #4]
 80007be:	4613      	mov	r3, r2
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	4413      	add	r3, r2
 80007c4:	3b23      	subs	r3, #35	; 0x23
 80007c6:	fa00 f203 	lsl.w	r2, r0, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	430a      	orrs	r2, r1
 80007d0:	631a      	str	r2, [r3, #48]	; 0x30
 80007d2:	e01b      	b.n	800080c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	685a      	ldr	r2, [r3, #4]
 80007de:	4613      	mov	r3, r2
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4413      	add	r3, r2
 80007e4:	3b41      	subs	r3, #65	; 0x41
 80007e6:	221f      	movs	r2, #31
 80007e8:	fa02 f303 	lsl.w	r3, r2, r3
 80007ec:	43db      	mvns	r3, r3
 80007ee:	4019      	ands	r1, r3
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	6818      	ldr	r0, [r3, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	685a      	ldr	r2, [r3, #4]
 80007f8:	4613      	mov	r3, r2
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	4413      	add	r3, r2
 80007fe:	3b41      	subs	r3, #65	; 0x41
 8000800:	fa00 f203 	lsl.w	r2, r0, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	430a      	orrs	r2, r1
 800080a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b09      	cmp	r3, #9
 8000812:	d91c      	bls.n	800084e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	68d9      	ldr	r1, [r3, #12]
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	4613      	mov	r3, r2
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	4413      	add	r3, r2
 8000824:	3b1e      	subs	r3, #30
 8000826:	2207      	movs	r2, #7
 8000828:	fa02 f303 	lsl.w	r3, r2, r3
 800082c:	43db      	mvns	r3, r3
 800082e:	4019      	ands	r1, r3
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	6898      	ldr	r0, [r3, #8]
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	4613      	mov	r3, r2
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	4413      	add	r3, r2
 800083e:	3b1e      	subs	r3, #30
 8000840:	fa00 f203 	lsl.w	r2, r0, r3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	430a      	orrs	r2, r1
 800084a:	60da      	str	r2, [r3, #12]
 800084c:	e019      	b.n	8000882 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	6919      	ldr	r1, [r3, #16]
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	4613      	mov	r3, r2
 800085a:	005b      	lsls	r3, r3, #1
 800085c:	4413      	add	r3, r2
 800085e:	2207      	movs	r2, #7
 8000860:	fa02 f303 	lsl.w	r3, r2, r3
 8000864:	43db      	mvns	r3, r3
 8000866:	4019      	ands	r1, r3
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	6898      	ldr	r0, [r3, #8]
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4613      	mov	r3, r2
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	4413      	add	r3, r2
 8000876:	fa00 f203 	lsl.w	r2, r0, r3
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	430a      	orrs	r2, r1
 8000880:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2b10      	cmp	r3, #16
 8000888:	d003      	beq.n	8000892 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800088e:	2b11      	cmp	r3, #17
 8000890:	d132      	bne.n	80008f8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a1d      	ldr	r2, [pc, #116]	; (800090c <HAL_ADC_ConfigChannel+0x1e4>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d125      	bne.n	80008e8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d126      	bne.n	80008f8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	689a      	ldr	r2, [r3, #8]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80008b8:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	2b10      	cmp	r3, #16
 80008c0:	d11a      	bne.n	80008f8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008c2:	4b13      	ldr	r3, [pc, #76]	; (8000910 <HAL_ADC_ConfigChannel+0x1e8>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a13      	ldr	r2, [pc, #76]	; (8000914 <HAL_ADC_ConfigChannel+0x1ec>)
 80008c8:	fba2 2303 	umull	r2, r3, r2, r3
 80008cc:	0c9a      	lsrs	r2, r3, #18
 80008ce:	4613      	mov	r3, r2
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	4413      	add	r3, r2
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80008d8:	e002      	b.n	80008e0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	3b01      	subs	r3, #1
 80008de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d1f9      	bne.n	80008da <HAL_ADC_ConfigChannel+0x1b2>
 80008e6:	e007      	b.n	80008f8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008ec:	f043 0220 	orr.w	r2, r3, #32
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80008f4:	2301      	movs	r3, #1
 80008f6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2200      	movs	r2, #0
 80008fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000900:	7bfb      	ldrb	r3, [r7, #15]
}
 8000902:	4618      	mov	r0, r3
 8000904:	3714      	adds	r7, #20
 8000906:	46bd      	mov	sp, r7
 8000908:	bc80      	pop	{r7}
 800090a:	4770      	bx	lr
 800090c:	40012400 	.word	0x40012400
 8000910:	20000008 	.word	0x20000008
 8000914:	431bde83 	.word	0x431bde83

08000918 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000924:	2300      	movs	r3, #0
 8000926:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	2b01      	cmp	r3, #1
 8000934:	d039      	beq.n	80009aa <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	689a      	ldr	r2, [r3, #8]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f042 0201 	orr.w	r2, r2, #1
 8000944:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000946:	4b1b      	ldr	r3, [pc, #108]	; (80009b4 <ADC_Enable+0x9c>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a1b      	ldr	r2, [pc, #108]	; (80009b8 <ADC_Enable+0xa0>)
 800094c:	fba2 2303 	umull	r2, r3, r2, r3
 8000950:	0c9b      	lsrs	r3, r3, #18
 8000952:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000954:	e002      	b.n	800095c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	3b01      	subs	r3, #1
 800095a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d1f9      	bne.n	8000956 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000962:	f7ff fc4b 	bl	80001fc <HAL_GetTick>
 8000966:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000968:	e018      	b.n	800099c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800096a:	f7ff fc47 	bl	80001fc <HAL_GetTick>
 800096e:	4602      	mov	r2, r0
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	1ad3      	subs	r3, r2, r3
 8000974:	2b02      	cmp	r3, #2
 8000976:	d911      	bls.n	800099c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800097c:	f043 0210 	orr.w	r2, r3, #16
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000988:	f043 0201 	orr.w	r2, r3, #1
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	2200      	movs	r2, #0
 8000994:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000998:	2301      	movs	r3, #1
 800099a:	e007      	b.n	80009ac <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	689b      	ldr	r3, [r3, #8]
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d1df      	bne.n	800096a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80009aa:	2300      	movs	r3, #0
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3710      	adds	r7, #16
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20000008 	.word	0x20000008
 80009b8:	431bde83 	.word	0x431bde83

080009bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80009c4:	2300      	movs	r3, #0
 80009c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	689b      	ldr	r3, [r3, #8]
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d127      	bne.n	8000a26 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	689a      	ldr	r2, [r3, #8]
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f022 0201 	bic.w	r2, r2, #1
 80009e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80009e6:	f7ff fc09 	bl	80001fc <HAL_GetTick>
 80009ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80009ec:	e014      	b.n	8000a18 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80009ee:	f7ff fc05 	bl	80001fc <HAL_GetTick>
 80009f2:	4602      	mov	r2, r0
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	1ad3      	subs	r3, r2, r3
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d90d      	bls.n	8000a18 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a00:	f043 0210 	orr.w	r2, r3, #16
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a0c:	f043 0201 	orr.w	r2, r3, #1
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e007      	b.n	8000a28 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	689b      	ldr	r3, [r3, #8]
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d0e3      	beq.n	80009ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000a26:	2300      	movs	r3, #0
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3710      	adds	r7, #16
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f003 0307 	and.w	r3, r3, #7
 8000a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a40:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <NVIC_SetPriorityGrouping+0x44>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a46:	68ba      	ldr	r2, [r7, #8]
 8000a48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a62:	4a04      	ldr	r2, [pc, #16]	; (8000a74 <NVIC_SetPriorityGrouping+0x44>)
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	60d3      	str	r3, [r2, #12]
}
 8000a68:	bf00      	nop
 8000a6a:	3714      	adds	r7, #20
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bc80      	pop	{r7}
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	e000ed00 	.word	0xe000ed00

08000a78 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a7c:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <NVIC_GetPriorityGrouping+0x18>)
 8000a7e:	68db      	ldr	r3, [r3, #12]
 8000a80:	0a1b      	lsrs	r3, r3, #8
 8000a82:	f003 0307 	and.w	r3, r3, #7
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bc80      	pop	{r7}
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	6039      	str	r1, [r7, #0]
 8000a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	da0b      	bge.n	8000ac0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	490c      	ldr	r1, [pc, #48]	; (8000ae0 <NVIC_SetPriority+0x4c>)
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	f003 030f 	and.w	r3, r3, #15
 8000ab4:	3b04      	subs	r3, #4
 8000ab6:	0112      	lsls	r2, r2, #4
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	440b      	add	r3, r1
 8000abc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000abe:	e009      	b.n	8000ad4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	b2da      	uxtb	r2, r3
 8000ac4:	4907      	ldr	r1, [pc, #28]	; (8000ae4 <NVIC_SetPriority+0x50>)
 8000ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aca:	0112      	lsls	r2, r2, #4
 8000acc:	b2d2      	uxtb	r2, r2
 8000ace:	440b      	add	r3, r1
 8000ad0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	e000ed00 	.word	0xe000ed00
 8000ae4:	e000e100 	.word	0xe000e100

08000ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b089      	sub	sp, #36	; 0x24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	60b9      	str	r1, [r7, #8]
 8000af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	f003 0307 	and.w	r3, r3, #7
 8000afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	f1c3 0307 	rsb	r3, r3, #7
 8000b02:	2b04      	cmp	r3, #4
 8000b04:	bf28      	it	cs
 8000b06:	2304      	movcs	r3, #4
 8000b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b0a:	69fb      	ldr	r3, [r7, #28]
 8000b0c:	3304      	adds	r3, #4
 8000b0e:	2b06      	cmp	r3, #6
 8000b10:	d902      	bls.n	8000b18 <NVIC_EncodePriority+0x30>
 8000b12:	69fb      	ldr	r3, [r7, #28]
 8000b14:	3b03      	subs	r3, #3
 8000b16:	e000      	b.n	8000b1a <NVIC_EncodePriority+0x32>
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	fa02 f303 	lsl.w	r3, r2, r3
 8000b26:	43da      	mvns	r2, r3
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	401a      	ands	r2, r3
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3a:	43d9      	mvns	r1, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b40:	4313      	orrs	r3, r2
         );
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3724      	adds	r7, #36	; 0x24
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3b01      	subs	r3, #1
 8000b58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b5c:	d301      	bcc.n	8000b62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e00f      	b.n	8000b82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b62:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <SysTick_Config+0x40>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b6a:	210f      	movs	r1, #15
 8000b6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b70:	f7ff ff90 	bl	8000a94 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b74:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <SysTick_Config+0x40>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b7a:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <SysTick_Config+0x40>)
 8000b7c:	2207      	movs	r2, #7
 8000b7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b80:	2300      	movs	r3, #0
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	e000e010 	.word	0xe000e010

08000b90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff ff49 	bl	8000a30 <NVIC_SetPriorityGrouping>
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b086      	sub	sp, #24
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	4603      	mov	r3, r0
 8000bae:	60b9      	str	r1, [r7, #8]
 8000bb0:	607a      	str	r2, [r7, #4]
 8000bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bb8:	f7ff ff5e 	bl	8000a78 <NVIC_GetPriorityGrouping>
 8000bbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	68b9      	ldr	r1, [r7, #8]
 8000bc2:	6978      	ldr	r0, [r7, #20]
 8000bc4:	f7ff ff90 	bl	8000ae8 <NVIC_EncodePriority>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bce:	4611      	mov	r1, r2
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff ff5f 	bl	8000a94 <NVIC_SetPriority>
}
 8000bd6:	bf00      	nop
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b082      	sub	sp, #8
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff ffb0 	bl	8000b4c <SysTick_Config>
 8000bec:	4603      	mov	r3, r0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
	...

08000bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b08b      	sub	sp, #44	; 0x2c
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8000c06:	2300      	movs	r3, #0
 8000c08:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000c12:	2300      	movs	r3, #0
 8000c14:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000c16:	2300      	movs	r3, #0
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
 8000c1a:	e127      	b.n	8000e6c <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	69fa      	ldr	r2, [r7, #28]
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c30:	69ba      	ldr	r2, [r7, #24]
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	f040 8116 	bne.w	8000e66 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	2b12      	cmp	r3, #18
 8000c40:	d034      	beq.n	8000cac <HAL_GPIO_Init+0xb4>
 8000c42:	2b12      	cmp	r3, #18
 8000c44:	d80d      	bhi.n	8000c62 <HAL_GPIO_Init+0x6a>
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d02b      	beq.n	8000ca2 <HAL_GPIO_Init+0xaa>
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d804      	bhi.n	8000c58 <HAL_GPIO_Init+0x60>
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d031      	beq.n	8000cb6 <HAL_GPIO_Init+0xbe>
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d01c      	beq.n	8000c90 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c56:	e048      	b.n	8000cea <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000c58:	2b03      	cmp	r3, #3
 8000c5a:	d043      	beq.n	8000ce4 <HAL_GPIO_Init+0xec>
 8000c5c:	2b11      	cmp	r3, #17
 8000c5e:	d01b      	beq.n	8000c98 <HAL_GPIO_Init+0xa0>
          break;
 8000c60:	e043      	b.n	8000cea <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000c62:	4a87      	ldr	r2, [pc, #540]	; (8000e80 <HAL_GPIO_Init+0x288>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d026      	beq.n	8000cb6 <HAL_GPIO_Init+0xbe>
 8000c68:	4a85      	ldr	r2, [pc, #532]	; (8000e80 <HAL_GPIO_Init+0x288>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d806      	bhi.n	8000c7c <HAL_GPIO_Init+0x84>
 8000c6e:	4a85      	ldr	r2, [pc, #532]	; (8000e84 <HAL_GPIO_Init+0x28c>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d020      	beq.n	8000cb6 <HAL_GPIO_Init+0xbe>
 8000c74:	4a84      	ldr	r2, [pc, #528]	; (8000e88 <HAL_GPIO_Init+0x290>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d01d      	beq.n	8000cb6 <HAL_GPIO_Init+0xbe>
          break;
 8000c7a:	e036      	b.n	8000cea <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000c7c:	4a83      	ldr	r2, [pc, #524]	; (8000e8c <HAL_GPIO_Init+0x294>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d019      	beq.n	8000cb6 <HAL_GPIO_Init+0xbe>
 8000c82:	4a83      	ldr	r2, [pc, #524]	; (8000e90 <HAL_GPIO_Init+0x298>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d016      	beq.n	8000cb6 <HAL_GPIO_Init+0xbe>
 8000c88:	4a82      	ldr	r2, [pc, #520]	; (8000e94 <HAL_GPIO_Init+0x29c>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d013      	beq.n	8000cb6 <HAL_GPIO_Init+0xbe>
          break;
 8000c8e:	e02c      	b.n	8000cea <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	623b      	str	r3, [r7, #32]
          break;
 8000c96:	e028      	b.n	8000cea <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	3304      	adds	r3, #4
 8000c9e:	623b      	str	r3, [r7, #32]
          break;
 8000ca0:	e023      	b.n	8000cea <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	68db      	ldr	r3, [r3, #12]
 8000ca6:	3308      	adds	r3, #8
 8000ca8:	623b      	str	r3, [r7, #32]
          break;
 8000caa:	e01e      	b.n	8000cea <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	330c      	adds	r3, #12
 8000cb2:	623b      	str	r3, [r7, #32]
          break;
 8000cb4:	e019      	b.n	8000cea <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d102      	bne.n	8000cc4 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cbe:	2304      	movs	r3, #4
 8000cc0:	623b      	str	r3, [r7, #32]
          break;
 8000cc2:	e012      	b.n	8000cea <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	689b      	ldr	r3, [r3, #8]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d105      	bne.n	8000cd8 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ccc:	2308      	movs	r3, #8
 8000cce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	69fa      	ldr	r2, [r7, #28]
 8000cd4:	611a      	str	r2, [r3, #16]
          break;
 8000cd6:	e008      	b.n	8000cea <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cd8:	2308      	movs	r3, #8
 8000cda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	69fa      	ldr	r2, [r7, #28]
 8000ce0:	615a      	str	r2, [r3, #20]
          break;
 8000ce2:	e002      	b.n	8000cea <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	623b      	str	r3, [r7, #32]
          break;
 8000ce8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	2bff      	cmp	r3, #255	; 0xff
 8000cee:	d801      	bhi.n	8000cf4 <HAL_GPIO_Init+0xfc>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	e001      	b.n	8000cf8 <HAL_GPIO_Init+0x100>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3304      	adds	r3, #4
 8000cf8:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	2bff      	cmp	r3, #255	; 0xff
 8000cfe:	d802      	bhi.n	8000d06 <HAL_GPIO_Init+0x10e>
 8000d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	e002      	b.n	8000d0c <HAL_GPIO_Init+0x114>
 8000d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d08:	3b08      	subs	r3, #8
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	210f      	movs	r1, #15
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	fa01 f303 	lsl.w	r3, r1, r3
 8000d1a:	43db      	mvns	r3, r3
 8000d1c:	401a      	ands	r2, r3
 8000d1e:	6a39      	ldr	r1, [r7, #32]
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	fa01 f303 	lsl.w	r3, r1, r3
 8000d26:	431a      	orrs	r2, r3
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	f000 8096 	beq.w	8000e66 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d3a:	4b57      	ldr	r3, [pc, #348]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	4a56      	ldr	r2, [pc, #344]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	6193      	str	r3, [r2, #24]
 8000d46:	4b54      	ldr	r3, [pc, #336]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000d52:	4a52      	ldr	r2, [pc, #328]	; (8000e9c <HAL_GPIO_Init+0x2a4>)
 8000d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d56:	089b      	lsrs	r3, r3, #2
 8000d58:	3302      	adds	r3, #2
 8000d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d5e:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d62:	f003 0303 	and.w	r3, r3, #3
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	220f      	movs	r2, #15
 8000d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	4013      	ands	r3, r2
 8000d74:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4a49      	ldr	r2, [pc, #292]	; (8000ea0 <HAL_GPIO_Init+0x2a8>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d013      	beq.n	8000da6 <HAL_GPIO_Init+0x1ae>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4a48      	ldr	r2, [pc, #288]	; (8000ea4 <HAL_GPIO_Init+0x2ac>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d00d      	beq.n	8000da2 <HAL_GPIO_Init+0x1aa>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4a47      	ldr	r2, [pc, #284]	; (8000ea8 <HAL_GPIO_Init+0x2b0>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d007      	beq.n	8000d9e <HAL_GPIO_Init+0x1a6>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a46      	ldr	r2, [pc, #280]	; (8000eac <HAL_GPIO_Init+0x2b4>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d101      	bne.n	8000d9a <HAL_GPIO_Init+0x1a2>
 8000d96:	2303      	movs	r3, #3
 8000d98:	e006      	b.n	8000da8 <HAL_GPIO_Init+0x1b0>
 8000d9a:	2304      	movs	r3, #4
 8000d9c:	e004      	b.n	8000da8 <HAL_GPIO_Init+0x1b0>
 8000d9e:	2302      	movs	r3, #2
 8000da0:	e002      	b.n	8000da8 <HAL_GPIO_Init+0x1b0>
 8000da2:	2301      	movs	r3, #1
 8000da4:	e000      	b.n	8000da8 <HAL_GPIO_Init+0x1b0>
 8000da6:	2300      	movs	r3, #0
 8000da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000daa:	f002 0203 	and.w	r2, r2, #3
 8000dae:	0092      	lsls	r2, r2, #2
 8000db0:	4093      	lsls	r3, r2
 8000db2:	697a      	ldr	r2, [r7, #20]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000db8:	4938      	ldr	r1, [pc, #224]	; (8000e9c <HAL_GPIO_Init+0x2a4>)
 8000dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dbc:	089b      	lsrs	r3, r3, #2
 8000dbe:	3302      	adds	r3, #2
 8000dc0:	697a      	ldr	r2, [r7, #20]
 8000dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d006      	beq.n	8000de0 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000dd2:	4b37      	ldr	r3, [pc, #220]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	4936      	ldr	r1, [pc, #216]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	600b      	str	r3, [r1, #0]
 8000dde:	e006      	b.n	8000dee <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000de0:	4b33      	ldr	r3, [pc, #204]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	43db      	mvns	r3, r3
 8000de8:	4931      	ldr	r1, [pc, #196]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000dea:	4013      	ands	r3, r2
 8000dec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d006      	beq.n	8000e08 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000dfa:	4b2d      	ldr	r3, [pc, #180]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000dfc:	685a      	ldr	r2, [r3, #4]
 8000dfe:	492c      	ldr	r1, [pc, #176]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	604b      	str	r3, [r1, #4]
 8000e06:	e006      	b.n	8000e16 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e08:	4b29      	ldr	r3, [pc, #164]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e0a:	685a      	ldr	r2, [r3, #4]
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	4927      	ldr	r1, [pc, #156]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e12:	4013      	ands	r3, r2
 8000e14:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d006      	beq.n	8000e30 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e22:	4b23      	ldr	r3, [pc, #140]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e24:	689a      	ldr	r2, [r3, #8]
 8000e26:	4922      	ldr	r1, [pc, #136]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	608b      	str	r3, [r1, #8]
 8000e2e:	e006      	b.n	8000e3e <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e30:	4b1f      	ldr	r3, [pc, #124]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e32:	689a      	ldr	r2, [r3, #8]
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	43db      	mvns	r3, r3
 8000e38:	491d      	ldr	r1, [pc, #116]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d006      	beq.n	8000e58 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e4a:	4b19      	ldr	r3, [pc, #100]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e4c:	68da      	ldr	r2, [r3, #12]
 8000e4e:	4918      	ldr	r1, [pc, #96]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	60cb      	str	r3, [r1, #12]
 8000e56:	e006      	b.n	8000e66 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e58:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e5a:	68da      	ldr	r2, [r3, #12]
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	43db      	mvns	r3, r3
 8000e60:	4913      	ldr	r1, [pc, #76]	; (8000eb0 <HAL_GPIO_Init+0x2b8>)
 8000e62:	4013      	ands	r3, r2
 8000e64:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	3301      	adds	r3, #1
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8000e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e6e:	2b0f      	cmp	r3, #15
 8000e70:	f67f aed4 	bls.w	8000c1c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000e74:	bf00      	nop
 8000e76:	372c      	adds	r7, #44	; 0x2c
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	10210000 	.word	0x10210000
 8000e84:	10110000 	.word	0x10110000
 8000e88:	10120000 	.word	0x10120000
 8000e8c:	10310000 	.word	0x10310000
 8000e90:	10320000 	.word	0x10320000
 8000e94:	10220000 	.word	0x10220000
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	40010000 	.word	0x40010000
 8000ea0:	40010800 	.word	0x40010800
 8000ea4:	40010c00 	.word	0x40010c00
 8000ea8:	40011000 	.word	0x40011000
 8000eac:	40011400 	.word	0x40011400
 8000eb0:	40010400 	.word	0x40010400

08000eb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	f000 8087 	beq.w	8000fdc <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000ece:	4b92      	ldr	r3, [pc, #584]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f003 030c 	and.w	r3, r3, #12
 8000ed6:	2b04      	cmp	r3, #4
 8000ed8:	d00c      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000eda:	4b8f      	ldr	r3, [pc, #572]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f003 030c 	and.w	r3, r3, #12
 8000ee2:	2b08      	cmp	r3, #8
 8000ee4:	d112      	bne.n	8000f0c <HAL_RCC_OscConfig+0x58>
 8000ee6:	4b8c      	ldr	r3, [pc, #560]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ef2:	d10b      	bne.n	8000f0c <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ef4:	4b88      	ldr	r3, [pc, #544]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d06c      	beq.n	8000fda <HAL_RCC_OscConfig+0x126>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d168      	bne.n	8000fda <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e22d      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f14:	d106      	bne.n	8000f24 <HAL_RCC_OscConfig+0x70>
 8000f16:	4b80      	ldr	r3, [pc, #512]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a7f      	ldr	r2, [pc, #508]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f20:	6013      	str	r3, [r2, #0]
 8000f22:	e02e      	b.n	8000f82 <HAL_RCC_OscConfig+0xce>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d10c      	bne.n	8000f46 <HAL_RCC_OscConfig+0x92>
 8000f2c:	4b7a      	ldr	r3, [pc, #488]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a79      	ldr	r2, [pc, #484]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4b77      	ldr	r3, [pc, #476]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a76      	ldr	r2, [pc, #472]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f42:	6013      	str	r3, [r2, #0]
 8000f44:	e01d      	b.n	8000f82 <HAL_RCC_OscConfig+0xce>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f4e:	d10c      	bne.n	8000f6a <HAL_RCC_OscConfig+0xb6>
 8000f50:	4b71      	ldr	r3, [pc, #452]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a70      	ldr	r2, [pc, #448]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	4b6e      	ldr	r3, [pc, #440]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a6d      	ldr	r2, [pc, #436]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	e00b      	b.n	8000f82 <HAL_RCC_OscConfig+0xce>
 8000f6a:	4b6b      	ldr	r3, [pc, #428]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a6a      	ldr	r2, [pc, #424]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f74:	6013      	str	r3, [r2, #0]
 8000f76:	4b68      	ldr	r3, [pc, #416]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a67      	ldr	r2, [pc, #412]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000f7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f80:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d013      	beq.n	8000fb2 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f8a:	f7ff f937 	bl	80001fc <HAL_GetTick>
 8000f8e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f90:	e008      	b.n	8000fa4 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f92:	f7ff f933 	bl	80001fc <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	2b64      	cmp	r3, #100	; 0x64
 8000f9e:	d901      	bls.n	8000fa4 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	e1e1      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa4:	4b5c      	ldr	r3, [pc, #368]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d0f0      	beq.n	8000f92 <HAL_RCC_OscConfig+0xde>
 8000fb0:	e014      	b.n	8000fdc <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb2:	f7ff f923 	bl	80001fc <HAL_GetTick>
 8000fb6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fb8:	e008      	b.n	8000fcc <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fba:	f7ff f91f 	bl	80001fc <HAL_GetTick>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	2b64      	cmp	r3, #100	; 0x64
 8000fc6:	d901      	bls.n	8000fcc <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	e1cd      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fcc:	4b52      	ldr	r3, [pc, #328]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d1f0      	bne.n	8000fba <HAL_RCC_OscConfig+0x106>
 8000fd8:	e000      	b.n	8000fdc <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fda:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0302 	and.w	r3, r3, #2
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d063      	beq.n	80010b0 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fe8:	4b4b      	ldr	r3, [pc, #300]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f003 030c 	and.w	r3, r3, #12
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d00b      	beq.n	800100c <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ff4:	4b48      	ldr	r3, [pc, #288]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f003 030c 	and.w	r3, r3, #12
 8000ffc:	2b08      	cmp	r3, #8
 8000ffe:	d11c      	bne.n	800103a <HAL_RCC_OscConfig+0x186>
 8001000:	4b45      	ldr	r3, [pc, #276]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001008:	2b00      	cmp	r3, #0
 800100a:	d116      	bne.n	800103a <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800100c:	4b42      	ldr	r3, [pc, #264]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0302 	and.w	r3, r3, #2
 8001014:	2b00      	cmp	r3, #0
 8001016:	d005      	beq.n	8001024 <HAL_RCC_OscConfig+0x170>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	691b      	ldr	r3, [r3, #16]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d001      	beq.n	8001024 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8001020:	2301      	movs	r3, #1
 8001022:	e1a1      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001024:	4b3c      	ldr	r3, [pc, #240]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	695b      	ldr	r3, [r3, #20]
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	4939      	ldr	r1, [pc, #228]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8001034:	4313      	orrs	r3, r2
 8001036:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001038:	e03a      	b.n	80010b0 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d020      	beq.n	8001084 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001042:	4b36      	ldr	r3, [pc, #216]	; (800111c <HAL_RCC_OscConfig+0x268>)
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff f8d8 	bl	80001fc <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001050:	f7ff f8d4 	bl	80001fc <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e182      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001062:	4b2d      	ldr	r3, [pc, #180]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d0f0      	beq.n	8001050 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800106e:	4b2a      	ldr	r3, [pc, #168]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	4926      	ldr	r1, [pc, #152]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 800107e:	4313      	orrs	r3, r2
 8001080:	600b      	str	r3, [r1, #0]
 8001082:	e015      	b.n	80010b0 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001084:	4b25      	ldr	r3, [pc, #148]	; (800111c <HAL_RCC_OscConfig+0x268>)
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108a:	f7ff f8b7 	bl	80001fc <HAL_GetTick>
 800108e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001090:	e008      	b.n	80010a4 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001092:	f7ff f8b3 	bl	80001fc <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e161      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010a4:	4b1c      	ldr	r3, [pc, #112]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1f0      	bne.n	8001092 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0308 	and.w	r3, r3, #8
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d039      	beq.n	8001130 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d019      	beq.n	80010f8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010c4:	4b16      	ldr	r3, [pc, #88]	; (8001120 <HAL_RCC_OscConfig+0x26c>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ca:	f7ff f897 	bl	80001fc <HAL_GetTick>
 80010ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010d0:	e008      	b.n	80010e4 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010d2:	f7ff f893 	bl	80001fc <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d901      	bls.n	80010e4 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e141      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <HAL_RCC_OscConfig+0x264>)
 80010e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d0f0      	beq.n	80010d2 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80010f0:	2001      	movs	r0, #1
 80010f2:	f000 facf 	bl	8001694 <RCC_Delay>
 80010f6:	e01b      	b.n	8001130 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010f8:	4b09      	ldr	r3, [pc, #36]	; (8001120 <HAL_RCC_OscConfig+0x26c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010fe:	f7ff f87d 	bl	80001fc <HAL_GetTick>
 8001102:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001104:	e00e      	b.n	8001124 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001106:	f7ff f879 	bl	80001fc <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d907      	bls.n	8001124 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e127      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
 8001118:	40021000 	.word	0x40021000
 800111c:	42420000 	.word	0x42420000
 8001120:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001124:	4b92      	ldr	r3, [pc, #584]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1ea      	bne.n	8001106 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0304 	and.w	r3, r3, #4
 8001138:	2b00      	cmp	r3, #0
 800113a:	f000 80a6 	beq.w	800128a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800113e:	2300      	movs	r3, #0
 8001140:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001142:	4b8b      	ldr	r3, [pc, #556]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d10d      	bne.n	800116a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800114e:	4b88      	ldr	r3, [pc, #544]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001150:	69db      	ldr	r3, [r3, #28]
 8001152:	4a87      	ldr	r2, [pc, #540]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001158:	61d3      	str	r3, [r2, #28]
 800115a:	4b85      	ldr	r3, [pc, #532]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001166:	2301      	movs	r3, #1
 8001168:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800116a:	4b82      	ldr	r3, [pc, #520]	; (8001374 <HAL_RCC_OscConfig+0x4c0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001172:	2b00      	cmp	r3, #0
 8001174:	d118      	bne.n	80011a8 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001176:	4b7f      	ldr	r3, [pc, #508]	; (8001374 <HAL_RCC_OscConfig+0x4c0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a7e      	ldr	r2, [pc, #504]	; (8001374 <HAL_RCC_OscConfig+0x4c0>)
 800117c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001180:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001182:	f7ff f83b 	bl	80001fc <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800118a:	f7ff f837 	bl	80001fc <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b64      	cmp	r3, #100	; 0x64
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e0e5      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800119c:	4b75      	ldr	r3, [pc, #468]	; (8001374 <HAL_RCC_OscConfig+0x4c0>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d106      	bne.n	80011be <HAL_RCC_OscConfig+0x30a>
 80011b0:	4b6f      	ldr	r3, [pc, #444]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	4a6e      	ldr	r2, [pc, #440]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	6213      	str	r3, [r2, #32]
 80011bc:	e02d      	b.n	800121a <HAL_RCC_OscConfig+0x366>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d10c      	bne.n	80011e0 <HAL_RCC_OscConfig+0x32c>
 80011c6:	4b6a      	ldr	r3, [pc, #424]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011c8:	6a1b      	ldr	r3, [r3, #32]
 80011ca:	4a69      	ldr	r2, [pc, #420]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011cc:	f023 0301 	bic.w	r3, r3, #1
 80011d0:	6213      	str	r3, [r2, #32]
 80011d2:	4b67      	ldr	r3, [pc, #412]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	4a66      	ldr	r2, [pc, #408]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011d8:	f023 0304 	bic.w	r3, r3, #4
 80011dc:	6213      	str	r3, [r2, #32]
 80011de:	e01c      	b.n	800121a <HAL_RCC_OscConfig+0x366>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	2b05      	cmp	r3, #5
 80011e6:	d10c      	bne.n	8001202 <HAL_RCC_OscConfig+0x34e>
 80011e8:	4b61      	ldr	r3, [pc, #388]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011ea:	6a1b      	ldr	r3, [r3, #32]
 80011ec:	4a60      	ldr	r2, [pc, #384]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011ee:	f043 0304 	orr.w	r3, r3, #4
 80011f2:	6213      	str	r3, [r2, #32]
 80011f4:	4b5e      	ldr	r3, [pc, #376]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011f6:	6a1b      	ldr	r3, [r3, #32]
 80011f8:	4a5d      	ldr	r2, [pc, #372]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80011fa:	f043 0301 	orr.w	r3, r3, #1
 80011fe:	6213      	str	r3, [r2, #32]
 8001200:	e00b      	b.n	800121a <HAL_RCC_OscConfig+0x366>
 8001202:	4b5b      	ldr	r3, [pc, #364]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001204:	6a1b      	ldr	r3, [r3, #32]
 8001206:	4a5a      	ldr	r2, [pc, #360]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001208:	f023 0301 	bic.w	r3, r3, #1
 800120c:	6213      	str	r3, [r2, #32]
 800120e:	4b58      	ldr	r3, [pc, #352]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001210:	6a1b      	ldr	r3, [r3, #32]
 8001212:	4a57      	ldr	r2, [pc, #348]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001214:	f023 0304 	bic.w	r3, r3, #4
 8001218:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d015      	beq.n	800124e <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001222:	f7fe ffeb 	bl	80001fc <HAL_GetTick>
 8001226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001228:	e00a      	b.n	8001240 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800122a:	f7fe ffe7 	bl	80001fc <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	f241 3288 	movw	r2, #5000	; 0x1388
 8001238:	4293      	cmp	r3, r2
 800123a:	d901      	bls.n	8001240 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 800123c:	2303      	movs	r3, #3
 800123e:	e093      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001240:	4b4b      	ldr	r3, [pc, #300]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001242:	6a1b      	ldr	r3, [r3, #32]
 8001244:	f003 0302 	and.w	r3, r3, #2
 8001248:	2b00      	cmp	r3, #0
 800124a:	d0ee      	beq.n	800122a <HAL_RCC_OscConfig+0x376>
 800124c:	e014      	b.n	8001278 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124e:	f7fe ffd5 	bl	80001fc <HAL_GetTick>
 8001252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001254:	e00a      	b.n	800126c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001256:	f7fe ffd1 	bl	80001fc <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	f241 3288 	movw	r2, #5000	; 0x1388
 8001264:	4293      	cmp	r3, r2
 8001266:	d901      	bls.n	800126c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8001268:	2303      	movs	r3, #3
 800126a:	e07d      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800126c:	4b40      	ldr	r3, [pc, #256]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 800126e:	6a1b      	ldr	r3, [r3, #32]
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1ee      	bne.n	8001256 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001278:	7dfb      	ldrb	r3, [r7, #23]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d105      	bne.n	800128a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800127e:	4b3c      	ldr	r3, [pc, #240]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	4a3b      	ldr	r2, [pc, #236]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001284:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001288:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d069      	beq.n	8001366 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001292:	4b37      	ldr	r3, [pc, #220]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f003 030c 	and.w	r3, r3, #12
 800129a:	2b08      	cmp	r3, #8
 800129c:	d061      	beq.n	8001362 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d146      	bne.n	8001334 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012a6:	4b34      	ldr	r3, [pc, #208]	; (8001378 <HAL_RCC_OscConfig+0x4c4>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ac:	f7fe ffa6 	bl	80001fc <HAL_GetTick>
 80012b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012b2:	e008      	b.n	80012c6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012b4:	f7fe ffa2 	bl	80001fc <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d901      	bls.n	80012c6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80012c2:	2303      	movs	r3, #3
 80012c4:	e050      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c6:	4b2a      	ldr	r3, [pc, #168]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1f0      	bne.n	80012b4 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a1b      	ldr	r3, [r3, #32]
 80012d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012da:	d108      	bne.n	80012ee <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012dc:	4b24      	ldr	r3, [pc, #144]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	4921      	ldr	r1, [pc, #132]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80012ea:	4313      	orrs	r3, r2
 80012ec:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012ee:	4b20      	ldr	r3, [pc, #128]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a19      	ldr	r1, [r3, #32]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fe:	430b      	orrs	r3, r1
 8001300:	491b      	ldr	r1, [pc, #108]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001302:	4313      	orrs	r3, r2
 8001304:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001306:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <HAL_RCC_OscConfig+0x4c4>)
 8001308:	2201      	movs	r2, #1
 800130a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130c:	f7fe ff76 	bl	80001fc <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001314:	f7fe ff72 	bl	80001fc <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b02      	cmp	r3, #2
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e020      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001326:	4b12      	ldr	r3, [pc, #72]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f0      	beq.n	8001314 <HAL_RCC_OscConfig+0x460>
 8001332:	e018      	b.n	8001366 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001334:	4b10      	ldr	r3, [pc, #64]	; (8001378 <HAL_RCC_OscConfig+0x4c4>)
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133a:	f7fe ff5f 	bl	80001fc <HAL_GetTick>
 800133e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001340:	e008      	b.n	8001354 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001342:	f7fe ff5b 	bl	80001fc <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d901      	bls.n	8001354 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e009      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001354:	4b06      	ldr	r3, [pc, #24]	; (8001370 <HAL_RCC_OscConfig+0x4bc>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1f0      	bne.n	8001342 <HAL_RCC_OscConfig+0x48e>
 8001360:	e001      	b.n	8001366 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e000      	b.n	8001368 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40021000 	.word	0x40021000
 8001374:	40007000 	.word	0x40007000
 8001378:	42420060 	.word	0x42420060

0800137c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800138a:	4b7e      	ldr	r3, [pc, #504]	; (8001584 <HAL_RCC_ClockConfig+0x208>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0307 	and.w	r3, r3, #7
 8001392:	683a      	ldr	r2, [r7, #0]
 8001394:	429a      	cmp	r2, r3
 8001396:	d910      	bls.n	80013ba <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001398:	4b7a      	ldr	r3, [pc, #488]	; (8001584 <HAL_RCC_ClockConfig+0x208>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f023 0207 	bic.w	r2, r3, #7
 80013a0:	4978      	ldr	r1, [pc, #480]	; (8001584 <HAL_RCC_ClockConfig+0x208>)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013a8:	4b76      	ldr	r3, [pc, #472]	; (8001584 <HAL_RCC_ClockConfig+0x208>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0307 	and.w	r3, r3, #7
 80013b0:	683a      	ldr	r2, [r7, #0]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d001      	beq.n	80013ba <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e0e0      	b.n	800157c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d020      	beq.n	8001408 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0304 	and.w	r3, r3, #4
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d005      	beq.n	80013de <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013d2:	4b6d      	ldr	r3, [pc, #436]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	4a6c      	ldr	r2, [pc, #432]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 80013d8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013dc:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d005      	beq.n	80013f6 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013ea:	4b67      	ldr	r3, [pc, #412]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	4a66      	ldr	r2, [pc, #408]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 80013f0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013f4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f6:	4b64      	ldr	r3, [pc, #400]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	4961      	ldr	r1, [pc, #388]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001404:	4313      	orrs	r3, r2
 8001406:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0301 	and.w	r3, r3, #1
 8001410:	2b00      	cmp	r3, #0
 8001412:	d06a      	beq.n	80014ea <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d107      	bne.n	800142c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141c:	4b5a      	ldr	r3, [pc, #360]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d115      	bne.n	8001454 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e0a7      	b.n	800157c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d107      	bne.n	8001444 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001434:	4b54      	ldr	r3, [pc, #336]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d109      	bne.n	8001454 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e09b      	b.n	800157c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001444:	4b50      	ldr	r3, [pc, #320]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e093      	b.n	800157c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001454:	4b4c      	ldr	r3, [pc, #304]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f023 0203 	bic.w	r2, r3, #3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	4949      	ldr	r1, [pc, #292]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001466:	f7fe fec9 	bl	80001fc <HAL_GetTick>
 800146a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d112      	bne.n	800149a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001474:	e00a      	b.n	800148c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001476:	f7fe fec1 	bl	80001fc <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	f241 3288 	movw	r2, #5000	; 0x1388
 8001484:	4293      	cmp	r3, r2
 8001486:	d901      	bls.n	800148c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e077      	b.n	800157c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800148c:	4b3e      	ldr	r3, [pc, #248]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 030c 	and.w	r3, r3, #12
 8001494:	2b04      	cmp	r3, #4
 8001496:	d1ee      	bne.n	8001476 <HAL_RCC_ClockConfig+0xfa>
 8001498:	e027      	b.n	80014ea <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d11d      	bne.n	80014de <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014a2:	e00a      	b.n	80014ba <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014a4:	f7fe feaa 	bl	80001fc <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e060      	b.n	800157c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014ba:	4b33      	ldr	r3, [pc, #204]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f003 030c 	and.w	r3, r3, #12
 80014c2:	2b08      	cmp	r3, #8
 80014c4:	d1ee      	bne.n	80014a4 <HAL_RCC_ClockConfig+0x128>
 80014c6:	e010      	b.n	80014ea <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014c8:	f7fe fe98 	bl	80001fc <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d901      	bls.n	80014de <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e04e      	b.n	800157c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80014de:	4b2a      	ldr	r3, [pc, #168]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 030c 	and.w	r3, r3, #12
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1ee      	bne.n	80014c8 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <HAL_RCC_ClockConfig+0x208>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0307 	and.w	r3, r3, #7
 80014f2:	683a      	ldr	r2, [r7, #0]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d210      	bcs.n	800151a <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014f8:	4b22      	ldr	r3, [pc, #136]	; (8001584 <HAL_RCC_ClockConfig+0x208>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f023 0207 	bic.w	r2, r3, #7
 8001500:	4920      	ldr	r1, [pc, #128]	; (8001584 <HAL_RCC_ClockConfig+0x208>)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	4313      	orrs	r3, r2
 8001506:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001508:	4b1e      	ldr	r3, [pc, #120]	; (8001584 <HAL_RCC_ClockConfig+0x208>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0307 	and.w	r3, r3, #7
 8001510:	683a      	ldr	r2, [r7, #0]
 8001512:	429a      	cmp	r2, r3
 8001514:	d001      	beq.n	800151a <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e030      	b.n	800157c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	2b00      	cmp	r3, #0
 8001524:	d008      	beq.n	8001538 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001526:	4b18      	ldr	r3, [pc, #96]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	4915      	ldr	r1, [pc, #84]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001534:	4313      	orrs	r3, r2
 8001536:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0308 	and.w	r3, r3, #8
 8001540:	2b00      	cmp	r3, #0
 8001542:	d009      	beq.n	8001558 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001544:	4b10      	ldr	r3, [pc, #64]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	691b      	ldr	r3, [r3, #16]
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	490d      	ldr	r1, [pc, #52]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001554:	4313      	orrs	r3, r2
 8001556:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001558:	f000 f81c 	bl	8001594 <HAL_RCC_GetSysClockFreq>
 800155c:	4601      	mov	r1, r0
 800155e:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <HAL_RCC_ClockConfig+0x20c>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	091b      	lsrs	r3, r3, #4
 8001564:	f003 030f 	and.w	r3, r3, #15
 8001568:	4a08      	ldr	r2, [pc, #32]	; (800158c <HAL_RCC_ClockConfig+0x210>)
 800156a:	5cd3      	ldrb	r3, [r2, r3]
 800156c:	fa21 f303 	lsr.w	r3, r1, r3
 8001570:	4a07      	ldr	r2, [pc, #28]	; (8001590 <HAL_RCC_ClockConfig+0x214>)
 8001572:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001574:	2000      	movs	r0, #0
 8001576:	f7fe fdff 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 800157a:	2300      	movs	r3, #0
}
 800157c:	4618      	mov	r0, r3
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40022000 	.word	0x40022000
 8001588:	40021000 	.word	0x40021000
 800158c:	08001de8 	.word	0x08001de8
 8001590:	20000008 	.word	0x20000008

08001594 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001594:	b490      	push	{r4, r7}
 8001596:	b08a      	sub	sp, #40	; 0x28
 8001598:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800159a:	4b2a      	ldr	r3, [pc, #168]	; (8001644 <HAL_RCC_GetSysClockFreq+0xb0>)
 800159c:	1d3c      	adds	r4, r7, #4
 800159e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015a4:	4b28      	ldr	r3, [pc, #160]	; (8001648 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015a6:	881b      	ldrh	r3, [r3, #0]
 80015a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
 80015ae:	2300      	movs	r3, #0
 80015b0:	61bb      	str	r3, [r7, #24]
 80015b2:	2300      	movs	r3, #0
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015be:	4b23      	ldr	r3, [pc, #140]	; (800164c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	f003 030c 	and.w	r3, r3, #12
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d002      	beq.n	80015d4 <HAL_RCC_GetSysClockFreq+0x40>
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d003      	beq.n	80015da <HAL_RCC_GetSysClockFreq+0x46>
 80015d2:	e02d      	b.n	8001630 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015d4:	4b1e      	ldr	r3, [pc, #120]	; (8001650 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015d6:	623b      	str	r3, [r7, #32]
      break;
 80015d8:	e02d      	b.n	8001636 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	0c9b      	lsrs	r3, r3, #18
 80015de:	f003 030f 	and.w	r3, r3, #15
 80015e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015e6:	4413      	add	r3, r2
 80015e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80015ec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d013      	beq.n	8001620 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015f8:	4b14      	ldr	r3, [pc, #80]	; (800164c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	0c5b      	lsrs	r3, r3, #17
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001606:	4413      	add	r3, r2
 8001608:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800160c:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	4a0f      	ldr	r2, [pc, #60]	; (8001650 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001612:	fb02 f203 	mul.w	r2, r2, r3
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	fbb2 f3f3 	udiv	r3, r2, r3
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
 800161e:	e004      	b.n	800162a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	4a0c      	ldr	r2, [pc, #48]	; (8001654 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001624:	fb02 f303 	mul.w	r3, r2, r3
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800162a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800162c:	623b      	str	r3, [r7, #32]
      break;
 800162e:	e002      	b.n	8001636 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001632:	623b      	str	r3, [r7, #32]
      break;
 8001634:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001636:	6a3b      	ldr	r3, [r7, #32]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3728      	adds	r7, #40	; 0x28
 800163c:	46bd      	mov	sp, r7
 800163e:	bc90      	pop	{r4, r7}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	08001dc0 	.word	0x08001dc0
 8001648:	08001dd0 	.word	0x08001dd0
 800164c:	40021000 	.word	0x40021000
 8001650:	007a1200 	.word	0x007a1200
 8001654:	003d0900 	.word	0x003d0900

08001658 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800165c:	4b02      	ldr	r3, [pc, #8]	; (8001668 <HAL_RCC_GetHCLKFreq+0x10>)
 800165e:	681b      	ldr	r3, [r3, #0]
}
 8001660:	4618      	mov	r0, r3
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	20000008 	.word	0x20000008

0800166c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001670:	f7ff fff2 	bl	8001658 <HAL_RCC_GetHCLKFreq>
 8001674:	4601      	mov	r1, r0
 8001676:	4b05      	ldr	r3, [pc, #20]	; (800168c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	0adb      	lsrs	r3, r3, #11
 800167c:	f003 0307 	and.w	r3, r3, #7
 8001680:	4a03      	ldr	r2, [pc, #12]	; (8001690 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001682:	5cd3      	ldrb	r3, [r2, r3]
 8001684:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001688:	4618      	mov	r0, r3
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40021000 	.word	0x40021000
 8001690:	08001df8 	.word	0x08001df8

08001694 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800169c:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <RCC_Delay+0x34>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a0a      	ldr	r2, [pc, #40]	; (80016cc <RCC_Delay+0x38>)
 80016a2:	fba2 2303 	umull	r2, r3, r2, r3
 80016a6:	0a5b      	lsrs	r3, r3, #9
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	fb02 f303 	mul.w	r3, r2, r3
 80016ae:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80016b0:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	60fa      	str	r2, [r7, #12]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d1f9      	bne.n	80016b0 <RCC_Delay+0x1c>
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	20000008 	.word	0x20000008
 80016cc:	10624dd3 	.word	0x10624dd3

080016d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d07d      	beq.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80016ec:	2300      	movs	r3, #0
 80016ee:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f0:	4b4f      	ldr	r3, [pc, #316]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d10d      	bne.n	8001718 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80016fc:	4b4c      	ldr	r3, [pc, #304]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80016fe:	69db      	ldr	r3, [r3, #28]
 8001700:	4a4b      	ldr	r2, [pc, #300]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001706:	61d3      	str	r3, [r2, #28]
 8001708:	4b49      	ldr	r3, [pc, #292]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800170a:	69db      	ldr	r3, [r3, #28]
 800170c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001714:	2301      	movs	r3, #1
 8001716:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001718:	4b46      	ldr	r3, [pc, #280]	; (8001834 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001720:	2b00      	cmp	r3, #0
 8001722:	d118      	bne.n	8001756 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001724:	4b43      	ldr	r3, [pc, #268]	; (8001834 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a42      	ldr	r2, [pc, #264]	; (8001834 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800172a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800172e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001730:	f7fe fd64 	bl	80001fc <HAL_GetTick>
 8001734:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001736:	e008      	b.n	800174a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001738:	f7fe fd60 	bl	80001fc <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	2b64      	cmp	r3, #100	; 0x64
 8001744:	d901      	bls.n	800174a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e06d      	b.n	8001826 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800174a:	4b3a      	ldr	r3, [pc, #232]	; (8001834 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001752:	2b00      	cmp	r3, #0
 8001754:	d0f0      	beq.n	8001738 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001756:	4b36      	ldr	r3, [pc, #216]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001758:	6a1b      	ldr	r3, [r3, #32]
 800175a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800175e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d02e      	beq.n	80017c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	429a      	cmp	r2, r3
 8001772:	d027      	beq.n	80017c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001774:	4b2e      	ldr	r3, [pc, #184]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001776:	6a1b      	ldr	r3, [r3, #32]
 8001778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800177c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800177e:	4b2e      	ldr	r3, [pc, #184]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001780:	2201      	movs	r2, #1
 8001782:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001784:	4b2c      	ldr	r3, [pc, #176]	; (8001838 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800178a:	4a29      	ldr	r2, [pc, #164]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	2b00      	cmp	r3, #0
 8001798:	d014      	beq.n	80017c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179a:	f7fe fd2f 	bl	80001fc <HAL_GetTick>
 800179e:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017a0:	e00a      	b.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a2:	f7fe fd2b 	bl	80001fc <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e036      	b.n	8001826 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017b8:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d0ee      	beq.n	80017a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80017c4:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	4917      	ldr	r1, [pc, #92]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017d6:	7dfb      	ldrb	r3, [r7, #23]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d105      	bne.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017dc:	4b14      	ldr	r3, [pc, #80]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	4a13      	ldr	r2, [pc, #76]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80017e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d008      	beq.n	8001806 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80017f4:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	490b      	ldr	r1, [pc, #44]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001802:	4313      	orrs	r3, r2
 8001804:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0310 	and.w	r3, r3, #16
 800180e:	2b00      	cmp	r3, #0
 8001810:	d008      	beq.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001812:	4b07      	ldr	r3, [pc, #28]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	4904      	ldr	r1, [pc, #16]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001820:	4313      	orrs	r3, r2
 8001822:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	40007000 	.word	0x40007000
 8001838:	42420440 	.word	0x42420440

0800183c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b08d      	sub	sp, #52	; 0x34
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001844:	4b57      	ldr	r3, [pc, #348]	; (80019a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001846:	f107 040c 	add.w	r4, r7, #12
 800184a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800184c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001850:	4b55      	ldr	r3, [pc, #340]	; (80019a8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001856:	2300      	movs	r3, #0
 8001858:	627b      	str	r3, [r7, #36]	; 0x24
 800185a:	2300      	movs	r3, #0
 800185c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800185e:	2300      	movs	r3, #0
 8001860:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
 8001866:	2300      	movs	r3, #0
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b02      	cmp	r3, #2
 800186e:	f000 8084 	beq.w	800197a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8001872:	2b10      	cmp	r3, #16
 8001874:	d002      	beq.n	800187c <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8001876:	2b01      	cmp	r3, #1
 8001878:	d049      	beq.n	800190e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
  default: 
    {
      break;
 800187a:	e08d      	b.n	8001998 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->CFGR;
 800187c:	4b4b      	ldr	r3, [pc, #300]	; (80019ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8001882:	4b4a      	ldr	r3, [pc, #296]	; (80019ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 8083 	beq.w	8001996 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	0c9b      	lsrs	r3, r3, #18
 8001894:	f003 030f 	and.w	r3, r3, #15
 8001898:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800189c:	4413      	add	r3, r2
 800189e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80018a2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d018      	beq.n	80018e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018ae:	4b3f      	ldr	r3, [pc, #252]	; (80019ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	0c5b      	lsrs	r3, r3, #17
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80018bc:	4413      	add	r3, r2
 80018be:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80018c2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d00d      	beq.n	80018ea <HAL_RCCEx_GetPeriphCLKFreq+0xae>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80018ce:	4a38      	ldr	r2, [pc, #224]	; (80019b0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80018d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80018d6:	6a3b      	ldr	r3, [r7, #32]
 80018d8:	fb02 f303 	mul.w	r3, r2, r3
 80018dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018de:	e004      	b.n	80018ea <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018e0:	6a3b      	ldr	r3, [r7, #32]
 80018e2:	4a34      	ldr	r2, [pc, #208]	; (80019b4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80018e4:	fb02 f303 	mul.w	r3, r2, r3
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80018ea:	4b30      	ldr	r3, [pc, #192]	; (80019ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018f6:	d102      	bne.n	80018fe <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
          frequency = pllclk;
 80018f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018fa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80018fc:	e04b      	b.n	8001996 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
          frequency = (pllclk * 2) / 3;
 80018fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4a2d      	ldr	r2, [pc, #180]	; (80019b8 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8001904:	fba2 2303 	umull	r2, r3, r2, r3
 8001908:	085b      	lsrs	r3, r3, #1
 800190a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800190c:	e043      	b.n	8001996 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      temp_reg = RCC->BDCR;
 800190e:	4b27      	ldr	r3, [pc, #156]	; (80019ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001910:	6a1b      	ldr	r3, [r3, #32]
 8001912:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800191a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800191e:	d108      	bne.n	8001932 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
        frequency = LSE_VALUE;
 800192a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800192e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001930:	e022      	b.n	8001978 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001938:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800193c:	d109      	bne.n	8001952 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
 800193e:	4b1b      	ldr	r3, [pc, #108]	; (80019ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d003      	beq.n	8001952 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        frequency = LSI_VALUE;
 800194a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800194e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001950:	e012      	b.n	8001978 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001958:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800195c:	d109      	bne.n	8001972 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 800195e:	4b13      	ldr	r3, [pc, #76]	; (80019ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
        frequency = HSE_VALUE / 128U;
 800196a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800196e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001970:	e002      	b.n	8001978 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = 0U;
 8001972:	2300      	movs	r3, #0
 8001974:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001976:	e00f      	b.n	8001998 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 8001978:	e00e      	b.n	8001998 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800197a:	f7ff fe77 	bl	800166c <HAL_RCC_GetPCLK2Freq>
 800197e:	4602      	mov	r2, r0
 8001980:	4b0a      	ldr	r3, [pc, #40]	; (80019ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	0b9b      	lsrs	r3, r3, #14
 8001986:	f003 0303 	and.w	r3, r3, #3
 800198a:	3301      	adds	r3, #1
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001992:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001994:	e000      	b.n	8001998 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      break;
 8001996:	bf00      	nop
    }
  }
  return(frequency);
 8001998:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800199a:	4618      	mov	r0, r3
 800199c:	3734      	adds	r7, #52	; 0x34
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd90      	pop	{r4, r7, pc}
 80019a2:	bf00      	nop
 80019a4:	08001dd4 	.word	0x08001dd4
 80019a8:	08001de4 	.word	0x08001de4
 80019ac:	40021000 	.word	0x40021000
 80019b0:	007a1200 	.word	0x007a1200
 80019b4:	003d0900 	.word	0x003d0900
 80019b8:	aaaaaaab 	.word	0xaaaaaaab

080019bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019c2:	f7fe fbc3 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019c6:	f000 f813 	bl	80019f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019ca:	f000 f8a1 	bl	8001b10 <MX_GPIO_Init>
  MX_ADC1_Init();
 80019ce:	f000 f861 	bl	8001a94 <MX_ADC1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_ADC_Start(&hadc1);
 80019d2:	4806      	ldr	r0, [pc, #24]	; (80019ec <main+0x30>)
 80019d4:	f7fe fcf4 	bl	80003c0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 80019d8:	2164      	movs	r1, #100	; 0x64
 80019da:	4804      	ldr	r0, [pc, #16]	; (80019ec <main+0x30>)
 80019dc:	f7fe fd9e 	bl	800051c <HAL_ADC_PollForConversion>
		adcSample = HAL_ADC_GetValue(&hadc1);
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <main+0x30>)
 80019e2:	f7fe fe95 	bl	8000710 <HAL_ADC_GetValue>
 80019e6:	4603      	mov	r3, r0
 80019e8:	80fb      	strh	r3, [r7, #6]
		HAL_ADC_Start(&hadc1);
 80019ea:	e7f2      	b.n	80019d2 <main+0x16>
 80019ec:	2000002c 	.word	0x2000002c

080019f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b094      	sub	sp, #80	; 0x50
 80019f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019fa:	2228      	movs	r2, #40	; 0x28
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 f9ca 	bl	8001d98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a20:	2302      	movs	r3, #2
 8001a22:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a24:	2301      	movs	r3, #1
 8001a26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a28:	2310      	movs	r3, #16
 8001a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff fa3d 	bl	8000eb4 <HAL_RCC_OscConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001a40:	f000 f88e 	bl	8001b60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a44:	230f      	movs	r3, #15
 8001a46:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a54:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a56:	2300      	movs	r3, #0
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff fc8b 	bl	800137c <HAL_RCC_ClockConfig>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001a6c:	f000 f878 	bl	8001b60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a70:	2302      	movs	r3, #2
 8001a72:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a78:	1d3b      	adds	r3, r7, #4
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fe28 	bl	80016d0 <HAL_RCCEx_PeriphCLKConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a86:	f000 f86b 	bl	8001b60 <Error_Handler>
  }
}
 8001a8a:	bf00      	nop
 8001a8c:	3750      	adds	r7, #80	; 0x50
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001aa4:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001aa6:	4a19      	ldr	r2, [pc, #100]	; (8001b0c <MX_ADC1_Init+0x78>)
 8001aa8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001aaa:	4b17      	ldr	r3, [pc, #92]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ab0:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ab6:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001abe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001ac2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ac4:	4b10      	ldr	r3, [pc, #64]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001aca:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ad0:	480d      	ldr	r0, [pc, #52]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001ad2:	f7fe fb9d 	bl	8000210 <HAL_ADC_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001adc:	f000 f840 	bl	8001b60 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001ae0:	2305      	movs	r3, #5
 8001ae2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001ae8:	2305      	movs	r3, #5
 8001aea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aec:	1d3b      	adds	r3, r7, #4
 8001aee:	4619      	mov	r1, r3
 8001af0:	4805      	ldr	r0, [pc, #20]	; (8001b08 <MX_ADC1_Init+0x74>)
 8001af2:	f7fe fe19 	bl	8000728 <HAL_ADC_ConfigChannel>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001afc:	f000 f830 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b00:	bf00      	nop
 8001b02:	3710      	adds	r7, #16
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	2000002c 	.word	0x2000002c
 8001b0c:	40012400 	.word	0x40012400

08001b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b16:	f107 0308 	add.w	r3, r7, #8
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b24:	4b0c      	ldr	r3, [pc, #48]	; (8001b58 <MX_GPIO_Init+0x48>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	4a0b      	ldr	r2, [pc, #44]	; (8001b58 <MX_GPIO_Init+0x48>)
 8001b2a:	f043 0304 	orr.w	r3, r3, #4
 8001b2e:	6193      	str	r3, [r2, #24]
 8001b30:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <MX_GPIO_Init+0x48>)
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	f003 0304 	and.w	r3, r3, #4
 8001b38:	607b      	str	r3, [r7, #4]
 8001b3a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b3c:	2340      	movs	r3, #64	; 0x40
 8001b3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b40:	2303      	movs	r3, #3
 8001b42:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 0308 	add.w	r3, r7, #8
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4804      	ldr	r0, [pc, #16]	; (8001b5c <MX_GPIO_Init+0x4c>)
 8001b4c:	f7ff f854 	bl	8000bf8 <HAL_GPIO_Init>

}
 8001b50:	bf00      	nop
 8001b52:	3718      	adds	r7, #24
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40010800 	.word	0x40010800

08001b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b72:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <HAL_MspInit+0x5c>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	4a14      	ldr	r2, [pc, #80]	; (8001bc8 <HAL_MspInit+0x5c>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	6193      	str	r3, [r2, #24]
 8001b7e:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <HAL_MspInit+0x5c>)
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8a:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <HAL_MspInit+0x5c>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	4a0e      	ldr	r2, [pc, #56]	; (8001bc8 <HAL_MspInit+0x5c>)
 8001b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b94:	61d3      	str	r3, [r2, #28]
 8001b96:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <HAL_MspInit+0x5c>)
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9e:	607b      	str	r3, [r7, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	; (8001bcc <HAL_MspInit+0x60>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	4a04      	ldr	r2, [pc, #16]	; (8001bcc <HAL_MspInit+0x60>)
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	3714      	adds	r7, #20
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40010000 	.word	0x40010000

08001bd0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b088      	sub	sp, #32
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 0310 	add.w	r3, r7, #16
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a14      	ldr	r2, [pc, #80]	; (8001c3c <HAL_ADC_MspInit+0x6c>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d121      	bne.n	8001c34 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bf0:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <HAL_ADC_MspInit+0x70>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	4a12      	ldr	r2, [pc, #72]	; (8001c40 <HAL_ADC_MspInit+0x70>)
 8001bf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bfa:	6193      	str	r3, [r2, #24]
 8001bfc:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <HAL_ADC_MspInit+0x70>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c08:	4b0d      	ldr	r3, [pc, #52]	; (8001c40 <HAL_ADC_MspInit+0x70>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	4a0c      	ldr	r2, [pc, #48]	; (8001c40 <HAL_ADC_MspInit+0x70>)
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	6193      	str	r3, [r2, #24]
 8001c14:	4b0a      	ldr	r3, [pc, #40]	; (8001c40 <HAL_ADC_MspInit+0x70>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001c20:	2360      	movs	r3, #96	; 0x60
 8001c22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c24:	2303      	movs	r3, #3
 8001c26:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c28:	f107 0310 	add.w	r3, r7, #16
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4805      	ldr	r0, [pc, #20]	; (8001c44 <HAL_ADC_MspInit+0x74>)
 8001c30:	f7fe ffe2 	bl	8000bf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c34:	bf00      	nop
 8001c36:	3720      	adds	r7, #32
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40012400 	.word	0x40012400
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40010800 	.word	0x40010800

08001c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr

08001c54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c58:	e7fe      	b.n	8001c58 <HardFault_Handler+0x4>

08001c5a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c5e:	e7fe      	b.n	8001c5e <MemManage_Handler+0x4>

08001c60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c64:	e7fe      	b.n	8001c64 <BusFault_Handler+0x4>

08001c66 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c6a:	e7fe      	b.n	8001c6a <UsageFault_Handler+0x4>

08001c6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c94:	f7fe faa0 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001ca0:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <SystemInit+0x5c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <SystemInit+0x5c>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <SystemInit+0x5c>)
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	4911      	ldr	r1, [pc, #68]	; (8001cf8 <SystemInit+0x5c>)
 8001cb2:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <SystemInit+0x60>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <SystemInit+0x5c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <SystemInit+0x5c>)
 8001cbe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cc6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <SystemInit+0x5c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a0a      	ldr	r2, [pc, #40]	; (8001cf8 <SystemInit+0x5c>)
 8001cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cd2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001cd4:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <SystemInit+0x5c>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	4a07      	ldr	r2, [pc, #28]	; (8001cf8 <SystemInit+0x5c>)
 8001cda:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001cde:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001ce0:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <SystemInit+0x5c>)
 8001ce2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001ce6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ce8:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <SystemInit+0x64>)
 8001cea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cee:	609a      	str	r2, [r3, #8]
#endif 
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	f8ff0000 	.word	0xf8ff0000
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d04:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d06:	e003      	b.n	8001d10 <LoopCopyDataInit>

08001d08 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d08:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001d0a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d0c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d0e:	3104      	adds	r1, #4

08001d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d10:	480a      	ldr	r0, [pc, #40]	; (8001d3c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001d12:	4b0b      	ldr	r3, [pc, #44]	; (8001d40 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001d14:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d16:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d18:	d3f6      	bcc.n	8001d08 <CopyDataInit>
  ldr r2, =_sbss
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	; (8001d44 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001d1c:	e002      	b.n	8001d24 <LoopFillZerobss>

08001d1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001d1e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d20:	f842 3b04 	str.w	r3, [r2], #4

08001d24 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d24:	4b08      	ldr	r3, [pc, #32]	; (8001d48 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d26:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d28:	d3f9      	bcc.n	8001d1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d2a:	f7ff ffb7 	bl	8001c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d2e:	f000 f80f 	bl	8001d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d32:	f7ff fe43 	bl	80019bc <main>
  bx lr
 8001d36:	4770      	bx	lr
  ldr r3, =_sidata
 8001d38:	08001e08 	.word	0x08001e08
  ldr r0, =_sdata
 8001d3c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d40:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001d44:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001d48:	2000005c 	.word	0x2000005c

08001d4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d4c:	e7fe      	b.n	8001d4c <ADC1_2_IRQHandler>
	...

08001d50 <__libc_init_array>:
 8001d50:	b570      	push	{r4, r5, r6, lr}
 8001d52:	2500      	movs	r5, #0
 8001d54:	4e0c      	ldr	r6, [pc, #48]	; (8001d88 <__libc_init_array+0x38>)
 8001d56:	4c0d      	ldr	r4, [pc, #52]	; (8001d8c <__libc_init_array+0x3c>)
 8001d58:	1ba4      	subs	r4, r4, r6
 8001d5a:	10a4      	asrs	r4, r4, #2
 8001d5c:	42a5      	cmp	r5, r4
 8001d5e:	d109      	bne.n	8001d74 <__libc_init_array+0x24>
 8001d60:	f000 f822 	bl	8001da8 <_init>
 8001d64:	2500      	movs	r5, #0
 8001d66:	4e0a      	ldr	r6, [pc, #40]	; (8001d90 <__libc_init_array+0x40>)
 8001d68:	4c0a      	ldr	r4, [pc, #40]	; (8001d94 <__libc_init_array+0x44>)
 8001d6a:	1ba4      	subs	r4, r4, r6
 8001d6c:	10a4      	asrs	r4, r4, #2
 8001d6e:	42a5      	cmp	r5, r4
 8001d70:	d105      	bne.n	8001d7e <__libc_init_array+0x2e>
 8001d72:	bd70      	pop	{r4, r5, r6, pc}
 8001d74:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d78:	4798      	blx	r3
 8001d7a:	3501      	adds	r5, #1
 8001d7c:	e7ee      	b.n	8001d5c <__libc_init_array+0xc>
 8001d7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d82:	4798      	blx	r3
 8001d84:	3501      	adds	r5, #1
 8001d86:	e7f2      	b.n	8001d6e <__libc_init_array+0x1e>
 8001d88:	08001e00 	.word	0x08001e00
 8001d8c:	08001e00 	.word	0x08001e00
 8001d90:	08001e00 	.word	0x08001e00
 8001d94:	08001e04 	.word	0x08001e04

08001d98 <memset>:
 8001d98:	4603      	mov	r3, r0
 8001d9a:	4402      	add	r2, r0
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d100      	bne.n	8001da2 <memset+0xa>
 8001da0:	4770      	bx	lr
 8001da2:	f803 1b01 	strb.w	r1, [r3], #1
 8001da6:	e7f9      	b.n	8001d9c <memset+0x4>

08001da8 <_init>:
 8001da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001daa:	bf00      	nop
 8001dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dae:	bc08      	pop	{r3}
 8001db0:	469e      	mov	lr, r3
 8001db2:	4770      	bx	lr

08001db4 <_fini>:
 8001db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001db6:	bf00      	nop
 8001db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dba:	bc08      	pop	{r3}
 8001dbc:	469e      	mov	lr, r3
 8001dbe:	4770      	bx	lr
