[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.1.150
[EFX-0000 INFO] Compiled: Jun 23 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

-- Analyzing Verilog file '/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "/home/prapti/git_file/UART_RX_TX_DEMO/UART_DEMO.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file '/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file '/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file '/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v' (VERI-1482)
-- Analyzing Verilog file '/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v' (VERI-1482)
-- Analyzing Verilog file '/home/prapti/git_file/UART_RX_TX_DEMO/Top_design.v' (VERI-1482)
INFO: Analysis took 0.0572087 seconds.
INFO: 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 195.96 MB, end = 195.96 MB, delta = 0 MB
INFO: Analysis resident set memory usage: begin = 76.64 MB, end = 77.152 MB, delta = 0.512 MB
INFO: 	Analysis peak resident set memory usage = 2746.64 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
/home/prapti/git_file/UART_RX_TX_DEMO/Top_design.v(1): INFO: compiling module 'Top_design' (VERI-1018)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v(8): INFO: compiling module 'UART_RX' (VERI-1018)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v(72): WARNING: expression size 16 truncated to fit in target size 15 (VERI-1209)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v(83): WARNING: expression size 16 truncated to fit in target size 15 (VERI-1209)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v(94): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v(112): WARNING: expression size 16 truncated to fit in target size 15 (VERI-1209)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v(8): INFO: compiling module 'UART_TX' (VERI-1018)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v(61): WARNING: expression size 16 truncated to fit in target size 15 (VERI-1209)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v(79): WARNING: expression size 16 truncated to fit in target size 15 (VERI-1209)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v(89): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v(109): WARNING: expression size 16 truncated to fit in target size 15 (VERI-1209)
INFO: Elaboration took 0.0444469 seconds.
INFO: 	Elaboration took 0.01 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 195.96 MB, end = 196.488 MB, delta = 0.528 MB
INFO: Elaboration resident set memory usage: begin = 77.152 MB, end = 78.176 MB, delta = 1.024 MB
INFO: 	Elaboration peak resident set memory usage = 2746.64 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file '/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(8): INFO: compiling module 'EFX_ADD' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(21): INFO: compiling module 'EFX_FF' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(38): INFO: compiling module 'EFX_COMB4' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(48): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(57): INFO: compiling module 'EFX_IDDR' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(71): INFO: compiling module 'EFX_ODDR' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(87): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(99): INFO: compiling module 'EFX_LUT4' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(107): INFO: compiling module 'EFX_MULT' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(142): INFO: compiling module 'EFX_DSP48' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(198): INFO: compiling module 'EFX_DSP24' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(251): INFO: compiling module 'EFX_DSP12' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(304): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(364): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(436): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(541): INFO: compiling module 'RAMB5' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(603): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(695): INFO: compiling module 'EFX_RAM10' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(796): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v(926): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0172611 seconds.
INFO: 	Reading Mapping Library took 0.02 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 196.632 MB, end = 197.036 MB, delta = 0.404 MB
INFO: Reading Mapping Library resident set memory usage: begin = 78.944 MB, end = 79.328 MB, delta = 0.384 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 2746.64 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network i_clk with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 41 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 6s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 319, lv: 4, pw: 160.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2746644KB)
INFO: ***** Beginning VDB Netlist Checker ... *****
INFO: VDB Netlist Checker took 0.00396653 seconds.
INFO: 	VDB Netlist Checker took 0.01 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 206.66 MB, end = 206.66 MB, delta = 0 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 96.088 MB, end = 96.088 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 2746.64 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'Top_design' to Verilog file '/home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
