Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 30 04:17:45 2025
| Host         : DESKTOP-V402F34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7z030-ffg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (176)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (176)
---------------------------------
 There are 176 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.200        0.000                      0                47064        0.019        0.000                      0                47064        1.732        0.000                       0                 24355  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.200        0.000                      0                47064        0.019        0.000                      0                47064        1.732        0.000                       0                 24355  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 BLOCK[1].u_data_cul/Di3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[1].u_data_cul/CntVal_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 2.950ns (62.678%)  route 1.757ns (37.322%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 8.417 - 5.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.296     3.807    BLOCK[1].u_data_cul/sys_clk_IBUF_BUFG
    DSP48_X4Y20          DSP48E1                                      r  BLOCK[1].u_data_cul/Di3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      1.565     5.372 r  BLOCK[1].u_data_cul/Di3_reg/P[0]
                         net (fo=1, routed)           0.420     5.793    BLOCK[1].u_data_cul/Di3_reg_n_105
    SLICE_X89Y49         LUT2 (Prop_lut2_I1_O)        0.043     5.836 r  BLOCK[1].u_data_cul/CntVal[3]_i_13__0/O
                         net (fo=1, routed)           0.000     5.836    BLOCK[1].u_data_cul/CntVal[3]_i_13__0_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.103 r  BLOCK[1].u_data_cul/CntVal_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     6.104    BLOCK[1].u_data_cul/CntVal_reg[3]_i_10__0_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.157 r  BLOCK[1].u_data_cul/CntVal_reg[7]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.157    BLOCK[1].u_data_cul/CntVal_reg[7]_i_12__0_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.210 r  BLOCK[1].u_data_cul/CntVal_reg[11]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.210    BLOCK[1].u_data_cul/CntVal_reg[11]_i_12__0_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.263 r  BLOCK[1].u_data_cul/CntVal_reg[15]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    BLOCK[1].u_data_cul/CntVal_reg[15]_i_12__0_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.316 r  BLOCK[1].u_data_cul/CntVal_reg[19]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.316    BLOCK[1].u_data_cul/CntVal_reg[19]_i_12__0_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.369 r  BLOCK[1].u_data_cul/CntVal_reg[23]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.369    BLOCK[1].u_data_cul/CntVal_reg[23]_i_12__0_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.480 r  BLOCK[1].u_data_cul/CntVal_reg[27]_i_12__0/O[2]
                         net (fo=3, routed)           0.520     6.999    BLOCK[1].u_data_cul/p_0_in1_in[23]
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.122     7.121 r  BLOCK[1].u_data_cul/CntVal[27]_i_14__0/O
                         net (fo=2, routed)           0.421     7.543    BLOCK[1].u_data_cul/CntVal[27]_i_14__0_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I1_O)        0.051     7.594 r  BLOCK[1].u_data_cul/CntVal[27]_i_5__0/O
                         net (fo=2, routed)           0.394     7.988    BLOCK[1].u_data_cul/CntVal[27]_i_5__0_n_0
    SLICE_X91Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.360     8.348 r  BLOCK[1].u_data_cul/CntVal_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.348    BLOCK[1].u_data_cul/CntVal_reg[27]_i_1__0_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.514 r  BLOCK[1].u_data_cul/CntVal_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     8.514    BLOCK[1].u_data_cul/p_1_in[29]
    SLICE_X91Y61         FDRE                                         r  BLOCK[1].u_data_cul/CntVal_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.103     8.417    BLOCK[1].u_data_cul/sys_clk_IBUF_BUFG
    SLICE_X91Y61         FDRE                                         r  BLOCK[1].u_data_cul/CntVal_reg[29]/C
                         clock pessimism              0.283     8.701    
                         clock uncertainty           -0.035     8.665    
    SLICE_X91Y61         FDRE (Setup_fdre_C_D)        0.049     8.714    BLOCK[1].u_data_cul/CntVal_reg[29]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 BLOCK[1].u_data_cul/Di3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[1].u_data_cul/CntVal_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 2.933ns (62.543%)  route 1.757ns (37.457%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 8.417 - 5.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.296     3.807    BLOCK[1].u_data_cul/sys_clk_IBUF_BUFG
    DSP48_X4Y20          DSP48E1                                      r  BLOCK[1].u_data_cul/Di3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      1.565     5.372 r  BLOCK[1].u_data_cul/Di3_reg/P[0]
                         net (fo=1, routed)           0.420     5.793    BLOCK[1].u_data_cul/Di3_reg_n_105
    SLICE_X89Y49         LUT2 (Prop_lut2_I1_O)        0.043     5.836 r  BLOCK[1].u_data_cul/CntVal[3]_i_13__0/O
                         net (fo=1, routed)           0.000     5.836    BLOCK[1].u_data_cul/CntVal[3]_i_13__0_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.103 r  BLOCK[1].u_data_cul/CntVal_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.001     6.104    BLOCK[1].u_data_cul/CntVal_reg[3]_i_10__0_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.157 r  BLOCK[1].u_data_cul/CntVal_reg[7]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.157    BLOCK[1].u_data_cul/CntVal_reg[7]_i_12__0_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.210 r  BLOCK[1].u_data_cul/CntVal_reg[11]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.210    BLOCK[1].u_data_cul/CntVal_reg[11]_i_12__0_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.263 r  BLOCK[1].u_data_cul/CntVal_reg[15]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    BLOCK[1].u_data_cul/CntVal_reg[15]_i_12__0_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.316 r  BLOCK[1].u_data_cul/CntVal_reg[19]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.316    BLOCK[1].u_data_cul/CntVal_reg[19]_i_12__0_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.369 r  BLOCK[1].u_data_cul/CntVal_reg[23]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.369    BLOCK[1].u_data_cul/CntVal_reg[23]_i_12__0_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.480 r  BLOCK[1].u_data_cul/CntVal_reg[27]_i_12__0/O[2]
                         net (fo=3, routed)           0.520     6.999    BLOCK[1].u_data_cul/p_0_in1_in[23]
    SLICE_X92Y59         LUT3 (Prop_lut3_I0_O)        0.122     7.121 r  BLOCK[1].u_data_cul/CntVal[27]_i_14__0/O
                         net (fo=2, routed)           0.421     7.543    BLOCK[1].u_data_cul/CntVal[27]_i_14__0_n_0
    SLICE_X90Y59         LUT5 (Prop_lut5_I1_O)        0.051     7.594 r  BLOCK[1].u_data_cul/CntVal[27]_i_5__0/O
                         net (fo=2, routed)           0.394     7.988    BLOCK[1].u_data_cul/CntVal[27]_i_5__0_n_0
    SLICE_X91Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.360     8.348 r  BLOCK[1].u_data_cul/CntVal_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.348    BLOCK[1].u_data_cul/CntVal_reg[27]_i_1__0_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.497 r  BLOCK[1].u_data_cul/CntVal_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     8.497    BLOCK[1].u_data_cul/p_1_in[31]
    SLICE_X91Y61         FDRE                                         r  BLOCK[1].u_data_cul/CntVal_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.103     8.417    BLOCK[1].u_data_cul/sys_clk_IBUF_BUFG
    SLICE_X91Y61         FDRE                                         r  BLOCK[1].u_data_cul/CntVal_reg[31]/C
                         clock pessimism              0.283     8.701    
                         clock uncertainty           -0.035     8.665    
    SLICE_X91Y61         FDRE (Setup_fdre_C_D)        0.049     8.714    BLOCK[1].u_data_cul/CntVal_reg[31]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 BLOCK[0].u_data_cul/Di3_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_data_cul/CntVal_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 2.966ns (63.502%)  route 1.705ns (36.498%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 8.636 - 5.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.509     4.020    BLOCK[0].u_data_cul/sys_clk_IBUF_BUFG
    DSP48_X1Y13          DSP48E1                                      r  BLOCK[0].u_data_cul/Di3_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      1.565     5.585 r  BLOCK[0].u_data_cul/Di3_reg/P[0]
                         net (fo=1, routed)           0.539     6.124    BLOCK[0].u_data_cul/Di3_reg_n_105
    SLICE_X18Y28         LUT2 (Prop_lut2_I1_O)        0.043     6.167 r  BLOCK[0].u_data_cul/CntVal[3]_i_13/O
                         net (fo=1, routed)           0.000     6.167    BLOCK[0].u_data_cul/CntVal[3]_i_13_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.423 r  BLOCK[0].u_data_cul/CntVal_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.423    BLOCK[0].u_data_cul/CntVal_reg[3]_i_10_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.477 r  BLOCK[0].u_data_cul/CntVal_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.477    BLOCK[0].u_data_cul/CntVal_reg[7]_i_12_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.585 r  BLOCK[0].u_data_cul/CntVal_reg[11]_i_12/O[0]
                         net (fo=3, routed)           0.323     6.909    BLOCK[0].u_data_cul/p_0_in1_in[5]
    SLICE_X17Y30         LUT3 (Prop_lut3_I0_O)        0.123     7.032 r  BLOCK[0].u_data_cul/CntVal[7]_i_11/O
                         net (fo=2, routed)           0.524     7.556    BLOCK[0].u_data_cul/CntVal[7]_i_11_n_0
    SLICE_X16Y29         LUT5 (Prop_lut5_I1_O)        0.053     7.609 r  BLOCK[0].u_data_cul/CntVal[7]_i_3/O
                         net (fo=2, routed)           0.319     7.927    BLOCK[0].u_data_cul/CntVal[7]_i_3_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.138     8.065 r  BLOCK[0].u_data_cul/CntVal[7]_i_7/O
                         net (fo=1, routed)           0.000     8.065    BLOCK[0].u_data_cul/CntVal[7]_i_7_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     8.260 r  BLOCK[0].u_data_cul/CntVal_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    BLOCK[0].u_data_cul/CntVal_reg[7]_i_1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.313 r  BLOCK[0].u_data_cul/CntVal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.313    BLOCK[0].u_data_cul/CntVal_reg[11]_i_1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.366 r  BLOCK[0].u_data_cul/CntVal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    BLOCK[0].u_data_cul/CntVal_reg[15]_i_1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.419 r  BLOCK[0].u_data_cul/CntVal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    BLOCK[0].u_data_cul/CntVal_reg[19]_i_1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.472 r  BLOCK[0].u_data_cul/CntVal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.472    BLOCK[0].u_data_cul/CntVal_reg[23]_i_1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.525 r  BLOCK[0].u_data_cul/CntVal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.525    BLOCK[0].u_data_cul/CntVal_reg[27]_i_1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.691 r  BLOCK[0].u_data_cul/CntVal_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.691    BLOCK[0].u_data_cul/p_1_in[29]
    SLICE_X19Y35         FDRE                                         r  BLOCK[0].u_data_cul/CntVal_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.322     8.636    BLOCK[0].u_data_cul/sys_clk_IBUF_BUFG
    SLICE_X19Y35         FDRE                                         r  BLOCK[0].u_data_cul/CntVal_reg[29]/C
                         clock pessimism              0.285     8.922    
                         clock uncertainty           -0.035     8.886    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)        0.049     8.935    BLOCK[0].u_data_cul/CntVal_reg[29]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 3.102ns (84.495%)  route 0.569ns (15.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.456     3.968    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.223     4.191 r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/Q
                         net (fo=1, routed)           0.569     4.760    BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp_n
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[0])
                                                      2.879     7.639 r  BLOCK[0].u_ABCD_cul/temp0__0/PCOUT[0]
                         net (fo=1, routed)           0.000     7.639    BLOCK[0].u_ABCD_cul/temp0__0_n_153
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.325     8.639    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/CLK
                         clock pessimism              0.285     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     7.894    BLOCK[0].u_ABCD_cul/temp_reg__0
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 3.102ns (84.495%)  route 0.569ns (15.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.456     3.968    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.223     4.191 r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/Q
                         net (fo=1, routed)           0.569     4.760    BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp_n
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[10])
                                                      2.879     7.639 r  BLOCK[0].u_ABCD_cul/temp0__0/PCOUT[10]
                         net (fo=1, routed)           0.000     7.639    BLOCK[0].u_ABCD_cul/temp0__0_n_143
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.325     8.639    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/CLK
                         clock pessimism              0.285     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995     7.894    BLOCK[0].u_ABCD_cul/temp_reg__0
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 3.102ns (84.495%)  route 0.569ns (15.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.456     3.968    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.223     4.191 r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/Q
                         net (fo=1, routed)           0.569     4.760    BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp_n
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[11])
                                                      2.879     7.639 r  BLOCK[0].u_ABCD_cul/temp0__0/PCOUT[11]
                         net (fo=1, routed)           0.000     7.639    BLOCK[0].u_ABCD_cul/temp0__0_n_142
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.325     8.639    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/CLK
                         clock pessimism              0.285     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995     7.894    BLOCK[0].u_ABCD_cul/temp_reg__0
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 3.102ns (84.495%)  route 0.569ns (15.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.456     3.968    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.223     4.191 r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/Q
                         net (fo=1, routed)           0.569     4.760    BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp_n
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[12])
                                                      2.879     7.639 r  BLOCK[0].u_ABCD_cul/temp0__0/PCOUT[12]
                         net (fo=1, routed)           0.000     7.639    BLOCK[0].u_ABCD_cul/temp0__0_n_141
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.325     8.639    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/CLK
                         clock pessimism              0.285     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995     7.894    BLOCK[0].u_ABCD_cul/temp_reg__0
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 3.102ns (84.495%)  route 0.569ns (15.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.456     3.968    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.223     4.191 r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/Q
                         net (fo=1, routed)           0.569     4.760    BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp_n
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[13])
                                                      2.879     7.639 r  BLOCK[0].u_ABCD_cul/temp0__0/PCOUT[13]
                         net (fo=1, routed)           0.000     7.639    BLOCK[0].u_ABCD_cul/temp0__0_n_140
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.325     8.639    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/CLK
                         clock pessimism              0.285     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.995     7.894    BLOCK[0].u_ABCD_cul/temp_reg__0
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 3.102ns (84.495%)  route 0.569ns (15.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.456     3.968    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.223     4.191 r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/Q
                         net (fo=1, routed)           0.569     4.760    BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp_n
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[14])
                                                      2.879     7.639 r  BLOCK[0].u_ABCD_cul/temp0__0/PCOUT[14]
                         net (fo=1, routed)           0.000     7.639    BLOCK[0].u_ABCD_cul/temp0__0_n_139
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.325     8.639    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/CLK
                         clock pessimism              0.285     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.995     7.894    BLOCK[0].u_ABCD_cul/temp_reg__0
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 3.102ns (84.495%)  route 0.569ns (15.505%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.624     2.419    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.512 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.456     3.968    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.223     4.191 r  BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp/Q
                         net (fo=1, routed)           0.569     4.760    BLOCK[0].u_ABCD_cul/temp0__0_i_3_psdsp_n
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[15])
                                                      2.879     7.639 r  BLOCK[0].u_ABCD_cul/temp0__0/PCOUT[15]
                         net (fo=1, routed)           0.000     7.639    BLOCK[0].u_ABCD_cul/temp0__0_n_138
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AD23                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.719     5.719 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.512     7.231    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.314 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       1.325     8.639    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    DSP48_X2Y19          DSP48E1                                      r  BLOCK[0].u_ABCD_cul/temp_reg__0/CLK
                         clock pessimism              0.285     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.995     7.894    BLOCK[0].u_ABCD_cul/temp_reg__0
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 BLOCK[0].u_kr_cul/u_div2/div_stepx[37].u_div_step/div_res_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_kr_cul/u_div2/div_stepx[38].u_div_step/div_res_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.155ns (52.623%)  route 0.140ns (47.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.534     1.405    BLOCK[0].u_kr_cul/u_div2/div_stepx[37].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  BLOCK[0].u_kr_cul/u_div2/div_stepx[37].u_div_step/div_res_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.091     1.496 r  BLOCK[0].u_kr_cul/u_div2/div_stepx[37].u_div_step/div_res_o_reg[9]/Q
                         net (fo=1, routed)           0.140     1.636    BLOCK[0].u_kr_cul/u_div2/div_stepx[37].u_div_step/div_res_t[37]_253[9]
    SLICE_X40Y99         LUT2 (Prop_lut2_I1_O)        0.064     1.700 r  BLOCK[0].u_kr_cul/u_div2/div_stepx[37].u_div_step/div_res_o[10]_i_1__37/O
                         net (fo=1, routed)           0.000     1.700    BLOCK[0].u_kr_cul/u_div2/div_stepx[38].u_div_step/div_res_o_reg[27]_0[10]
    SLICE_X40Y99         FDRE                                         r  BLOCK[0].u_kr_cul/u_div2/div_stepx[38].u_div_step/div_res_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.749     1.942    BLOCK[0].u_kr_cul/u_div2/div_stepx[38].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  BLOCK[0].u_kr_cul/u_div2/div_stepx[38].u_div_step/div_res_o_reg[10]/C
                         clock pessimism             -0.321     1.620    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.061     1.681    BLOCK[0].u_kr_cul/u_div2/div_stepx[38].u_div_step/div_res_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[1].u_kr_cul/u_div2/div_stepx[42].u_div_step/div_res_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.155ns (46.670%)  route 0.177ns (53.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.567     1.438    BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X95Y100        FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDRE (Prop_fdre_C_Q)         0.091     1.529 r  BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o_reg[12]/Q
                         net (fo=1, routed)           0.177     1.706    BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_t[41]_265[12]
    SLICE_X95Y99         LUT2 (Prop_lut2_I1_O)        0.064     1.770 r  BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o[13]_i_1__93/O
                         net (fo=1, routed)           0.000     1.770    BLOCK[1].u_kr_cul/u_div2/div_stepx[42].u_div_step/D[13]
    SLICE_X95Y99         FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[42].u_div_step/div_res_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.783     1.976    BLOCK[1].u_kr_cul/u_div2/div_stepx[42].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X95Y99         FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[42].u_div_step/div_res_o_reg[13]/C
                         clock pessimism             -0.321     1.654    
    SLICE_X95Y99         FDRE (Hold_fdre_C_D)         0.060     1.714    BLOCK[1].u_kr_cul/u_div2/div_stepx[42].u_div_step/div_res_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BLOCK[0].u_ABCD_cul/r_d_t_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/m_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.363%)  route 0.256ns (66.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.579     1.450    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X25Y54         FDRE                                         r  BLOCK[0].u_ABCD_cul/r_d_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.100     1.550 r  BLOCK[0].u_ABCD_cul/r_d_t_reg[6]/Q
                         net (fo=3, routed)           0.256     1.806    BLOCK[0].u_ABCD_cul/r_d_t[6]
    SLICE_X25Y46         LUT6 (Prop_lut6_I0_O)        0.028     1.834 r  BLOCK[0].u_ABCD_cul/m_d[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    BLOCK[0].u_ABCD_cul/m_d[6]
    SLICE_X25Y46         FDRE                                         r  BLOCK[0].u_ABCD_cul/m_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.852     2.045    BLOCK[0].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  BLOCK[0].u_ABCD_cul/m_d_reg[6]/C
                         clock pessimism             -0.329     1.715    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.061     1.776    BLOCK[0].u_ABCD_cul/m_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 BLOCK[1].u_kr_cul/u_div2/div_stepx[40].u_div_step/div_res_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.155ns (45.757%)  route 0.184ns (54.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.568     1.439    BLOCK[1].u_kr_cul/u_div2/div_stepx[40].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X98Y100        FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[40].u_div_step/div_res_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        FDRE (Prop_fdre_C_Q)         0.091     1.530 r  BLOCK[1].u_kr_cul/u_div2/div_stepx[40].u_div_step/div_res_o_reg[20]/Q
                         net (fo=1, routed)           0.184     1.714    BLOCK[1].u_kr_cul/u_div2/div_stepx[40].u_div_step/div_res_t[40]_262[20]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.064     1.778 r  BLOCK[1].u_kr_cul/u_div2/div_stepx[40].u_div_step/div_res_o[21]_i_1__52/O
                         net (fo=1, routed)           0.000     1.778    BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o_reg[30]_0[21]
    SLICE_X98Y99         FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.784     1.977    BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X98Y99         FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o_reg[21]/C
                         clock pessimism             -0.321     1.655    
    SLICE_X98Y99         FDRE (Hold_fdre_C_D)         0.061     1.716    BLOCK[1].u_kr_cul/u_div2/div_stepx[41].u_div_step/div_res_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 BLOCK[1].u_kr_cul/u_div/div_stepx[16].u_div_step/rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[1].u_kr_cul/u_div/div_stepx[17].u_div_step/div_sub_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.178ns (38.935%)  route 0.279ns (61.065%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.528     1.399    BLOCK[1].u_kr_cul/u_div/div_stepx[16].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X60Y147        FDRE                                         r  BLOCK[1].u_kr_cul/u_div/div_stepx[16].u_div_step/rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y147        FDRE (Prop_fdre_C_Q)         0.100     1.499 r  BLOCK[1].u_kr_cul/u_div/div_stepx[16].u_div_step/rdy_reg/Q
                         net (fo=47, routed)          0.279     1.779    BLOCK[1].u_kr_cul/u_div/div_stepx[16].u_div_step/rdy_t_16
    SLICE_X66Y156        LUT4 (Prop_lut4_I3_O)        0.028     1.807 r  BLOCK[1].u_kr_cul/u_div/div_stepx[16].u_div_step/div_sub_o[28]_i_10__2/O
                         net (fo=1, routed)           0.000     1.807    BLOCK[1].u_kr_cul/u_div/div_stepx[16].u_div_step/div_sub_o[28]_i_10__2_n_0
    SLICE_X66Y156        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.857 r  BLOCK[1].u_kr_cul/u_div/div_stepx[16].u_div_step/div_sub_o_reg[28]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     1.857    BLOCK[1].u_kr_cul/u_div/div_stepx[17].u_div_step/div_sub_o_reg[42]_1[1]
    SLICE_X66Y156        FDRE                                         r  BLOCK[1].u_kr_cul/u_div/div_stepx[17].u_div_step/div_sub_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.837     2.030    BLOCK[1].u_kr_cul/u_div/div_stepx[17].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X66Y156        FDRE                                         r  BLOCK[1].u_kr_cul/u_div/div_stepx[17].u_div_step/div_sub_o_reg[25]/C
                         clock pessimism             -0.329     1.700    
    SLICE_X66Y156        FDRE (Hold_fdre_C_D)         0.092     1.792    BLOCK[1].u_kr_cul/u_div/div_stepx[17].u_div_step/div_sub_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 BLOCK[1].u_kr_cul/u_mult2/mult_stepx[17].u_mult_step/mult1_acco_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[1].u_kr_cul/u_mult2/mult_stepx[18].u_mult_step/mult1_acco_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.089%)  route 0.171ns (53.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.617     1.488    BLOCK[1].u_kr_cul/u_mult2/mult_stepx[17].u_mult_step/sys_clk_IBUF_BUFG
    SLICE_X118Y99        FDCE                                         r  BLOCK[1].u_kr_cul/u_mult2/mult_stepx[17].u_mult_step/mult1_acco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y99        FDCE (Prop_fdce_C_Q)         0.118     1.606 r  BLOCK[1].u_kr_cul/u_mult2/mult_stepx[17].u_mult_step/mult1_acco_reg[18]/Q
                         net (fo=1, routed)           0.171     1.777    BLOCK[1].u_kr_cul/u_mult2/mult1_acc_t[17]_35[18]
    SLICE_X117Y100       LUT2 (Prop_lut2_I1_O)        0.028     1.805 r  BLOCK[1].u_kr_cul/u_mult2/mult1_acco[18]_i_1__16/O
                         net (fo=1, routed)           0.000     1.805    BLOCK[1].u_kr_cul/u_mult2/mult_stepx[18].u_mult_step/D[18]
    SLICE_X117Y100       FDCE                                         r  BLOCK[1].u_kr_cul/u_mult2/mult_stepx[18].u_mult_step/mult1_acco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.809     2.002    BLOCK[1].u_kr_cul/u_mult2/mult_stepx[18].u_mult_step/sys_clk_IBUF_BUFG
    SLICE_X117Y100       FDCE                                         r  BLOCK[1].u_kr_cul/u_mult2/mult_stepx[18].u_mult_step/mult1_acco_reg[18]/C
                         clock pessimism             -0.321     1.680    
    SLICE_X117Y100       FDCE (Hold_fdce_C_D)         0.060     1.740    BLOCK[1].u_kr_cul/u_mult2/mult_stepx[18].u_mult_step/mult1_acco_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 BLOCK[1].u_kr_cul/u_div2/div_stepx[19].u_div_step/div_shift_o_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[1].u_kr_cul/u_div2/div_stepx[20].u_div_step/div_shift_o_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.343%)  route 0.107ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.647     1.518    BLOCK[1].u_kr_cul/u_div2/div_stepx[19].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X96Y150        FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[19].u_div_step/div_shift_o_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y150        FDRE (Prop_fdre_C_Q)         0.118     1.636 r  BLOCK[1].u_kr_cul/u_div2/div_stepx[19].u_div_step/div_shift_o_reg[48]/Q
                         net (fo=4, routed)           0.107     1.744    BLOCK[1].u_kr_cul/u_div2/div_stepx[20].u_div_step/D[26]
    SLICE_X95Y149        FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[20].u_div_step/div_shift_o_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.774     1.967    BLOCK[1].u_kr_cul/u_div2/div_stepx[20].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X95Y149        FDRE                                         r  BLOCK[1].u_kr_cul/u_div2/div_stepx[20].u_div_step/div_shift_o_reg[47]/C
                         clock pessimism             -0.329     1.637    
    SLICE_X95Y149        FDRE (Hold_fdre_C_D)         0.041     1.678    BLOCK[1].u_kr_cul/u_div2/div_stepx[20].u_div_step/div_shift_o_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 BLOCK[1].u_ABCD_cul/Ai1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[1].u_ABCD_cul/Ai1_t_reg[31][12]_srl32___BLOCK_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.549     1.420    BLOCK[1].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X87Y66         FDRE                                         r  BLOCK[1].u_ABCD_cul/Ai1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.100     1.520 r  BLOCK[1].u_ABCD_cul/Ai1_reg[12]/Q
                         net (fo=1, routed)           0.136     1.656    BLOCK[1].u_ABCD_cul/Ai1[12]
    SLICE_X86Y64         SRLC32E                                      r  BLOCK[1].u_ABCD_cul/Ai1_t_reg[31][12]_srl32___BLOCK_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.749     1.942    BLOCK[1].u_ABCD_cul/sys_clk_IBUF_BUFG
    SLICE_X86Y64         SRLC32E                                      r  BLOCK[1].u_ABCD_cul/Ai1_t_reg[31][12]_srl32___BLOCK_r_30/CLK
                         clock pessimism             -0.507     1.434    
    SLICE_X86Y64         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.588    BLOCK[1].u_ABCD_cul/Ai1_t_reg[31][12]_srl32___BLOCK_r_30
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 BLOCK[0].u_ABCD_cul/u_div/div_stepx[26].u_div_step/div_sub_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/u_div/div_stepx[27].u_div_step/div_sub_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.130ns (36.262%)  route 0.229ns (63.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.592     1.463    BLOCK[0].u_ABCD_cul/u_div/div_stepx[26].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[26].u_div_step/div_sub_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.100     1.563 r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[26].u_div_step/div_sub_o_reg[23]/Q
                         net (fo=3, routed)           0.229     1.792    BLOCK[0].u_ABCD_cul/u_div/div_stepx[26].u_div_step/div_sub_t[26]_68[23]
    SLICE_X54Y39         LUT2 (Prop_lut2_I1_O)        0.030     1.822 r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[26].u_div_step/div_sub_o[23]_i_1__44/O
                         net (fo=1, routed)           0.000     1.822    BLOCK[0].u_ABCD_cul/u_div/div_stepx[27].u_div_step/D[11]
    SLICE_X54Y39         FDRE                                         r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[27].u_div_step/div_sub_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.814     2.007    BLOCK[0].u_ABCD_cul/u_div/div_stepx[27].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X54Y39         FDRE                                         r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[27].u_div_step/div_sub_o_reg[23]/C
                         clock pessimism             -0.349     1.657    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.096     1.753    BLOCK[0].u_ABCD_cul/u_div/div_stepx[27].u_div_step/div_sub_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 BLOCK[0].u_ABCD_cul/u_div/div_stepx[18].u_div_step/div_sub_o_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLOCK[0].u_ABCD_cul/u_div/div_stepx[19].u_div_step/div_sub_o_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.179ns (44.202%)  route 0.226ns (55.798%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.845    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.551     1.422    BLOCK[0].u_ABCD_cul/u_div/div_stepx[18].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[18].u_div_step/div_sub_o_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.100     1.522 r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[18].u_div_step/div_sub_o_reg[42]/Q
                         net (fo=3, routed)           0.226     1.748    BLOCK[0].u_ABCD_cul/u_div/div_stepx[18].u_div_step/div_sub_t[18]_45[42]
    SLICE_X73Y49         LUT4 (Prop_lut4_I2_O)        0.028     1.776 r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[18].u_div_step/div_sub_o[42]_i_4__66/O
                         net (fo=1, routed)           0.000     1.776    BLOCK[0].u_ABCD_cul/u_div/div_stepx[18].u_div_step/div_sub_o[42]_i_4__66_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.827 r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[18].u_div_step/div_sub_o_reg[42]_i_1__86/O[2]
                         net (fo=1, routed)           0.000     1.827    BLOCK[0].u_ABCD_cul/u_div/div_stepx[19].u_div_step/D[30]
    SLICE_X73Y49         FDRE                                         r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[19].u_div_step/div_sub_o_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD23                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.385     0.385 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.163    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.193 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24370, routed)       0.824     2.017    BLOCK[0].u_ABCD_cul/u_div/div_stepx[19].u_div_step/sys_clk_IBUF_BUFG
    SLICE_X73Y49         FDRE                                         r  BLOCK[0].u_ABCD_cul/u_div/div_stepx[19].u_div_step/div_sub_o_reg[42]/C
                         clock pessimism             -0.329     1.687    
    SLICE_X73Y49         FDRE (Hold_fdre_C_D)         0.071     1.758    BLOCK[0].u_ABCD_cul/u_div/div_stepx[19].u_div_step/div_sub_o_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X1Y12   BLOCK[0].u_data_cul/Bi1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X5Y25   BLOCK[1].u_data_cul/Bi1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y11   BLOCK[0].u_data_cul/Ci1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X5Y28   BLOCK[1].u_data_cul/Ci1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X1Y17   BLOCK[0].u_data_cul/Di1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X4Y17   BLOCK[1].u_data_cul/Di1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y9    BLOCK[0].u_data_cul/Ci2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X4Y23   BLOCK[1].u_data_cul/Ci2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X1Y15   BLOCK[0].u_data_cul/Di3_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.634         5.000       2.366      DSP48_X4Y19   BLOCK[1].u_data_cul/Di3_reg__0/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X30Y48  BLOCK[0].m_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X30Y48  BLOCK[0].m_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X30Y48  BLOCK[0].m_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X30Y48  BLOCK[0].m_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X32Y43  BLOCK[0].m_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X32Y43  BLOCK[0].m_reg_0_63_24_26/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X32Y43  BLOCK[0].m_reg_0_63_24_26/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X32Y43  BLOCK[0].m_reg_0_63_24_26/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X36Y47  BLOCK[0].m_reg_0_63_27_29/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X36Y47  BLOCK[0].m_reg_0_63_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X12Y39  BLOCK[0].SampleX_reg_r1_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X12Y39  BLOCK[0].SampleX_reg_r1_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X12Y39  BLOCK[0].SampleX_reg_r1_192_255_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X12Y39  BLOCK[0].SampleX_reg_r1_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X26Y39  BLOCK[0].m_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X26Y39  BLOCK[0].m_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X26Y39  BLOCK[0].m_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X26Y39  BLOCK[0].m_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X70Y69  BLOCK[1].SampleX_reg_r1_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         2.500       1.732      SLICE_X70Y69  BLOCK[1].SampleX_reg_r1_192_255_0_2/RAMB/CLK



