<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_processing_system7_0_0_synth_1" LaunchDir="/home/ys/Github/fpga-related/FPGA/zedboard/Vivado/PS_PL/PS_PL.runs/system_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_gpio_0_0_synth_1" LaunchDir="/home/ys/Github/fpga-related/FPGA/zedboard/Vivado/PS_PL/PS_PL.runs/system_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_quad_spi_0_0_synth_1" LaunchDir="/home/ys/Github/fpga-related/FPGA/zedboard/Vivado/PS_PL/PS_PL.runs/system_axi_quad_spi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_rst_ps7_0_100M_0_synth_1" LaunchDir="/home/ys/Github/fpga-related/FPGA/zedboard/Vivado/PS_PL/PS_PL.runs/system_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xbar_0_synth_1" LaunchDir="/home/ys/Github/fpga-related/FPGA/zedboard/Vivado/PS_PL/PS_PL.runs/system_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_0_synth_1" LaunchDir="/home/ys/Github/fpga-related/FPGA/zedboard/Vivado/PS_PL/PS_PL.runs/system_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

