





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-136567.html">
    <link rel="next" href="x86-138798.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-136567.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-138798.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <ul>
                <li><a href="index.html">Instruction set</a></li>
                <li><a href="x86-175915.html">Registers</a></li>
                <li><a href="x86-190707.html">Protection, privilege</a></li>
                <li><a href="x86-224627.html">Exceptions</a></li>
                <li><a href="x86-225699.html">Addressing modes</a></li>
                <li><a href="x86-229455.html">Opcodes</a></li>
                
              </ul>
              <li>FPU</li>
              <ul>
                <li><a href="x86-245307.html">Instruction set</a></li>
                <li><a href="x86-307843.html">Registers, data types</a></li>
                
              </ul>
              <li>MMX</li>
              <ul>
                <li><a href="x86-318646.html">Instruction set</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">SAR             Shift Arithmetic Right               Flags: O D I T S Z A P C</span></span><br /><span class="line">                                                            * - - - * * ? * *</span><br /><span class="line"><span class="ngb">SAR</span> destination,count</span><br /><span class="line"></span><br /><span class="line">                            ┌───────────────┐   ┌────┐</span><br /><span class="line">                Sign bit ──►│  destination  │──►│ CF │</span><br /><span class="line">                            └───────────────┛   └────┛</span><br /><span class="line"></span><br /><span class="line">    SAR shifts the bits of the destination operand downward (toward</span><br /><span class="line">    the least significant bit) by the number of bit positions</span><br /><span class="line">    specified in the second operand (count). As bits are transferred</span><br /><span class="line">    out of the right (low-order) end of the destination, bits equal to</span><br /><span class="line">    the original sign bit are shifted into the left (high-order) end,</span><br /><span class="line">    thereby preserving the sign bit. The carry flag (CF) is set equal</span><br /><span class="line">    to the last bit shifted out of the right end.</span><br /><span class="line"></span><br /><span class="line">    The shift is repeated the number of times indicated by the second</span><br /><span class="line">    operand, which is either an immediate 8-bit value (<span class="ngb">max</span>. 1 on the</span><br /><span class="line">    8086 processor) or the contents of the CL register. To reduce the</span><br /><span class="line">    maximum execution time, the 80186+ uses only the lower 5 bits of</span><br /><span class="line">    the count, limiting the count value to 31; the 8086 uses all 8</span><br /><span class="line">    bits of count.</span><br /><span class="line"></span><br /><span class="line">    If the count operand is not an immediate 1, the overflow flag (OF)</span><br /><span class="line">    is undefined; otherwise SAR resets OF to zero.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    SAR divides a signed integer by a power-of-two. Note that SAR</span><br /><span class="line">    rounds toward negative infinity (not the same as IDIV):</span><br /><span class="line">        mov     al,-1           mov     ax,-1</span><br /><span class="line">        sar     al,1            mov     cl,2</span><br /><span class="line">        ; al = -1               idiv    cl</span><br /><span class="line">                                ; al = 0</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    C0 /7 ib    SAR  r/m8,imm8</span><br /><span class="line">    C1 /7 ib    SAR  r/m16,imm8</span><br /><span class="line">    C1 /7 ib    SAR  r/m32,imm8</span><br /><span class="line">    D0 /7       SAR  r/m8,1</span><br /><span class="line">    D1 /7       SAR  r/m16,1</span><br /><span class="line">    D1 /7       SAR  r/m32,1</span><br /><span class="line">    D2 /7       SAR  r/m8,CL</span><br /><span class="line">    D3 /7       SAR  r/m16,CL</span><br /><span class="line">    D3 /7       SAR  r/m32,CL</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span>   (Identical for SAR, SHR, SAL, and SHL)</span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    reg, 1       2       2       2       2       3       3       1   PU</span><br /><span class="line">    mem, 1    2+d(0,2)  23+EA   15       7       7       4       3   PU</span><br /><span class="line">    reg, cl      2       8+4n    5+n    5+n      3       3       4   NP</span><br /><span class="line">    mem, cl   2+d(0,2) 28+EA+4n 17+n    8+n      7       4       4   NP</span><br /><span class="line">    reg, imm     3       -       5+n    5+n      3       2       1   PU</span><br /><span class="line">    mem, imm  3+d(0,2)   -      17+n    8+n      7       4       3   PU*</span><br /><span class="line"></span><br /><span class="line">       * = not pairable if there is a displacement and immediate</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-149277.html">SHR</a>
            
          </li>
        
          <li>
            
              <a href="x86-132399.html">ROR</a>
            
          </li>
        
          <li>
            
              <a href="x86-117148.html">RCR</a>
            
          </li>
        
          <li>
            
              <a href="x86-150912.html">SHRD</a>
            
          </li>
        
          <li>
            
              <a href="x86-146103.html">SHL</a>
            
          </li>
        
          <li>
            
              <a href="x86-147826.html">SHLD</a>
            
          </li>
        
          <li>
            
              <a href="x86-51378.html">IDIV</a>
            
          </li>
        
          <li>
            
              <a href="x86-179453.html">Flags</a>
            
          </li>
        
      </ul>
    </nav>
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:53</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

