<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 212.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;axi_port_fixed_point/mem_streaming.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;axi_port_fixed_point/utils.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.972 seconds; current allocated memory: 215.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 420 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 91 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 71 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 70 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 69 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 71 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 71 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 71 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 71 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 76 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 73 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 147 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 460 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 214 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 186 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 198 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;load_data(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_uint&lt;160&gt;*)&apos; into &apos;mem_streaming(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)&apos; (axi_port_fixed_point/mem_streaming.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;data_process(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;mem_streaming(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)&apos; (axi_port_fixed_point/mem_streaming.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;send_data(ap_uint&lt;160&gt;*, ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;mem_streaming(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)&apos; (axi_port_fixed_point/mem_streaming.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_9_1&gt; at axi_port_fixed_point/utils.cpp:9:18" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_40_1&gt; at axi_port_fixed_point/utils.cpp:40:19" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_25_1&gt; at axi_port_fixed_point/utils.cpp:25:19" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_28_2&apos; is marked as complete unroll implied by the pipeline pragma (axi_port_fixed_point/utils.cpp:28:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_12_2&apos; is marked as complete unroll implied by the pipeline pragma (axi_port_fixed_point/utils.cpp:12:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_28_2&apos; (axi_port_fixed_point/utils.cpp:28:20) in function &apos;mem_streaming&apos; completely with a factor of 10 (axi_port_fixed_point/mem_streaming.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_12_2&apos; (axi_port_fixed_point/utils.cpp:12:20) in function &apos;mem_streaming&apos; completely with a factor of 10 (axi_port_fixed_point/mem_streaming.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=5 dim=1&apos; for array &apos;data_buf&apos; due to pipeline pragma (axi_port_fixed_point/mem_streaming.cpp:13:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;data_buf&apos;: Cyclic partitioning with factor 5 on dimension 1. (axi_port_fixed_point/mem_streaming.cpp:13:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 5 and bit width 256 in loop &apos;VITIS_LOOP_9_1&apos;(axi_port_fixed_point/utils.cpp:9:18) has been inferred on bundle &apos;in_r&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi_port_fixed_point/utils.cpp:9:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 5 and bit width 256 in loop &apos;VITIS_LOOP_25_1&apos;(axi_port_fixed_point/utils.cpp:25:19) has been inferred on bundle &apos;out_r&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi_port_fixed_point/utils.cpp:25:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.974 seconds; current allocated memory: 217.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 217.422 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 223.625 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 226.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 249.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 269.957 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;mem_streaming&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_9_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_9_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 274.758 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 276.090 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mem_streaming_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 277.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 277.328 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_25_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 277.852 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 277.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mem_streaming&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 278.227 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 278.434 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1&apos; pipeline &apos;VITIS_LOOP_9_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1/m_axi_in_r_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mem_streaming_Pipeline_VITIS_LOOP_9_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 280.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mem_streaming_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;mem_streaming_Pipeline_VITIS_LOOP_40_1&apos; pipeline &apos;VITIS_LOOP_40_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_11_3_16_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mem_streaming_Pipeline_VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.105 seconds; current allocated memory: 283.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1&apos; pipeline &apos;VITIS_LOOP_25_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1/m_axi_out_r_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mem_streaming_Pipeline_VITIS_LOOP_25_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 285.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mem_streaming&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mem_streaming/out_r&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mem_streaming/in_r&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mem_streaming/data_out&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mem_streaming/data_in&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;mem_streaming&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;data_out&apos;, &apos;data_in&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mem_streaming&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;mem_streaming_data_buf_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 289.367 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 293.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 302.625 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for mem_streaming." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for mem_streaming." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.977 seconds; current allocated memory: 90.234 MB." resolution=""/>
</Messages>
