<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyALUTrans.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Top.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="text_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="text_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="text_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="texttop_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="texttop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="texttop_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1670309132" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1670309132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670496726" xil_pn:in_ck="5564552364834662584" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670496726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="AddSub4b.v"/>
      <outfile xil_pn:name="Load_Gen.v"/>
      <outfile xil_pn:name="Mux2to14b.v"/>
      <outfile xil_pn:name="Mux3to14b.v"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="Mux4to1b4.v"/>
      <outfile xil_pn:name="MyRegister4b.v"/>
      <outfile xil_pn:name="Top.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="myAnd2b4.v"/>
      <outfile xil_pn:name="myOR2b4.v"/>
      <outfile xil_pn:name="texttop.v"/>
    </transform>
    <transform xil_pn:end_ts="1670480711" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1363484658382123183" xil_pn:start_ts="1670480711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670480711" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-55629249782838365" xil_pn:start_ts="1670480711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670309132" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1874790471478639785" xil_pn:start_ts="1670309132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670496726" xil_pn:in_ck="5564552364834662584" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670496726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="AddSub4b.v"/>
      <outfile xil_pn:name="Load_Gen.v"/>
      <outfile xil_pn:name="Mux2to14b.v"/>
      <outfile xil_pn:name="Mux3to14b.v"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="Mux4to1b4.v"/>
      <outfile xil_pn:name="MyRegister4b.v"/>
      <outfile xil_pn:name="Top.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="myAnd2b4.v"/>
      <outfile xil_pn:name="myOR2b4.v"/>
      <outfile xil_pn:name="texttop.v"/>
    </transform>
    <transform xil_pn:end_ts="1670496728" xil_pn:in_ck="5564552364834662584" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7090208662794485416" xil_pn:start_ts="1670496726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="texttop_beh.prj"/>
      <outfile xil_pn:name="texttop_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1670496728" xil_pn:in_ck="-3736733147174832549" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9069651816953260155" xil_pn:start_ts="1670496728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="texttop_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
