#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 29 21:36:17 2021
# Process ID: 15976
# Current directory: D:/FPGA_DMA_CONTROLLER/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4388 D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.xpr
# Log file: D:/FPGA_DMA_CONTROLLER/proj/vivado.log
# Journal file: D:/FPGA_DMA_CONTROLLER/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.xpr
INFO: [Project 1-313] Project file moved from 'D:/DMA_CTRL/proj' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1', nor could it be found using path 'D:/DMA_CTRL/proj/DMA_CTRL.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.352 ; gain = 0.000
update_compile_order -fileset sources_1
import_files -norecurse {D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/MM2S_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/DMA_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/READ_CTRL/MM2S_LITE_CTRL.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/READ_CTRL/MM2S_LITE_CTRL.v
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/DMA_READ_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/MM2S_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/LITE_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/READ_CTRL/DMA_READ_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/LITE_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/S2MM_CTRL.v] -no_script -reset -force -quiet
remove_files  {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/DMA_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/MM2S_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/LITE_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/READ_CTRL/DMA_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/LITE_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/S2MM_CTRL.v}
reset_project
import_files -norecurse {D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/MM2S_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/DMA_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v}
update_compile_order -fileset sources_1
import_files -norecurse D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/WRITE_CTRL/S2MM_CTRL.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/WRITE_CTRL/S2MM_CTRL.v
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/LITE_CTRL.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/LITE_CTRL.v
create_bd_design "design_1"
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference DMA_READ_CTRL DMA_READ_CTRL_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference DMA_WRITE_CTRL DMA_WRITE_CTRL_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {0.5 -169 71} [get_bd_cells DMA_READ_CTRL_0]
set_property location {1 -137 311} [get_bd_cells DMA_WRITE_CTRL_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {8} CONFIG.c_mm2s_burst_size {8} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_dma_0]
set_property location {2.5 485 311} [get_bd_cells axi_dma_0]
set_property location {2 484 273} [get_bd_cells axi_dma_0]
set_property location {2 450 50} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_1
endgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_1]
set_property -dict [list CONFIG.c_sg_length_width {26} CONFIG.c_include_mm2s {0} CONFIG.c_include_s2mm {1} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_s_axis_s2mm_tdata_width {8} CONFIG.c_s2mm_burst_size {8}] [get_bd_cells axi_dma_1]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_1]
set_property location {3 557 286} [get_bd_cells axi_dma_1]
set_property location {2 521 302} [get_bd_cells axi_dma_1]
connect_bd_intf_net [get_bd_intf_pins DMA_WRITE_CTRL_0/m_axi_lite] [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
connect_bd_intf_net [get_bd_intf_pins DMA_READ_CTRL_0/m_axi_lite] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {3.5 855 141} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
set_property location {3.5 734 192} [get_bd_cells axi_interconnect_0]
set_property location {3 819 196} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
set_property location {4 1073 194} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1045 220} [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {1 -235 132} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
create_bd_port -dir I -type rst rst_n
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports rst_n]
set_property location {-466 116} [get_bd_ports rst_n]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins DMA_READ_CTRL_0/rst]
connect_bd_net [get_bd_pins DMA_WRITE_CTRL_0/rst] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_dma_1/axi_resetn]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_interconnect_0/S01_ARESETN]
startgroup
make_bd_pins_external  [get_bd_pins DMA_WRITE_CTRL_0/clk]
endgroup
connect_bd_net [get_bd_ports clk_0] [get_bd_pins DMA_READ_CTRL_0/clk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_dma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_dma_1/s_axi_lite_aclk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_dma_1/m_axi_s2mm_aclk]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/S01_ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
set_property name clk [get_bd_ports clk_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_dma_0/mm2s_introut]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_dma_1/s2mm_introut]
endgroup
connect_bd_net [get_bd_pins DMA_WRITE_CTRL_0/s2mm_introut] [get_bd_pins axi_dma_1/s2mm_introut]
connect_bd_net [get_bd_pins DMA_READ_CTRL_0/mm2s_introut] [get_bd_pins axi_dma_0/mm2s_introut]
set_property name read_introut [get_bd_ports mm2s_introut_0]
set_property name write_introut [get_bd_ports s2mm_introut_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
set_property location {6.5 1857 226} [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_dma_1/Data_S2MM' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/DMA_READ_CTRL_0/m_axi_lite' at <0x0000_0000 [ 4K ]>.
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/DMA_WRITE_CTRL_0/m_axi_lite' at <0x0000_0000 [ 4K ]>.
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_1
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_dma_0/axi_resetn(ACTIVE_LOW) and /rst_n(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_dma_1/axi_resetn(ACTIVE_LOW) and /rst_n(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_0/xbar/aresetn(ACTIVE_LOW) and /rst_n(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_interconnect_0/m00_couplers/auto_ds/s_axi_aresetn(ACTIVE_LOW) and /rst_n(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /axi_bram_ctrl_0/s_axi_aresetn(ACTIVE_LOW) and /rst_n(ACTIVE_HIGH)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports rst_n]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_1
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DMA_READ_CTRL_0/dest_addr
/DMA_READ_CTRL_0/byte_num
/DMA_READ_CTRL_0/start
/DMA_WRITE_CTRL_0/dest_addr
/DMA_WRITE_CTRL_0/byte_num
/DMA_WRITE_CTRL_0/start

startgroup
make_bd_pins_external  [get_bd_pins DMA_READ_CTRL_0/dest_addr]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins DMA_READ_CTRL_0/byte_num]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins DMA_READ_CTRL_0/start]
endgroup
set_property name read_dest_addr [get_bd_ports dest_addr_0]
set_property name read_byte_num [get_bd_ports byte_num_0]
set_property name read_start [get_bd_ports start_0]
startgroup
make_bd_pins_external  [get_bd_pins DMA_WRITE_CTRL_0/dest_addr]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins DMA_WRITE_CTRL_0/byte_num]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins DMA_WRITE_CTRL_0/start]
endgroup
set_property name write_dest_addr [get_bd_ports dest_addr_0]
set_property name write_byte_num [get_bd_ports byte_num_0]
set_property name write_start [get_bd_ports start_0]
save_bd_design
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_1
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM]
endgroup
set_property name WRITE_DATA [get_bd_intf_ports S_AXIS_S2MM_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
endgroup
set_property name READ_DATA [get_bd_intf_ports M_AXIS_MM2S_0]
save_bd_design
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_READ_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_WRITE_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
Exporting to file D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.090 ; gain = 169.762
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_axi_dma_1_0_synth_1 design_1_axi_bram_ctrl_0_0_synth_1 design_1_xbar_0_synth_1 design_1_util_vector_logic_0_0_synth_1 design_1_blk_mem_gen_0_0_synth_1 design_1_auto_ds_0_synth_1 -jobs 8
[Sat May 29 22:04:07 2021] Launched design_1_DMA_READ_CTRL_0_0_synth_1, design_1_DMA_WRITE_CTRL_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axi_dma_1_0_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_xbar_0_synth_1, design_1_util_vector_logic_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_auto_ds_0_synth_1...
Run output will be captured here:
design_1_DMA_READ_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_READ_CTRL_0_0_synth_1/runme.log
design_1_DMA_WRITE_CTRL_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_dma_1_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_axi_dma_1_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_xbar_0_synth_1/runme.log
design_1_util_vector_logic_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_auto_ds_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_auto_ds_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_dma_1/Data_S2MM' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/DMA_READ_CTRL_0/m_axi_lite' at <0x0000_0000 [ 4K ]>.
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/DMA_WRITE_CTRL_0/m_axi_lite' at <0x0000_0000 [ 4K ]>.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1713.867 ; gain = 0.508
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property range 32K [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 32K [get_bd_addr_segs {axi_dma_1/Data_S2MM/SEG_axi_bram_ctrl_0_Mem0}]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_dma_1/Data_S2MM' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/DMA_READ_CTRL_0/m_axi_lite' at <0x0000_0000 [ 4K ]>.
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/DMA_WRITE_CTRL_0/m_axi_lite' at <0x0000_0000 [ 4K ]>.
set_property range 16K [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_axi_bram_ctrl_0_Mem0}]
startgroup
exclude_bd_addr_seg [get_bd_addr_segs axi_dma_0/Data_MM2S/SEG_axi_bram_ctrl_0_Mem0]
Excluding slave segment /axi_bram_ctrl_0/S_AXI/Mem0 from address space /axi_dma_0/Data_MM2S.
endgroup
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/axi_dma_1/Data_S2MM' at <0xC000_0000 [ 8K ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/DMA_READ_CTRL_0/m_axi_lite' at <0x0000_0000 [ 4K ]>.
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/DMA_WRITE_CTRL_0/m_axi_lite' at <0x0000_0000 [ 4K ]>.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/axi_dma_1' with propagated value(32). Command ignored
Wrote  : <D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1734.898 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_bram_ctrl_0_0_synth_1 design_1_blk_mem_gen_0_0_synth_1 -jobs 8
[Sat May 29 22:09:05 2021] Launched design_1_axi_bram_ctrl_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1...
Run output will be captured here:
design_1_axi_bram_ctrl_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 29 22:10:22 2021...
