<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T19:25:23.707-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T19:24:40.547-0400"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T19:24:03.217-0400"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:56:23.637-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_19_1': contains subloop(s) that are not unrolled or flattened." projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:56:16.977-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_2' (cpp/StateBuffer.cpp:41:31) in function 'test_state_buffer' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:56:10.145-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_19_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'test_state_buffer' more than one sub loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:56:09.927-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_113_2' (cpp/StateBuffer.hpp:114) in function 'test_state_buffer' completely: variable loop bound." projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:56:09.762-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_85_1' (cpp/StateBuffer.hpp:86) in function 'test_state_buffer' completely: variable loop bound." projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:56:09.000-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_107_1' (cpp/StateBuffer.hpp:107:27) in function 'test_state_buffer' has been removed because the loop is unrolled completely (cpp/StateBuffer.cpp:11:0)" projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:56:08.392-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:51]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.test_state_buffer_buffer_buffer_...&#xA;Compiling module xil_defaultlib.test_state_buffer_buffer_lp_head...&#xA;Compiling module xil_defaultlib.test_state_buffer_flow_control_l...&#xA;Compiling module xil_defaultlib.test_state_buffer_test_state_buf...&#xA;Compiling module xil_defaultlib.test_state_buffer_control_s_axi&#xA;Compiling module xil_defaultlib.test_state_buffer_mux_21_32_1_1(...&#xA;Compiling module xil_defaultlib.test_state_buffer_regslice_both(...&#xA;Compiling module xil_defaultlib.test_state_buffer_regslice_both&#xA;Compiling module xil_defaultlib.test_state_buffer&#xA;Compiling module xil_defaultlib.fifo(DEPTH=7,WIDTH=96)&#xA;Compiling module xil_defaultlib.AESL_axi_s_in_stream&#xA;Compiling module xil_defaultlib.fifo(DEPTH=67,WIDTH=32)&#xA;Compiling module xil_defaultlib.AESL_axi_s_out_stream&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=276)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_test_state_buffer_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot test_state_buffer&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/test_state_buffer/xsim_script.tcl&#xA;# xsim {test_state_buffer} -autoloadwcfg -tclbatch {test_state_buffer.tcl}&#xA;Time resolution is 1 ps&#xA;source test_state_buffer.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;113000&quot;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;3953000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 3982500 ps : File &quot;/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer.autotb.v&quot; Line 350&#xA;## quit" projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:58:05.196-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:57:10.479-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:57:05.563-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    CPATH&#xA;    LIBRARY_PATH" projectName="pdes_fpga_2" solutionName="solution1" date="2024-07-24T18:57:05.430-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
