<module name="ISP_H3A" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="H3A_PID" acronym="H3A_PID" offset="0x0" width="32" description="PERIPHERAL ID REGISTER">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="TID" width="8" begin="23" end="16" resetval="0x08" description="Peripheral identification: H3A module" range="" rwaccess="R"/>
    <bitfield id="CID" width="8" begin="15" end="8" resetval="0xFE" description="Class identification: Camera ISP" range="" rwaccess="R"/>
    <bitfield id="PREV" width="8" begin="7" end="0" resetval="TI internal data" description="Peripheral revision number" range="" rwaccess="R"/>
  </register>
  <register id="H3A_PCR" acronym="H3A_PCR" offset="0x4" width="32" description="PERIPHERAL CONTROL REGISTER">
    <bitfield id="AVE2LMT" width="10" begin="31" end="22" resetval="0x3FF" description="AE AWB saturation limit. All pixels in a block are compared to this limit. If one pixel is above the limit, the block is considered saturated." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="BUSYAEAWB" width="1" begin="18" end="18" resetval="0x0" description="AE AWB busy" range="" rwaccess="R">
      <bitenum value="0" token="BUSYAEAWB_0" description="AE AWB not busy"/>
      <bitenum value="1" token="BUSYAEAWB_1" description="AE AWB busy"/>
    </bitfield>
    <bitfield id="AEW_ALAW_EN" width="1" begin="17" end="17" resetval="0x0" description="AE AWB A-Law enable" range="" rwaccess="RW">
      <bitenum value="0" token="AEW_ALAW_EN_0" description="Disable AE AWB A-Law table."/>
      <bitenum value="1" token="AEW_ALAW_EN_1" description="Disable AE AWB A-Law table."/>
    </bitfield>
    <bitfield id="AEW_EN" width="1" begin="16" end="16" resetval="0x0" description="AE AWB enable" range="" rwaccess="RW">
      <bitenum value="0" token="AEW_EN_0" description="Disable AE AWB."/>
      <bitenum value="1" token="AEW_EN_1" description="Enable AE AWB."/>
    </bitfield>
    <bitfield id="BUSYAF" width="1" begin="15" end="15" resetval="0x0" description="AF busy" range="" rwaccess="R">
      <bitenum value="0" token="BUSYAF_0" description="AF not busy."/>
      <bitenum value="1" token="BUSYAF_1" description="AF busy."/>
    </bitfield>
    <bitfield id="FVMODE" width="1" begin="14" end="14" resetval="0x0" description="Focus value accumulation mode" range="" rwaccess="RW">
      <bitenum value="0" token="FVMODE_0" description="Sum mode."/>
      <bitenum value="1" token="FVMODE_1" description="Peak mode."/>
    </bitfield>
    <bitfield id="RGBPOS" width="3" begin="13" end="11" resetval="0x0" description="RGB pixel position in the AF windows" range="" rwaccess="RW">
      <bitenum value="0" token="RGBPOS_0" description="GR and GB as Bayer pattern."/>
      <bitenum value="1" token="RGBPOS_1" description="RG and GB as Bayer pattern."/>
      <bitenum value="2" token="RGBPOS_2" description="GR and BG as Bayer pattern."/>
      <bitenum value="3" token="RGBPOS_3" description="RG and BG as Bayer pattern."/>
      <bitenum value="4" token="RGBPOS_4" description="GG and RB as Bayer pattern."/>
      <bitenum value="5" token="RGBPOS_5" description="RB and GG as Bayer pattern."/>
    </bitfield>
    <bitfield id="MED_TH" width="8" begin="10" end="3" resetval="0xFF" description="Median filter threshold" range="" rwaccess="RW"/>
    <bitfield id="AF_MED_EN" width="1" begin="2" end="2" resetval="0x0" description="AF median filter enable" range="" rwaccess="RW">
      <bitenum value="0" token="AF_MED_EN_0" description="Disable autofocus median filter"/>
      <bitenum value="1" token="AF_MED_EN_1" description="Enable autofocus median filter"/>
    </bitfield>
    <bitfield id="AF_ALAW_EN" width="1" begin="1" end="1" resetval="0x0" description="AF A-Law table enable" range="" rwaccess="RW">
      <bitenum value="0" token="AF_ALAW_EN_0" description="Disable autofocus A-Law table."/>
      <bitenum value="1" token="AF_ALAW_EN_1" description="Enable autofocus A-Law table."/>
    </bitfield>
    <bitfield id="AF_EN" width="1" begin="0" end="0" resetval="0x0" description="AF enable" range="" rwaccess="RW">
      <bitenum value="0" token="AF_EN_0" description="Disable autofocus"/>
      <bitenum value="1" token="AF_EN_1" description="Enable autofocus"/>
    </bitfield>
  </register>
  <register id="H3A_AFPAX1" acronym="H3A_AFPAX1" offset="0x8" width="32" description="AF PAXEL CONFIGURATION">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAXW" width="7" begin="22" end="16" resetval="0x00" description="Paxel width. The paxel width is set by 2 x (PAXW+1). The paxel-width range varies from 2 to 256. The paxel width must be set to a minimum value of 16 pixels." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAXH" width="7" begin="6" end="0" resetval="0x00" description="Paxel height. The paxel height is set by 2 x (PAXH+1). The paxel-height range varies from 2 to 256." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFPAX2" acronym="H3A_AFPAX2" offset="0xC" width="32" description="AF PAXEL CONFIGURATION">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="AFINCV" width="4" begin="16" end="13" resetval="0x0" description="AF line increments. The number of lines to skip in a paxel is set by 2 x (AFINCV+1)." range="" rwaccess="RW"/>
    <bitfield id="PAXVC" width="7" begin="12" end="6" resetval="0x00" description="Paxel count in the vertical direction. The number of paxels in the vertical direction is set by PAXVC+1. It is illegal to have more than 128 paxels in the vertical direction. We have: 0= PAXVC = 127." range="" rwaccess="RW"/>
    <bitfield id="PAXHC" width="6" begin="5" end="0" resetval="0x00" description="Paxel count in the horizontal direction. The number of paxels in the horizontal direction is set by PAXHC+1. It is illegal to have more than 36 paxels in the horizontal direction. We have: 0= PAXHC = 35." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFPAXSTART" acronym="H3A_AFPAXSTART" offset="0x10" width="32" description="AF PAXEL START POSITION REGISTER">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAXSH" width="12" begin="27" end="16" resetval="0x000" description="AF paxel horizontal start position. Sets the horizontal position for the first pixel. The range is 1 to 4095. PAXSH must be equal to or greater than (H3A_AFIIRSH.AFIIRSH + 1)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAXSV" width="12" begin="11" end="0" resetval="0x000" description="AF paxel vertical start position. Sets the vertical position for the first pixel. The range is 0 to 4095." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFIIRSH" acronym="H3A_AFIIRSH" offset="0x14" width="32" description="AF IIR HORIZONTAL START POSITION REGISTER">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="IIRSH" width="12" begin="11" end="0" resetval="0x000" description="AF IIR horizontal start position. The range is 0 to 4095. When the horizontal position of a line equals this value the shift registers are cleared on the next pixel." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFBUFST" acronym="H3A_AFBUFST" offset="0x18" width="32" description="AF MEMORY ADDRESS">
    <bitfield id="AFBUFST" width="27" begin="31" end="5" resetval="0x0000000" description="Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF010" acronym="H3A_AFCOEF010" offset="0x1C" width="32" description="IIR FILTER COEF DATA REGISTER - SET 0">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF1" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 1 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF0" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 0 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF032" acronym="H3A_AFCOEF032" offset="0x20" width="32" description="IIR FILTER COEF DATA REGISTER - SET 0">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF3" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 3 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF2" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 2 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF054" acronym="H3A_AFCOEF054" offset="0x24" width="32" description="IIR FILTER COEF DATA REGISTER - SET 0">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF5" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 5 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF4" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 4 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF076" acronym="H3A_AFCOEF076" offset="0x28" width="32" description="IIR FILTER COEF DATA REGISTER - SET 0">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF7" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 7 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF6" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 6 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF098" acronym="H3A_AFCOEF098" offset="0x2C" width="32" description="IIR FILTER COEF DATA REGISTER - SET 0">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF9" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 8 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF8" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 9 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF0010" acronym="H3A_AFCOEF0010" offset="0x30" width="32" description="IIR FILTER COEF DATA REGISTER - SET 0">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF10" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 10 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF110" acronym="H3A_AFCOEF110" offset="0x34" width="32" description="IIR FILTER COEF DATA REGISTER - SET 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF1" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 1 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF0" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 0 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF132" acronym="H3A_AFCOEF132" offset="0x38" width="32" description="IIR FILTER COEF DATA REGISTER - SET 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF3" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 3 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF2" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 2 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF154" acronym="H3A_AFCOEF154" offset="0x3C" width="32" description="IIR FILTER COEF DATA REGISTER - SET 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF5" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 5 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF4" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 4 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF176" acronym="H3A_AFCOEF176" offset="0x40" width="32" description="IIR FILTER COEF DATA REGISTER - SET 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF7" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 7 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF6" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 6 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF198" acronym="H3A_AFCOEF198" offset="0x44" width="32" description="IIR FILTER COEF DATA REGISTER - SET 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF9" width="12" begin="27" end="16" resetval="0x000" description="AF IIR filter coefficient 9 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF8" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 8 (set0) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AFCOEF1010" acronym="H3A_AFCOEF1010" offset="0x48" width="32" description="IIR FILTER COEF DATA REGISTER - SET 1">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="COEFF10" width="12" begin="11" end="0" resetval="0x000" description="AF IIR filter coefficient 10 (set1) The coefficient value is signed in S12Q6 representation. The range is -32 = coeff = 31.96875." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AEWWIN1" acronym="H3A_AEWWIN1" offset="0x4C" width="32" description="AE AWB CONTROL REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="WINH" width="7" begin="30" end="24" resetval="0x00" description="AE AWB window height. The window height is given by 2 x (WINH+1). The final value ranges between 2 to 256 (even values only)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="WINW" width="7" begin="19" end="13" resetval="0x00" description="AE AWB window width. The window width is given by 2 x (WINW+1). The final value ranges between 2 to 256 (even values only)." range="" rwaccess="RW"/>
    <bitfield id="WINVC" width="7" begin="12" end="6" resetval="0x00" description="AE AWB vertical window count The number of windows in the vertical direction is set by WINVC + 1. The maximum number of vertical windows in a frame must not exceed 128." range="" rwaccess="RW"/>
    <bitfield id="WINHC" width="6" begin="5" end="0" resetval="0x00" description="AE AWB horizontal window count. The number of horizontal windows is set by WINHC + 1. The maximum number of horizontal windows in a frame must not exceed 36." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AEWINSTART" acronym="H3A_AEWINSTART" offset="0x50" width="32" description="AE AWB START POSITION REGISTER">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="WINSV" width="12" begin="27" end="16" resetval="0x000" description="AE AWB vertical window start position. Sets the first line for the first window. The range is 0 to 4095." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="WINSH" width="12" begin="11" end="0" resetval="0x000" description="AE AWB horizontal window start position. Sets the horizontal position for the first window on each line. The range is 0 to 4095." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AEWINBLK" acronym="H3A_AEWINBLK" offset="0x54" width="32" description="BLACK LINE REGISTER">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="WINSV" width="12" begin="27" end="16" resetval="0x000" description="AE AWB vertical window start position for the single black line of windows. Sets the first line for the single black line of windows. The range is 0 to 4095. Note that the horizontal start and the horizontal number of windows is similar to the regular windows." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="WINH" width="7" begin="6" end="0" resetval="0x00" description="AE AWB window height for the single black line of windows. The window height is set by 2 x (WINH + 1). The range is 2 to 256 (even values only)." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AEWSUBWIN" acronym="H3A_AEWSUBWIN" offset="0x58" width="32" description="AE AWB REGISTER">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="AEWINCV" width="4" begin="11" end="8" resetval="0x0" description="AE AWB vertical sampling point increment. Sets the vertical distance between subsamples. The increment is set by 2 x (AEWINCV+1). The range is 2 to 32 (even values only)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="AEWINCH" width="4" begin="3" end="0" resetval="0x0" description="AE AWB horizontal sampling point increment. Sets the horizontal distance between subsamples. The increment is set by 2 x (AEWINCH+1). The range is 2 to 32 (even values only)." range="" rwaccess="RW"/>
  </register>
  <register id="H3A_AEWBUFST" acronym="H3A_AEWBUFST" offset="0x5C" width="32" description="AE AWB MEMORY ADDRESS">
    <bitfield id="AEWBUFST" width="27" begin="31" end="5" resetval="0x0000000" description="AE AWB memory start address The start address in memory where the AE/AWB data are written. This field can be modified even when the AE/AWB submodule is busy. The change takes place only for the next frame. However, register reads always give the latest value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
  </register>
</module>
