# vlsi_design
Pending 
1. CDF - rtl, verif @ block level 
3. top level RTL integration and verif
