#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jan 22 16:42:26 2025
# Process ID         : 2536
# Current directory  : H:/Users/Pravindu/Xilinx/UART_Module/Transmitter
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21888 H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.xpr
# Log file           : H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/vivado.log
# Journal file       : H:/Users/Pravindu/Xilinx/UART_Module/Transmitter\vivado.jou
# Running On         : DESKTOP-H5RMGH4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12500H
# CPU Frequency      : 3110 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16869 MB
# Swap memory        : 4294 MB
# Total Virtual      : 21164 MB
# Available Virtual  : 4555 MB
#-----------------------------------------------------------
start_gui
open_project H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at H:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at H:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at H:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'H:/Users/Pravindu/Xilinx/UART_For_Basys3_FPGA/Transmitter' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1592.270 ; gain = 360.648
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TransmitterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sim_1/new/TransmitterTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 20 elements; expected 6 [H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:65]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit transmittertb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TransmitterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TransmitterTB_behav -key {Behavioral:sim_1:Functional:TransmitterTB} -tclbatch {TransmitterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TransmitterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TransmitterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1673.738 ; gain = 19.395
run 300 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TransmitterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sim_1/new/TransmitterTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2731.109 ; gain = 0.000
run 30 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.188 ; gain = 0.000
run 30 us
run 30 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.188 ; gain = 0.000
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2734.188 ; gain = 0.000
run 30 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.188 ; gain = 0.000
run 30 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2734.188 ; gain = 0.000
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
ERROR: [VRFC 10-4982] syntax error near ';' [H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:113]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd:47]
INFO: [VRFC 10-8704] VHDL file 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2742.523 ; gain = 0.000
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2742.523 ; gain = 0.000
run 30 ms
add_bp {H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd} 114
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 50 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 114
step
Stopped at time : 55 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sim_1/new/TransmitterTB.vhd" Line 77
step
Stopped at time : 55 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sim_1/new/TransmitterTB.vhd" Line 78
step
Stopped at time : 55 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 85
step
Stopped at time : 55 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 86
step
Stopped at time : 55 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 90
step
Stopped at time : 55 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 103
step
Stopped at time : 55 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 110
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sim_1/new/TransmitterTB.vhd" Line 75
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sim_1/new/TransmitterTB.vhd" Line 76
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 85
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 86
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 90
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 91
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 95
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 103
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 110
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 111
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 112
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 113
step
Stopped at time : 60 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" Line 114
step
Stopped at time : 65 ns : File "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sim_1/new/TransmitterTB.vhd" Line 77
remove_bps -file {H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd} -line 114
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.324 ; gain = 0.000
run 30 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sim_1\new\TransmitterTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Users\Pravindu\Xilinx\UART_Module\Transmitter\Transmitter.srcs\sources_1\new\TransmitterTop.vhd:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.324 ; gain = 0.000
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.324 ; gain = 0.000
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.324 ; gain = 0.000
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sources_1/new/TransmitterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTop'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.324 ; gain = 0.000
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 30 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TransmitterTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.srcs/sim_1/new/TransmitterTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TransmitterTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TransmitterTB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Users/Pravindu/Xilinx/UART_Module/Transmitter/Transmitter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TransmitterTB_behav xil_defaultlib.TransmitterTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TransmitterTop [transmittertop_default]
Compiling architecture behavioral of entity xil_defaultlib.transmittertb
Built simulation snapshot TransmitterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.324 ; gain = 0.000
run 30 ms
