//
// Generated by LLVM NVPTX Back-End
//

.version 6.3
.target sm_75
.address_size 64

	// .globl	fusion_1

.visible .entry fusion_1(
	.param .u64 fusion_1_param_0,
	.param .u64 fusion_1_param_1
)
.reqntid 250, 1, 1
{
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<57>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<49>;
	.reg .b64 	%rd<36>;

	ld.param.u64 	%rd1, [fusion_1_param_0];
	ld.param.u64 	%rd2, [fusion_1_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	mul.wide.u32 	%rd5, %r2, 274877907;
	shr.u64 	%rd6, %rd5, 36;
	cvt.u32.u64 	%r6, %rd6;
	and.b32  	%r7, %r6, 3;
	shr.u64 	%rd7, %rd5, 38;
	cvt.u32.u64 	%r8, %rd7;
	mul.lo.s32 	%r9, %r8, 1000;
	sub.s32 	%r10, %r2, %r9;
	cvt.u16.u32 	%rs1, %r10;
	mul.wide.u16 	%r11, %rs1, -13107;
	shr.u32 	%r12, %r11, 18;
	cvt.u16.u32 	%rs2, %r12;
	mul.lo.s16 	%rs3, %rs2, 5;
	sub.s16 	%rs4, %rs1, %rs3;
	and.b16  	%rs5, %rs2, 255;
	shr.u16 	%rs6, %rs5, 1;
	mul.wide.u16 	%r13, %rs6, 5243;
	shr.u32 	%r14, %r13, 17;
	cvt.u16.u32 	%rs7, %r14;
	mul.lo.s16 	%rs8, %rs7, 50;
	sub.s16 	%rs9, %rs5, %rs8;
	shr.u16 	%rs10, %rs1, 1;
	mul.wide.u16 	%r15, %rs10, -31981;
	shr.u32 	%r16, %r15, 22;
	cvt.u16.u32 	%rs11, %r16;
	and.b16  	%rs12, %rs11, 3;
	mul.lo.s16 	%rs13, %rs12, 5;
	add.s16 	%rs14, %rs13, %rs4;
	cvt.u64.u16 	%rd8, %rs14;
	cvt.u32.u16 	%r17, %rs9;
	mul.wide.u32 	%rd9, %r17, 20;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd3, %rd11;
	ld.global.nc.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd4, %rd13;
	mul.wide.u32 	%rd15, %r3, 274877907;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r18, %rd16;
	mul.lo.s32 	%r19, %r18, 250;
	sub.s32 	%r20, %r3, %r19;
	mad.lo.s32 	%r21, %r7, 250, %r20;
	cvt.u16.u32 	%rs15, %r21;
	mul.wide.u16 	%r22, %rs15, -13107;
	shr.u32 	%r23, %r22, 18;
	cvt.u16.u32 	%rs16, %r23;
	mul.lo.s16 	%rs17, %rs16, 5;
	sub.s16 	%rs18, %rs15, %rs17;
	and.b16  	%rs19, %rs16, 255;
	shr.u16 	%rs20, %rs19, 1;
	mul.wide.u16 	%r24, %rs20, 5243;
	shr.u32 	%r25, %r24, 17;
	cvt.u16.u32 	%rs21, %r25;
	mul.lo.s16 	%rs22, %rs21, 50;
	sub.s16 	%rs23, %rs19, %rs22;
	shr.u16 	%rs24, %rs15, 1;
	mul.wide.u16 	%r26, %rs24, -31981;
	shr.u32 	%r27, %r26, 22;
	cvt.u16.u32 	%rs25, %r27;
	and.b16  	%rs26, %rs25, 3;
	mul.lo.s16 	%rs27, %rs26, 5;
	add.s16 	%rs28, %rs27, %rs18;
	cvt.u64.u16 	%rd17, %rs28;
	cvt.u32.u16 	%r28, %rs23;
	mul.wide.u32 	%rd18, %r28, 20;
	add.s64 	%rd19, %rd18, %rd17;
	shl.b64 	%rd20, %rd19, 1;
	add.s64 	%rd21, %rd3, %rd20;
	ld.global.nc.b16 	%h2, [%rd21];
	cvt.f32.f16 	%f2, %h2;
	mul.wide.u32 	%rd22, %r4, 274877907;
	shr.u64 	%rd23, %rd22, 38;
	cvt.u32.u64 	%r29, %rd23;
	mul.lo.s32 	%r30, %r29, 1000;
	sub.s32 	%r31, %r4, %r30;
	cvt.u16.u32 	%rs29, %r31;
	mul.wide.u16 	%r32, %rs29, -13107;
	shr.u32 	%r33, %r32, 18;
	cvt.u16.u32 	%rs30, %r33;
	mul.lo.s16 	%rs31, %rs30, 5;
	sub.s16 	%rs32, %rs29, %rs31;
	and.b16  	%rs33, %rs30, 255;
	shr.u16 	%rs34, %rs33, 1;
	mul.wide.u16 	%r34, %rs34, 5243;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs35, %r35;
	mul.lo.s16 	%rs36, %rs35, 50;
	sub.s16 	%rs37, %rs33, %rs36;
	shr.u16 	%rs38, %rs29, 1;
	mul.wide.u16 	%r36, %rs38, -31981;
	shr.u32 	%r37, %r36, 22;
	cvt.u16.u32 	%rs39, %r37;
	and.b16  	%rs40, %rs39, 3;
	mul.lo.s16 	%rs41, %rs40, 5;
	add.s16 	%rs42, %rs41, %rs32;
	cvt.u64.u16 	%rd24, %rs42;
	cvt.u32.u16 	%r38, %rs37;
	mul.wide.u32 	%rd25, %r38, 20;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 1;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.nc.b16 	%h3, [%rd28];
	cvt.f32.f16 	%f3, %h3;
	mul.wide.u32 	%rd29, %r5, 274877907;
	shr.u64 	%rd30, %rd29, 38;
	cvt.u32.u64 	%r39, %rd30;
	mul.lo.s32 	%r40, %r39, 1000;
	sub.s32 	%r41, %r5, %r40;
	cvt.u16.u32 	%rs43, %r41;
	mul.wide.u16 	%r42, %rs43, -13107;
	shr.u32 	%r43, %r42, 18;
	cvt.u16.u32 	%rs44, %r43;
	mul.lo.s16 	%rs45, %rs44, 5;
	sub.s16 	%rs46, %rs43, %rs45;
	and.b16  	%rs47, %rs44, 255;
	shr.u16 	%rs48, %rs47, 1;
	mul.wide.u16 	%r44, %rs48, 5243;
	shr.u32 	%r45, %r44, 17;
	cvt.u16.u32 	%rs49, %r45;
	mul.lo.s16 	%rs50, %rs49, 50;
	sub.s16 	%rs51, %rs47, %rs50;
	shr.u16 	%rs52, %rs43, 1;
	mul.wide.u16 	%r46, %rs52, -31981;
	shr.u32 	%r47, %r46, 22;
	cvt.u16.u32 	%rs53, %r47;
	and.b16  	%rs54, %rs53, 3;
	mul.lo.s16 	%rs55, %rs54, 5;
	add.s16 	%rs56, %rs55, %rs46;
	cvt.u64.u16 	%rd31, %rs56;
	cvt.u32.u16 	%r48, %rs51;
	mul.wide.u32 	%rd32, %r48, 20;
	add.s64 	%rd33, %rd32, %rd31;
	shl.b64 	%rd34, %rd33, 1;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.b16 	%h4, [%rd35];
	cvt.f32.f16 	%f4, %h4;
	st.global.v4.f32 	[%rd14], {%f1, %f2, %f3, %f4};
	ret;

}
	// .globl	fusion
.visible .entry fusion(
	.param .u64 fusion_param_0,
	.param .u64 fusion_param_1,
	.param .u64 fusion_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<5>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<54>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<112>;
	.reg .b64 	%rd<52>;

	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %tid.x;
	shl.b32 	%r39, %r37, 8;
	or.b32  	%r40, %r39, %r38;
	setp.lt.u32 	%p1, %r40, 5625;
	@%p1 bra 	LBB1_2;
	bra.uni 	LBB1_1;
LBB1_2:
	ld.param.u64 	%rd16, [fusion_param_0];
	ld.param.u64 	%rd17, [fusion_param_2];
	cvta.to.global.u64 	%rd1, %rd17;
	ld.param.u64 	%rd18, [fusion_param_1];
	cvta.to.global.u64 	%rd51, %rd18;
	cvta.to.global.u64 	%rd3, %rd16;
	shl.b32 	%r1, %r40, 2;
	cvt.u16.u32 	%rs4, %r1;
	mul.wide.u16 	%r41, %rs4, -13107;
	shr.u32 	%r42, %r41, 19;
	cvt.u16.u32 	%rs5, %r42;
	shr.u32 	%r43, %r41, 18;
	cvt.u16.u32 	%rs6, %r43;
	mul.lo.s16 	%rs7, %rs6, 5;
	sub.s16 	%rs8, %rs4, %rs7;
	cvt.u32.u16 	%r2, %rs8;
	mul.wide.u16 	%r44, %rs5, -9611;
	shr.u32 	%r45, %r44, 22;
	cvt.u16.u32 	%rs9, %r45;
	mul.lo.s16 	%rs10, %rs9, 150;
	sub.s16 	%rs11, %rs6, %rs10;
	cvt.u32.u16 	%r3, %rs11;
	shr.u16 	%rs12, %rs4, 1;
	mul.wide.u16 	%r46, %rs12, 11185;
	shr.u32 	%r47, %r46, 22;
	cvt.u16.u32 	%rs13, %r47;
	and.b16  	%rs14, %rs13, 255;
	mul.wide.u16 	%r48, %rs14, -30583;
	shr.u32 	%r49, %r48, 20;
	cvt.u16.u32 	%rs15, %r49;
	mul.lo.s16 	%rs16, %rs15, 30;
	sub.s16 	%rs1, %rs14, %rs16;
	or.b32  	%r50, %r1, 1;
	mul.wide.u32 	%rd19, %r50, -858993459;
	shr.u64 	%rd20, %rd19, 34;
	cvt.u32.u64 	%r51, %rd20;
	mul.lo.s32 	%r52, %r51, 5;
	sub.s32 	%r4, %r50, %r52;
	mul.wide.u32 	%rd21, %r51, 458129845;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r53, %rd22;
	mul.lo.s32 	%r54, %r53, 150;
	sub.s32 	%r5, %r51, %r54;
	or.b32  	%r55, %r1, 2;
	mul.wide.u32 	%rd23, %r55, -858993459;
	shr.u64 	%rd24, %rd23, 34;
	cvt.u32.u64 	%r56, %rd24;
	mul.lo.s32 	%r57, %r56, 5;
	mul.wide.u32 	%rd25, %r56, 458129845;
	shr.u64 	%rd26, %rd25, 36;
	cvt.u32.u64 	%r58, %rd26;
	mul.lo.s32 	%r59, %r58, 150;
	mul.wide.u32 	%rd27, %r55, 91625969;
	shr.u64 	%rd28, %rd27, 36;
	cvt.u32.u64 	%r60, %rd28;
	mul.wide.u32 	%rd29, %r60, -2004318071;
	shr.u64 	%rd30, %rd29, 36;
	cvt.u32.u64 	%r61, %rd30;
	mul.lo.s32 	%r62, %r61, 30;
	sub.s32 	%r8, %r60, %r62;
	or.b32  	%r63, %r1, 3;
	mul.wide.u32 	%rd31, %r63, -858993459;
	shr.u64 	%rd32, %rd31, 34;
	cvt.u32.u64 	%r64, %rd32;
	mul.wide.u32 	%rd33, %r64, 458129845;
	shr.u64 	%rd34, %rd33, 36;
	cvt.u32.u64 	%r66, %rd34;
	mul.wide.u32 	%rd35, %r63, 91625969;
	shr.u64 	%rd36, %rd35, 36;
	cvt.u32.u64 	%r68, %rd36;
	mul.wide.u32 	%rd37, %r68, -2004318071;
	shr.u64 	%rd38, %rd37, 36;
	cvt.u32.u64 	%r69, %rd38;
	mul.lo.s32 	%r70, %r69, 30;
	and.b16  	%rs17, %rs1, 255;
	setp.gt.u16 	%p2, %rs17, 23;
	@%p2 bra 	LBB1_4;
	mul.wide.u16 	%r78, %rs17, -21845;
	shr.u32 	%r79, %r78, 18;
	cvt.u16.u32 	%rs25, %r79;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs1, %rs26;
	mul.lo.s16 	%rs28, %rs25, 5;
	cvt.u32.u16 	%r80, %rs28;
	and.b32  	%r104, %r80, 255;
	and.b16  	%rs29, %rs27, 255;
	mul.wide.u16 	%r105, %rs29, 3000;
	mad.lo.s32 	%r81, %r3, 20, %r2;
	add.s32 	%r82, %r81, %r104;
	add.s32 	%r83, %r82, %r105;
	mul.wide.u32 	%rd40, %r83, 2;
	add.s64 	%rd48, %rd51, %rd40;
	mov.u32 	%r103, 20;
	mov.u64 	%rd49, %rd51;
	bra.uni 	LBB1_5;
LBB1_4:
	add.s16 	%rs18, %rs1, -24;
	and.b16  	%rs19, %rs18, 255;
	mul.wide.u16 	%r72, %rs19, -21845;
	shr.u32 	%r73, %r72, 17;
	cvt.u16.u32 	%rs20, %r73;
	mul.lo.s16 	%rs21, %rs20, 3;
	sub.s16 	%rs22, %rs18, %rs21;
	mul.wide.u16 	%r104, %rs20, 5;
	and.b16  	%rs23, %rs22, 255;
	mul.wide.u16 	%r105, %rs23, 1500;
	mad.lo.s32 	%r74, %r3, 10, %r2;
	add.s32 	%r75, %r74, %r104;
	add.s32 	%r76, %r75, %r105;
	mul.wide.u32 	%rd39, %r76, 2;
	add.s64 	%rd48, %rd1, %rd39;
	mov.u32 	%r103, 10;
	mov.u64 	%rd49, %rd1;
LBB1_5:
	mul.lo.s32 	%r65, %r64, 5;
	mul.lo.s32 	%r67, %r66, 150;
	sub.s32 	%r6, %r55, %r57;
	sub.s32 	%r7, %r56, %r59;
	sub.s32 	%r11, %r68, %r70;
	ld.global.nc.b16 	%h1, [%rd48];
	cvt.f32.f16 	%f1, %h1;
	mul.wide.u32 	%rd41, %r1, 4;
	add.s64 	%rd13, %rd3, %rd41;
	mad.lo.s32 	%r84, %r5, %r103, %r4;
	add.s32 	%r85, %r84, %r104;
	add.s32 	%r86, %r85, %r105;
	mul.wide.u32 	%rd42, %r86, 2;
	add.s64 	%rd43, %rd49, %rd42;
	ld.global.nc.b16 	%h2, [%rd43];
	cvt.f32.f16 	%f2, %h2;
	st.global.v2.f32 	[%rd13], {%f1, %f2};
	setp.gt.u32 	%p3, %r8, 23;
	cvt.u16.u32 	%rs2, %r8;
	@%p3 bra 	LBB1_7;
	and.b16  	%rs36, %rs2, 255;
	mul.wide.u16 	%r89, %rs36, -21845;
	shr.u32 	%r90, %r89, 18;
	cvt.u16.u32 	%rs37, %r90;
	mul.lo.s16 	%rs38, %rs37, 6;
	sub.s16 	%rs39, %rs2, %rs38;
	mul.lo.s16 	%rs40, %rs37, 5;
	cvt.u32.u16 	%r91, %rs40;
	and.b32  	%r107, %r91, 255;
	mul.lo.s32 	%r106, %r7, 20;
	and.b16  	%rs41, %rs39, 255;
	mul.wide.u16 	%r108, %rs41, 3000;
	mov.u64 	%rd50, %rd51;
	bra.uni 	LBB1_8;
LBB1_7:
	add.s16 	%rs30, %rs2, -24;
	and.b16  	%rs31, %rs30, 255;
	mul.wide.u16 	%r87, %rs31, -21845;
	shr.u32 	%r88, %r87, 17;
	cvt.u16.u32 	%rs32, %r88;
	mul.lo.s16 	%rs33, %rs32, 3;
	sub.s16 	%rs34, %rs30, %rs33;
	mul.wide.u16 	%r107, %rs32, 5;
	mul.lo.s32 	%r106, %r7, 10;
	and.b16  	%rs35, %rs34, 255;
	mul.wide.u16 	%r108, %rs35, 1500;
	mov.u64 	%rd50, %rd1;
LBB1_8:
	sub.s32 	%r9, %r63, %r65;
	sub.s32 	%r10, %r64, %r67;
	add.s32 	%r92, %r106, %r6;
	add.s32 	%r93, %r92, %r107;
	add.s32 	%r94, %r93, %r108;
	mul.wide.u32 	%rd44, %r94, 2;
	add.s64 	%rd45, %rd50, %rd44;
	ld.global.nc.b16 	%h3, [%rd45];
	cvt.f32.f16 	%f3, %h3;
	st.global.f32 	[%rd13+8], %f3;
	setp.gt.u32 	%p4, %r11, 23;
	cvt.u16.u32 	%rs3, %r11;
	@%p4 bra 	LBB1_10;
	and.b16  	%rs48, %rs3, 255;
	mul.wide.u16 	%r97, %rs48, -21845;
	shr.u32 	%r98, %r97, 18;
	cvt.u16.u32 	%rs49, %r98;
	mul.lo.s16 	%rs50, %rs49, 6;
	sub.s16 	%rs51, %rs3, %rs50;
	mul.lo.s16 	%rs52, %rs49, 5;
	cvt.u32.u16 	%r99, %rs52;
	and.b32  	%r110, %r99, 255;
	mul.lo.s32 	%r109, %r10, 20;
	and.b16  	%rs53, %rs51, 255;
	mul.wide.u16 	%r111, %rs53, 3000;
	bra.uni 	LBB1_11;
LBB1_10:
	add.s16 	%rs42, %rs3, -24;
	and.b16  	%rs43, %rs42, 255;
	mul.wide.u16 	%r95, %rs43, -21845;
	shr.u32 	%r96, %r95, 17;
	cvt.u16.u32 	%rs44, %r96;
	mul.lo.s16 	%rs45, %rs44, 3;
	sub.s16 	%rs46, %rs42, %rs45;
	mul.wide.u16 	%r110, %rs44, 5;
	mul.lo.s32 	%r109, %r10, 10;
	and.b16  	%rs47, %rs46, 255;
	mul.wide.u16 	%r111, %rs47, 1500;
	mov.u64 	%rd51, %rd1;
LBB1_11:
	add.s32 	%r100, %r109, %r9;
	add.s32 	%r101, %r100, %r110;
	add.s32 	%r102, %r101, %r111;
	mul.wide.u32 	%rd46, %r102, 2;
	add.s64 	%rd47, %rd51, %rd46;
	ld.global.nc.b16 	%h4, [%rd47];
	cvt.f32.f16 	%f4, %h4;
	st.global.f32 	[%rd13+12], %f4;
LBB1_1:
	ret;

}

