

================================================================
== Vivado HLS Report for 'aes_shiftRows'
================================================================
* Date:           Tue Oct 30 16:30:08 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        encrypt
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|      8.76|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  120|  120|  106|  106| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    900|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    727|
|Register         |        -|      -|     591|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     591|   1627|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |sum10_fu_441_p2                |     +    |      0|  0|  39|          32|           4|
    |sum11_fu_452_p2                |     +    |      0|  0|  39|          32|           3|
    |sum1_fu_342_p2                 |     +    |      0|  0|  39|          32|           3|
    |sum2_fu_353_p2                 |     +    |      0|  0|  39|          32|           4|
    |sum3_fu_364_p2                 |     +    |      0|  0|  39|          32|           4|
    |sum4_fu_375_p2                 |     +    |      0|  0|  39|          32|           4|
    |sum5_fu_386_p2                 |     +    |      0|  0|  39|          32|           2|
    |sum6_fu_397_p2                 |     +    |      0|  0|  39|          32|           2|
    |sum7_fu_408_p2                 |     +    |      0|  0|  39|          32|           4|
    |sum8_fu_419_p2                 |     +    |      0|  0|  39|          32|           4|
    |sum9_fu_430_p2                 |     +    |      0|  0|  39|          32|           3|
    |sum_fu_330_p2                  |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage101_11001    |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage104_11001    |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage10_11001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage12_11001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage22_11001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage23_01001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage23_11001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage52_11001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage5_11001      |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage6_11001      |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage7_11001      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1020              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1046              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1079              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1111              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1138              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1164              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1175              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1202              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1238              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1261              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1277              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1304              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1336              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1363              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1395              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1425              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1452              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1482              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1493              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1524              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1554              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1578              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1590              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_2150              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_989               |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_subdone    |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage101_subdone  |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage104_subdone  |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage10_subdone   |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage12_subdone   |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage22_subdone   |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage23_subdone   |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage51_subdone   |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage52_subdone   |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage5_subdone    |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage6_subdone    |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage7_subdone    |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage8_11001      |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage8_subdone    |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage9_11001      |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage9_subdone    |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   8|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 900|         438|          93|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  469|        107|    1|        107|
    |ap_enable_reg_pp0_iter0             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_WREADY   |    9|          2|    1|          2|
    |buf_r_blk_n_AR                      |    9|          2|    1|          2|
    |buf_r_blk_n_AW                      |    9|          2|    1|          2|
    |buf_r_blk_n_B                       |    9|          2|    1|          2|
    |buf_r_blk_n_R                       |    9|          2|    1|          2|
    |buf_r_blk_n_W                       |    9|          2|    1|          2|
    |m_axi_buf_r_ARADDR                  |   56|         13|   32|        416|
    |m_axi_buf_r_AWADDR                  |   56|         13|   32|        416|
    |m_axi_buf_r_WDATA                   |   56|         13|    8|        104|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  727|        166|   83|       1063|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |  106|   0|  106|          0|
    |ap_enable_reg_pp0_iter0_reg         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_ARREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_AWREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_WREADY   |    1|   0|    1|          0|
    |buf_addr_16_read_reg_497            |    8|   0|    8|          0|
    |buf_addr_16_reg_485                 |   32|   0|   32|          0|
    |buf_addr_17_reg_502                 |   32|   0|   32|          0|
    |buf_addr_18_reg_509                 |   32|   0|   32|          0|
    |buf_addr_19_reg_516                 |   32|   0|   32|          0|
    |buf_addr_20_read_reg_535            |    8|   0|    8|          0|
    |buf_addr_20_reg_523                 |   32|   0|   32|          0|
    |buf_addr_21_reg_540                 |   32|   0|   32|          0|
    |buf_addr_22_read_reg_559            |    8|   0|    8|          0|
    |buf_addr_22_reg_547                 |   32|   0|   32|          0|
    |buf_addr_23_reg_564                 |   32|   0|   32|          0|
    |buf_addr_24_reg_571                 |   32|   0|   32|          0|
    |buf_addr_25_reg_578                 |   32|   0|   32|          0|
    |buf_addr_26_read_reg_597            |    8|   0|    8|          0|
    |buf_addr_26_reg_585                 |   32|   0|   32|          0|
    |buf_addr_reg_478                    |   32|   0|   32|          0|
    |buf_offset_read_reg_463             |   32|   0|   32|          0|
    |i_2_reg_530                         |    8|   0|    8|          0|
    |i_reg_492                           |    8|   0|    8|          0|
    |j_1_reg_592                         |    8|   0|    8|          0|
    |j_reg_554                           |    8|   0|    8|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  591|   0|  591|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | aes_shiftRows | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | aes_shiftRows | return value |
|ap_start              |  in |    1| ap_ctrl_hs | aes_shiftRows | return value |
|ap_done               | out |    1| ap_ctrl_hs | aes_shiftRows | return value |
|ap_idle               | out |    1| ap_ctrl_hs | aes_shiftRows | return value |
|ap_ready              | out |    1| ap_ctrl_hs | aes_shiftRows | return value |
|ap_ce                 |  in |    1| ap_ctrl_hs | aes_shiftRows | return value |
|buf_r_blk_n_AR        | out |    1| ap_ctrl_hs | aes_shiftRows | return value |
|buf_r_blk_n_R         | out |    1| ap_ctrl_hs | aes_shiftRows | return value |
|buf_r_blk_n_AW        | out |    1| ap_ctrl_hs | aes_shiftRows | return value |
|buf_r_blk_n_W         | out |    1| ap_ctrl_hs | aes_shiftRows | return value |
|buf_r_blk_n_B         | out |    1| ap_ctrl_hs | aes_shiftRows | return value |
|m_axi_buf_r_AWVALID   | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWREADY   |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWADDR    | out |   32|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWID      | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWLEN     | out |   32|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWSIZE    | out |    3|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWBURST   | out |    2|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWLOCK    | out |    2|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWCACHE   | out |    4|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWPROT    | out |    3|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWQOS     | out |    4|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWREGION  | out |    4|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_AWUSER    | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_WVALID    | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_WREADY    |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_WDATA     | out |    8|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_WSTRB     | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_WLAST     | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_WID       | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_WUSER     | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARVALID   | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARREADY   |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARADDR    | out |   32|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARID      | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARLEN     | out |   32|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARSIZE    | out |    3|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARBURST   | out |    2|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARLOCK    | out |    2|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARCACHE   | out |    4|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARPROT    | out |    3|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARQOS     | out |    4|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARREGION  | out |    4|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_ARUSER    | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_RVALID    |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_RREADY    | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_RDATA     |  in |    8|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_RLAST     |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_RID       |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_RUSER     |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_RRESP     |  in |    2|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_BVALID    |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_BREADY    | out |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_BRESP     |  in |    2|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_BID       |  in |    1|    m_axi   |     buf_r     |    pointer   |
|m_axi_buf_r_BUSER     |  in |    1|    m_axi   |     buf_r     |    pointer   |
|buf_offset            |  in |   32|   ap_none  |   buf_offset  |    scalar    |
+----------------------+-----+-----+------------+---------------+--------------+

