#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May  1 16:06:40 2021
# Process ID: 4838
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4843
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.355 ; gain = 0.000 ; free physical = 109490 ; free virtual = 132723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/85ee/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_31ns_64_5_1' [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/85ee/hdl/verilog/fn1_mul_64s_31ns_64_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_31ns_64_5_1_Multiplier_0' [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/85ee/hdl/verilog/fn1_mul_64s_31ns_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_31ns_64_5_1_Multiplier_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/85ee/hdl/verilog/fn1_mul_64s_31ns_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_31ns_64_5_1' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/85ee/hdl/verilog/fn1_mul_64s_31ns_64_5_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/85ee/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (4#1) [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.355 ; gain = 0.000 ; free physical = 109471 ; free virtual = 132705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.355 ; gain = 0.000 ; free physical = 110156 ; free virtual = 133390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.355 ; gain = 0.000 ; free physical = 110156 ; free virtual = 133390
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.355 ; gain = 0.000 ; free physical = 110186 ; free virtual = 133421
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.094 ; gain = 0.000 ; free physical = 110125 ; free virtual = 133359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2536.062 ; gain = 2.969 ; free physical = 110125 ; free virtual = 133359
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 110192 ; free virtual = 133426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 110192 ; free virtual = 133426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 110192 ; free virtual = 133426
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 110185 ; free virtual = 133420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Multipliers : 
	              32x64  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: Generating DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: register mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
DSP Report: operator mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_64s_31ns_64_5_1_U1/fn1_mul_64s_31ns_64_5_1_Multiplier_0_U/buff1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 110173 ; free virtual = 133411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fn1         | (A2*B2)'           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fn1         | (PCIN>>17)+(A*B2)' | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|fn1         | (A2*B)'            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|fn1         | PCIN+(A2*B2)'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fn1         | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fn1         | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fn1         | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|fn1         | (PCIN+(A2*B2)')'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 110014 ; free virtual = 133252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 110013 ; free virtual = 133251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 109998 ; free virtual = 133236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 109998 ; free virtual = 133236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 109998 ; free virtual = 133236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 109998 ; free virtual = 133236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 109998 ; free virtual = 133236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 109998 ; free virtual = 133236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 109998 ; free virtual = 133236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    30|
|2     |DSP48E1 |     7|
|8     |LUT1    |    50|
|9     |LUT2    |    21|
|10    |LUT3    |    34|
|11    |LUT4    |    10|
|12    |LUT5    |     1|
|13    |LUT6    |     2|
|14    |FDRE    |   167|
|15    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 109998 ; free virtual = 133236
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2536.062 ; gain = 0.000 ; free physical = 110065 ; free virtual = 133303
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.062 ; gain = 141.707 ; free physical = 110065 ; free virtual = 133303
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2536.062 ; gain = 0.000 ; free physical = 110149 ; free virtual = 133387
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.984 ; gain = 0.000 ; free physical = 110090 ; free virtual = 133328
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2562.984 ; gain = 168.734 ; free physical = 110256 ; free virtual = 133494
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 632879d688e440b0
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_106/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  1 16:07:08 2021...
