
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.44

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.56    0.01    0.07    0.07 ^ rx_done$_SDFFE_PN0P_/QN (DFF_X1)
                                         _002_ (net)
                  0.01    0.00    0.07 ^ _208_/B1 (AOI21_X1)
     1    1.62    0.01    0.01    0.08 v _208_/ZN (AOI21_X1)
                                         _059_ (net)
                  0.01    0.00    0.08 v _209_/A2 (NAND2_X1)
     1    1.76    0.01    0.02    0.10 ^ _209_/ZN (NAND2_X1)
                                         _060_ (net)
                  0.01    0.00    0.10 ^ _210_/B2 (AOI21_X1)
     1    1.28    0.01    0.01    0.11 v _210_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tx_bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.38    0.02    0.09    0.09 ^ tx_bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         tx_bit_counter[1] (net)
                  0.02    0.00    0.09 ^ _243_/A (BUF_X2)
     6   12.69    0.02    0.04    0.13 ^ _243_/Z (BUF_X2)
                                         _085_ (net)
                  0.02    0.00    0.13 ^ _291_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.19 v _291_/Z (MUX2_X1)
                                         _116_ (net)
                  0.01    0.00    0.19 v _292_/B (MUX2_X1)
     1    1.10    0.01    0.06    0.24 v _292_/Z (MUX2_X1)
                                         _117_ (net)
                  0.01    0.00    0.24 v _296_/A (MUX2_X1)
     1    0.96    0.01    0.06    0.30 v _296_/Z (MUX2_X1)
                                         _121_ (net)
                  0.01    0.00    0.30 v _297_/A3 (AND3_X1)
     1    1.56    0.01    0.03    0.33 v _297_/ZN (AND3_X1)
                                         net20 (net)
                  0.01    0.00    0.33 v output20/A (BUF_X1)
     1    0.17    0.00    0.02    0.36 v output20/Z (BUF_X1)
                                         serial_out (net)
                  0.00    0.00    0.36 v serial_out (out)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tx_bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.38    0.02    0.09    0.09 ^ tx_bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         tx_bit_counter[1] (net)
                  0.02    0.00    0.09 ^ _243_/A (BUF_X2)
     6   12.69    0.02    0.04    0.13 ^ _243_/Z (BUF_X2)
                                         _085_ (net)
                  0.02    0.00    0.13 ^ _291_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.19 v _291_/Z (MUX2_X1)
                                         _116_ (net)
                  0.01    0.00    0.19 v _292_/B (MUX2_X1)
     1    1.10    0.01    0.06    0.24 v _292_/Z (MUX2_X1)
                                         _117_ (net)
                  0.01    0.00    0.24 v _296_/A (MUX2_X1)
     1    0.96    0.01    0.06    0.30 v _296_/Z (MUX2_X1)
                                         _121_ (net)
                  0.01    0.00    0.30 v _297_/A3 (AND3_X1)
     1    1.56    0.01    0.03    0.33 v _297_/ZN (AND3_X1)
                                         net20 (net)
                  0.01    0.00    0.33 v output20/A (BUF_X1)
     1    0.17    0.00    0.02    0.36 v output20/Z (BUF_X1)
                                         serial_out (net)
                  0.00    0.00    0.36 v serial_out (out)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.12837107479572296

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6466

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
14.392926216125488

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8983

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rx_bit_counter[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_bit_counter[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.10 ^ rx_bit_counter[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.14 ^ _298_/CO (HA_X1)
   0.03    0.16 ^ _172_/Z (BUF_X4)
   0.02    0.18 v _173_/ZN (AOI21_X4)
   0.11    0.29 ^ _176_/ZN (NOR4_X4)
   0.06    0.36 v _287_/Z (MUX2_X1)
   0.03    0.39 v _288_/ZN (AND2_X1)
   0.00    0.39 v parallel_out[4]$_SDFFE_PN0P_/D (DFF_X1)
           0.39   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ parallel_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.39   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.07    0.07 ^ rx_done$_SDFFE_PN0P_/QN (DFF_X1)
   0.01    0.08 v _208_/ZN (AOI21_X1)
   0.02    0.10 ^ _209_/ZN (NAND2_X1)
   0.01    0.11 v _210_/ZN (AOI21_X1)
   0.00    0.11 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3555

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.4445

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
125.035162

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-04   1.68e-06   2.62e-06   2.33e-04  83.8%
Combinational          2.06e-05   1.98e-05   4.49e-06   4.49e-05  16.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.49e-04   2.15e-05   7.11e-06   2.78e-04 100.0%
                          89.7%       7.7%       2.6%
