
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Practica6.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b Practica6.vhd -u Practica6.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Mon May 07 12:26:50 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Program Files\Cypress\Warp\lib\ieee\work'
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Mon May 07 12:26:50 2018

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Mon May 07 12:26:50 2018

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 12 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (12:26:51)

Input File(s): Practica6.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : Practica6.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (12:26:51)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         outvec(0) outvec(2) outvec(3) outvec(5) outvec(6)

  Information: Selected logic optimization OFF for signals:
         outvec(1) outvec(4)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (12:26:51)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (12:26:51)
</CYPRESSTAG>

    /outvec(0) =
          invec(0) * invec(1) * invec(2) * /invec(3) 
        + /invec(0) * /invec(1) * /invec(2) * /invec(3) 

    outvec(1) =
          outvec(2) 

    /outvec(2) =
          invec(0) * invec(1) * /invec(3) 
        + /invec(1) * /invec(2) * /invec(3) 

    /outvec(3) =
          invec(0) * /invec(2) * /invec(3) 

    outvec(4) =
          outvec(5) 

    /outvec(5) =
          invec(0) * invec(1) * invec(2) * /invec(3) 
        + /invec(0) * /invec(1) * /invec(2) * /invec(3) 
        + control * invec(0) * invec(1) * /invec(3) 
        + /control * /invec(1) * /invec(2) * /invec(3) 

    /outvec(6) =
          /control * invec(0) * invec(1) * invec(2) * /invec(3) 
        + control * invec(0) * invec(1) * /invec(2) * /invec(3) 
        + /control * invec(0) * /invec(1) * /invec(2) * /invec(3) 
        + control * /invec(0) * /invec(1) * /invec(2) * /invec(3) 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (12:26:51)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (12:26:51)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
       not used *| 1|                                  |24|* not used       
       invec(0) =| 2|                                  |23|= outvec(6)      
       invec(1) =| 3|                                  |22|= outvec(5)      
       invec(2) =| 4|                                  |21|= outvec(4)      
       invec(3) =| 5|                                  |20|= outvec(3)      
        control =| 6|                                  |19|= outvec(2)      
       not used *| 7|                                  |18|= outvec(1)      
       not used *| 8|                                  |17|= outvec(0)      
       not used *| 9|                                  |16|* not used       
       not used *|10|                                  |15|* not used       
       not used *|11|                                  |14|* not used       
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (12:26:51)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    5  |   11  |
                 | Clock/Inputs       |    0  |    1  |
                 | I/O Macrocells     |    7  |   10  |
                 ______________________________________
                                          12  /   22   = 54  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  Unused          |   0  |   8  |
                 | 15  |  Unused          |   0  |  10  |
                 | 16  |  Unused          |   0  |  12  |
                 | 17  |  outvec(0)       |   2  |  14  |
                 | 18  |  outvec(1)       |   1  |  16  |
                 | 19  |  outvec(2)       |   2  |  16  |
                 | 20  |  outvec(3)       |   1  |  14  |
                 | 21  |  outvec(4)       |   1  |  12  |
                 | 22  |  outvec(5)       |   4  |  10  |
                 | 23  |  outvec(6)       |   4  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             15  / 121   = 12  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (12:26:51)

Messages:
  Information: Output file 'Practica6.pin' created.
  Information: Output file 'Practica6.jed' created.

  Usercode:    
  Checksum:    76F5



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 12:26:51
