#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun  4 09:20:41 2018
# Process ID: 1994
# Current directory: /home/icedaq/code/project2/array_design
# Command line: vivado
# Log file: /home/icedaq/code/project2/array_design/vivado.log
# Journal file: /home/icedaq/code/project2/array_design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/icedaq/code/project2/array_design/array_design.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axis_array_v1_0_project -directory /home/icedaq/code/project2/array_design/array_design.tmp/axis_array_v1_0_project /home/icedaq/code/project2/ip_repo/axis_array_1.0/component.xml
update_compile_order -fileset sources_1
create_project axis_array_ip /home/icedaq/code/project2/axis_array_ip -part xc7z020clg400-1
set_property board_part digilentinc.com:arty-z7-20:part0:1.0 [current_project]
set_property  ip_repo_paths  /home/icedaq/code/project2/ip_repo [current_project]
update_ip_catalog
file mkdir /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new
close [ open /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/axis.v w ]
add_files /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/axis.v
update_compile_order -fileset sources_1
close [ open /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v w ]
add_files /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/master.v w ]
add_files /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/master.v
current_project array_design
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets axis_array_0_M00_AXIS] [get_bd_cells axis_array_0]
current_project axis_array_ip
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir /home/icedaq/code/project2/ip_repo/axis_array_ip -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core /home/icedaq/code/project2/ip_repo/axis_array_ip/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/icedaq/code/project2/ip_repo/axis_array_ip /home/icedaq/code/project2/ip_repo/axis_array_ip/component.xml
update_compile_order -fileset sources_1
set_property name axis_array_ip_v1_0 [ipx::current_core]
set_property display_name axis_array_ip_v1_0 [ipx::current_core]
set_property description axis_array_ip_v1_0 [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:axi_test13_v1_0:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/icedaq/code/project2/ip_repo
current_project array_design
current_project axis_array_v1_0_project
close_project
ipx::package_project -root_dir /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new -vendor user.org -library user -taxonomy /UserIP
set_property name axis_array_ip [ipx::current_core]
set_property display_name axis_array_ip [ipx::current_core]
set_property description axis_array_ip [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new /home/icedaq/code/project2/ip_repo} [current_project]
update_ip_catalog
current_project array_design
set_property  ip_repo_paths  /home/icedaq/code/project2/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/icedaq/code/project2/ip_repo /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:axis_array_ip:1.0 axis_array_ip_0
endgroup
set_property location {2 465 -999} [get_bd_cells axis_array_ip_0]
connect_bd_intf_net [get_bd_intf_pins axis_array_ip_0/m00_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_array_ip_0/s00_axis] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_array_ip_0/s00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_array_ip_0/m00_axis_aclk]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project axis_array_ip
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project array_design
open_bd_design {/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd}
current_project axis_array_ip
close_project
