

================================================================
== Vitis HLS Report for 'fir_Pipeline_read_a'
================================================================
* Date:           Tue Feb  4 17:14:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.651 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       12|       12|  60.000 ns|  60.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_a  |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|     331|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     331|      73|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_204_p2              |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_198_p2             |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  28|          10|           8|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_TDATA_blk_n            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    4|          8|
    |k_fu_70                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_19_fu_78           |  32|   0|   32|          0|
    |empty_20_fu_82           |  32|   0|   32|          0|
    |empty_21_fu_86           |  32|   0|   32|          0|
    |empty_22_fu_90           |  32|   0|   32|          0|
    |empty_23_fu_94           |  32|   0|   32|          0|
    |empty_24_fu_98           |  32|   0|   32|          0|
    |empty_25_fu_102          |  32|   0|   32|          0|
    |empty_26_fu_106          |  32|   0|   32|          0|
    |empty_27_fu_110          |  32|   0|   32|          0|
    |empty_fu_74              |  32|   0|   32|          0|
    |k_1_reg_372              |   4|   0|    4|          0|
    |k_fu_70                  |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 331|   0|  331|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|a_TVALID       |   in|    1|        axis|                    a|       pointer|
|a_TDATA        |   in|   32|        axis|                    a|       pointer|
|a_TREADY       |  out|    1|        axis|                    a|       pointer|
|p_out          |  out|   32|      ap_vld|                p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                p_out|       pointer|
|p_out1         |  out|   32|      ap_vld|               p_out1|       pointer|
|p_out1_ap_vld  |  out|    1|      ap_vld|               p_out1|       pointer|
|p_out2         |  out|   32|      ap_vld|               p_out2|       pointer|
|p_out2_ap_vld  |  out|    1|      ap_vld|               p_out2|       pointer|
|p_out3         |  out|   32|      ap_vld|               p_out3|       pointer|
|p_out3_ap_vld  |  out|    1|      ap_vld|               p_out3|       pointer|
|p_out4         |  out|   32|      ap_vld|               p_out4|       pointer|
|p_out4_ap_vld  |  out|    1|      ap_vld|               p_out4|       pointer|
|p_out5         |  out|   32|      ap_vld|               p_out5|       pointer|
|p_out5_ap_vld  |  out|    1|      ap_vld|               p_out5|       pointer|
|p_out6         |  out|   32|      ap_vld|               p_out6|       pointer|
|p_out6_ap_vld  |  out|    1|      ap_vld|               p_out6|       pointer|
|p_out7         |  out|   32|      ap_vld|               p_out7|       pointer|
|p_out7_ap_vld  |  out|    1|      ap_vld|               p_out7|       pointer|
|p_out8         |  out|   32|      ap_vld|               p_out8|       pointer|
|p_out8_ap_vld  |  out|    1|      ap_vld|               p_out8|       pointer|
|p_out9         |  out|   32|      ap_vld|               p_out9|       pointer|
|p_out9_ap_vld  |  out|    1|      ap_vld|               p_out9|       pointer|
+---------------+-----+-----+------------+---------------------+--------------+

