
II2_Dames.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f410  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00026378  0800f5e0  0800f5e0  0001f5e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08035958  08035958  000500b4  2**0
                  CONTENTS
  4 .ARM          00000008  08035958  08035958  00045958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08035960  08035960  000500b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08035960  08035960  00045960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08035964  08035964  00045964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08035968  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008e28  200000b4  08035a1c  000500b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008edc  08035a1c  00058edc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000500b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033856  00000000  00000000  000500e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005dd1  00000000  00000000  0008393a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002678  00000000  00000000  00089710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002420  00000000  00000000  0008bd88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e830  00000000  00000000  0008e1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ff04  00000000  00000000  000bc9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117a02  00000000  00000000  000ec8dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002042de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a694  00000000  00000000  00204334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f5c8 	.word	0x0800f5c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	0800f5c8 	.word	0x0800f5c8

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	60f8      	str	r0, [r7, #12]
 8000510:	60b9      	str	r1, [r7, #8]
 8000512:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	4a07      	ldr	r2, [pc, #28]	; (8000534 <vApplicationGetIdleTaskMemory+0x2c>)
 8000518:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	4a06      	ldr	r2, [pc, #24]	; (8000538 <vApplicationGetIdleTaskMemory+0x30>)
 800051e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2280      	movs	r2, #128	; 0x80
 8000524:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000526:	bf00      	nop
 8000528:	3714      	adds	r7, #20
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	200000d0 	.word	0x200000d0
 8000538:	20000184 	.word	0x20000184

0800053c <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000546:	20c8      	movs	r0, #200	; 0xc8
 8000548:	f003 fb86 	bl	8003c58 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 800054c:	f000 fa7a 	bl	8000a44 <ft5336_I2C_InitializeIfRequired>
}
 8000550:	bf00      	nop
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}

08000558 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000562:	bf00      	nop
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr

0800056e <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	b084      	sub	sp, #16
 8000572:	af00      	add	r7, sp, #0
 8000574:	4603      	mov	r3, r0
 8000576:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000580:	2300      	movs	r3, #0
 8000582:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000584:	f000 fa5e 	bl	8000a44 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000588:	2300      	movs	r3, #0
 800058a:	73fb      	strb	r3, [r7, #15]
 800058c:	e010      	b.n	80005b0 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800058e:	88fb      	ldrh	r3, [r7, #6]
 8000590:	b2db      	uxtb	r3, r3
 8000592:	21a8      	movs	r1, #168	; 0xa8
 8000594:	4618      	mov	r0, r3
 8000596:	f003 fb41 	bl	8003c1c <TS_IO_Read>
 800059a:	4603      	mov	r3, r0
 800059c:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800059e:	7b7b      	ldrb	r3, [r7, #13]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b51      	cmp	r3, #81	; 0x51
 80005a4:	d101      	bne.n	80005aa <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80005a6:	2301      	movs	r3, #1
 80005a8:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	3301      	adds	r3, #1
 80005ae:	73fb      	strb	r3, [r7, #15]
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	2b02      	cmp	r3, #2
 80005b4:	d802      	bhi.n	80005bc <ft5336_ReadID+0x4e>
 80005b6:	7bbb      	ldrb	r3, [r7, #14]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d0e8      	beq.n	800058e <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80005bc:	7b7b      	ldrb	r3, [r7, #13]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	b29b      	uxth	r3, r3
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3710      	adds	r7, #16
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	4603      	mov	r3, r0
 80005d2:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80005d4:	88fb      	ldrh	r3, [r7, #6]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fa44 	bl	8000a64 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80005dc:	88fb      	ldrh	r3, [r7, #6]
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f932 	bl	8000848 <ft5336_TS_DisableIT>
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2102      	movs	r1, #2
 8000600:	4618      	mov	r0, r3
 8000602:	f003 fb0b 	bl	8003c1c <TS_IO_Read>
 8000606:	4603      	mov	r3, r0
 8000608:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 800060a:	7bfb      	ldrb	r3, [r7, #15]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	f003 030f 	and.w	r3, r3, #15
 8000612:	b2db      	uxtb	r3, r3
 8000614:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b05      	cmp	r3, #5
 800061c:	d901      	bls.n	8000622 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	b2da      	uxtb	r2, r3
 8000626:	4b05      	ldr	r3, [pc, #20]	; (800063c <ft5336_TS_DetectTouch+0x50>)
 8000628:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800062a:	4b04      	ldr	r3, [pc, #16]	; (800063c <ft5336_TS_DetectTouch+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	b2db      	uxtb	r3, r3
}
 8000634:	4618      	mov	r0, r3
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000384 	.word	0x20000384

08000640 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	607a      	str	r2, [r7, #4]
 800064c:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000662:	4b6d      	ldr	r3, [pc, #436]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000664:	789a      	ldrb	r2, [r3, #2]
 8000666:	4b6c      	ldr	r3, [pc, #432]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000668:	785b      	ldrb	r3, [r3, #1]
 800066a:	429a      	cmp	r2, r3
 800066c:	f080 80cf 	bcs.w	800080e <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000670:	4b69      	ldr	r3, [pc, #420]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000672:	789b      	ldrb	r3, [r3, #2]
 8000674:	2b09      	cmp	r3, #9
 8000676:	d871      	bhi.n	800075c <ft5336_TS_GetXY+0x11c>
 8000678:	a201      	add	r2, pc, #4	; (adr r2, 8000680 <ft5336_TS_GetXY+0x40>)
 800067a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800067e:	bf00      	nop
 8000680:	080006a9 	.word	0x080006a9
 8000684:	080006bb 	.word	0x080006bb
 8000688:	080006cd 	.word	0x080006cd
 800068c:	080006df 	.word	0x080006df
 8000690:	080006f1 	.word	0x080006f1
 8000694:	08000703 	.word	0x08000703
 8000698:	08000715 	.word	0x08000715
 800069c:	08000727 	.word	0x08000727
 80006a0:	08000739 	.word	0x08000739
 80006a4:	0800074b 	.word	0x0800074b
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80006a8:	2304      	movs	r3, #4
 80006aa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80006ac:	2303      	movs	r3, #3
 80006ae:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80006b0:	2306      	movs	r3, #6
 80006b2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80006b4:	2305      	movs	r3, #5
 80006b6:	753b      	strb	r3, [r7, #20]
      break;
 80006b8:	e051      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80006ba:	230a      	movs	r3, #10
 80006bc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80006be:	2309      	movs	r3, #9
 80006c0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80006c2:	230c      	movs	r3, #12
 80006c4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80006c6:	230b      	movs	r3, #11
 80006c8:	753b      	strb	r3, [r7, #20]
      break;
 80006ca:	e048      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80006cc:	2310      	movs	r3, #16
 80006ce:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80006d0:	230f      	movs	r3, #15
 80006d2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80006d4:	2312      	movs	r3, #18
 80006d6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80006d8:	2311      	movs	r3, #17
 80006da:	753b      	strb	r3, [r7, #20]
      break;
 80006dc:	e03f      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80006de:	2316      	movs	r3, #22
 80006e0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80006e2:	2315      	movs	r3, #21
 80006e4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80006e6:	2318      	movs	r3, #24
 80006e8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80006ea:	2317      	movs	r3, #23
 80006ec:	753b      	strb	r3, [r7, #20]
      break;
 80006ee:	e036      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80006f0:	231c      	movs	r3, #28
 80006f2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80006f4:	231b      	movs	r3, #27
 80006f6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80006f8:	231e      	movs	r3, #30
 80006fa:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80006fc:	231d      	movs	r3, #29
 80006fe:	753b      	strb	r3, [r7, #20]
      break;
 8000700:	e02d      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000702:	2322      	movs	r3, #34	; 0x22
 8000704:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000706:	2321      	movs	r3, #33	; 0x21
 8000708:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 800070a:	2324      	movs	r3, #36	; 0x24
 800070c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800070e:	2323      	movs	r3, #35	; 0x23
 8000710:	753b      	strb	r3, [r7, #20]
      break;
 8000712:	e024      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000714:	2328      	movs	r3, #40	; 0x28
 8000716:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000718:	2327      	movs	r3, #39	; 0x27
 800071a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 800071c:	232a      	movs	r3, #42	; 0x2a
 800071e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000720:	2329      	movs	r3, #41	; 0x29
 8000722:	753b      	strb	r3, [r7, #20]
      break;
 8000724:	e01b      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000726:	232e      	movs	r3, #46	; 0x2e
 8000728:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800072a:	232d      	movs	r3, #45	; 0x2d
 800072c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800072e:	2330      	movs	r3, #48	; 0x30
 8000730:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000732:	232f      	movs	r3, #47	; 0x2f
 8000734:	753b      	strb	r3, [r7, #20]
      break;
 8000736:	e012      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000738:	2334      	movs	r3, #52	; 0x34
 800073a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 800073c:	2333      	movs	r3, #51	; 0x33
 800073e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000740:	2336      	movs	r3, #54	; 0x36
 8000742:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000744:	2335      	movs	r3, #53	; 0x35
 8000746:	753b      	strb	r3, [r7, #20]
      break;
 8000748:	e009      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800074a:	233a      	movs	r3, #58	; 0x3a
 800074c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800074e:	2339      	movs	r3, #57	; 0x39
 8000750:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000752:	233c      	movs	r3, #60	; 0x3c
 8000754:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000756:	233b      	movs	r3, #59	; 0x3b
 8000758:	753b      	strb	r3, [r7, #20]
      break;
 800075a:	e000      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    default :
      break;
 800075c:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800075e:	89fb      	ldrh	r3, [r7, #14]
 8000760:	b2db      	uxtb	r3, r3
 8000762:	7dfa      	ldrb	r2, [r7, #23]
 8000764:	4611      	mov	r1, r2
 8000766:	4618      	mov	r0, r3
 8000768:	f003 fa58 	bl	8003c1c <TS_IO_Read>
 800076c:	4603      	mov	r3, r0
 800076e:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000770:	7cfb      	ldrb	r3, [r7, #19]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	b29a      	uxth	r2, r3
 8000776:	4b29      	ldr	r3, [pc, #164]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 8000778:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800077a:	89fb      	ldrh	r3, [r7, #14]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	7dba      	ldrb	r2, [r7, #22]
 8000780:	4611      	mov	r1, r2
 8000782:	4618      	mov	r0, r3
 8000784:	f003 fa4a 	bl	8003c1c <TS_IO_Read>
 8000788:	4603      	mov	r3, r0
 800078a:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800078c:	7cfb      	ldrb	r3, [r7, #19]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000796:	b21a      	sxth	r2, r3
 8000798:	4b20      	ldr	r3, [pc, #128]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	b21b      	sxth	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	4b1d      	ldr	r3, [pc, #116]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007a6:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80007a8:	4b1c      	ldr	r3, [pc, #112]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007aa:	881a      	ldrh	r2, [r3, #0]
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80007b0:	89fb      	ldrh	r3, [r7, #14]
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	7d7a      	ldrb	r2, [r7, #21]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f003 fa2f 	bl	8003c1c <TS_IO_Read>
 80007be:	4603      	mov	r3, r0
 80007c0:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80007c2:	7cfb      	ldrb	r3, [r7, #19]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007ca:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80007cc:	89fb      	ldrh	r3, [r7, #14]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	7d3a      	ldrb	r2, [r7, #20]
 80007d2:	4611      	mov	r1, r2
 80007d4:	4618      	mov	r0, r3
 80007d6:	f003 fa21 	bl	8003c1c <TS_IO_Read>
 80007da:	4603      	mov	r3, r0
 80007dc:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80007de:	7cfb      	ldrb	r3, [r7, #19]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	021b      	lsls	r3, r3, #8
 80007e4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80007e8:	b21a      	sxth	r2, r3
 80007ea:	4b0c      	ldr	r3, [pc, #48]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007ec:	881b      	ldrh	r3, [r3, #0]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	4313      	orrs	r3, r2
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	4b09      	ldr	r3, [pc, #36]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007f8:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007fc:	881a      	ldrh	r2, [r3, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000804:	789b      	ldrb	r3, [r3, #2]
 8000806:	3301      	adds	r3, #1
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b03      	ldr	r3, [pc, #12]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 800080c:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800080e:	bf00      	nop
 8000810:	3718      	adds	r7, #24
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000384 	.word	0x20000384
 800081c:	20000388 	.word	0x20000388

08000820 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800082e:	2301      	movs	r3, #1
 8000830:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000832:	88fb      	ldrh	r3, [r7, #6]
 8000834:	b2db      	uxtb	r3, r3
 8000836:	7bfa      	ldrb	r2, [r7, #15]
 8000838:	21a4      	movs	r1, #164	; 0xa4
 800083a:	4618      	mov	r0, r3
 800083c:	f003 f9d4 	bl	8003be8 <TS_IO_Write>
}
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000856:	2300      	movs	r3, #0
 8000858:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	7bfa      	ldrb	r2, [r7, #15]
 8000860:	21a4      	movs	r1, #164	; 0xa4
 8000862:	4618      	mov	r0, r3
 8000864:	f003 f9c0 	bl	8003be8 <TS_IO_Write>
}
 8000868:	bf00      	nop
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800087a:	2300      	movs	r3, #0
}
 800087c:	4618      	mov	r0, r3
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b084      	sub	sp, #16
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	4603      	mov	r3, r0
 80008a6:	6039      	str	r1, [r7, #0]
 80008a8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80008ae:	88fb      	ldrh	r3, [r7, #6]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2101      	movs	r1, #1
 80008b4:	4618      	mov	r0, r3
 80008b6:	f003 f9b1 	bl	8003c1c <TS_IO_Read>
 80008ba:	4603      	mov	r3, r0
 80008bc:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80008be:	7bfb      	ldrb	r3, [r7, #15]
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	461a      	mov	r2, r3
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	601a      	str	r2, [r3, #0]
}
 80008c8:	bf00      	nop
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	607a      	str	r2, [r7, #4]
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	4603      	mov	r3, r0
 80008de:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80008f0:	4b4d      	ldr	r3, [pc, #308]	; (8000a28 <ft5336_TS_GetTouchInfo+0x158>)
 80008f2:	785b      	ldrb	r3, [r3, #1]
 80008f4:	461a      	mov	r2, r3
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	4293      	cmp	r3, r2
 80008fa:	f080 8090 	bcs.w	8000a1e <ft5336_TS_GetTouchInfo+0x14e>
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	2b09      	cmp	r3, #9
 8000902:	d85d      	bhi.n	80009c0 <ft5336_TS_GetTouchInfo+0xf0>
 8000904:	a201      	add	r2, pc, #4	; (adr r2, 800090c <ft5336_TS_GetTouchInfo+0x3c>)
 8000906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090a:	bf00      	nop
 800090c:	08000935 	.word	0x08000935
 8000910:	08000943 	.word	0x08000943
 8000914:	08000951 	.word	0x08000951
 8000918:	0800095f 	.word	0x0800095f
 800091c:	0800096d 	.word	0x0800096d
 8000920:	0800097b 	.word	0x0800097b
 8000924:	08000989 	.word	0x08000989
 8000928:	08000997 	.word	0x08000997
 800092c:	080009a5 	.word	0x080009a5
 8000930:	080009b3 	.word	0x080009b3
  {
    switch(touchIdx)
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000934:	2303      	movs	r3, #3
 8000936:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000938:	2307      	movs	r3, #7
 800093a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 800093c:	2308      	movs	r3, #8
 800093e:	757b      	strb	r3, [r7, #21]
      break;
 8000940:	e03f      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000942:	2309      	movs	r3, #9
 8000944:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000946:	230d      	movs	r3, #13
 8000948:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 800094a:	230e      	movs	r3, #14
 800094c:	757b      	strb	r3, [r7, #21]
      break;
 800094e:	e038      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000950:	230f      	movs	r3, #15
 8000952:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000954:	2313      	movs	r3, #19
 8000956:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000958:	2314      	movs	r3, #20
 800095a:	757b      	strb	r3, [r7, #21]
      break;
 800095c:	e031      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 800095e:	2315      	movs	r3, #21
 8000960:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000962:	2319      	movs	r3, #25
 8000964:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000966:	231a      	movs	r3, #26
 8000968:	757b      	strb	r3, [r7, #21]
      break;
 800096a:	e02a      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 800096c:	231b      	movs	r3, #27
 800096e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000970:	231f      	movs	r3, #31
 8000972:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000974:	2320      	movs	r3, #32
 8000976:	757b      	strb	r3, [r7, #21]
      break;
 8000978:	e023      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 800097a:	2321      	movs	r3, #33	; 0x21
 800097c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 800097e:	2325      	movs	r3, #37	; 0x25
 8000980:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000982:	2326      	movs	r3, #38	; 0x26
 8000984:	757b      	strb	r3, [r7, #21]
      break;
 8000986:	e01c      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000988:	2327      	movs	r3, #39	; 0x27
 800098a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 800098c:	232b      	movs	r3, #43	; 0x2b
 800098e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000990:	232c      	movs	r3, #44	; 0x2c
 8000992:	757b      	strb	r3, [r7, #21]
      break;
 8000994:	e015      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000996:	232d      	movs	r3, #45	; 0x2d
 8000998:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 800099a:	2331      	movs	r3, #49	; 0x31
 800099c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 800099e:	2332      	movs	r3, #50	; 0x32
 80009a0:	757b      	strb	r3, [r7, #21]
      break;
 80009a2:	e00e      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 80009a4:	2333      	movs	r3, #51	; 0x33
 80009a6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 80009a8:	2337      	movs	r3, #55	; 0x37
 80009aa:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80009ac:	2338      	movs	r3, #56	; 0x38
 80009ae:	757b      	strb	r3, [r7, #21]
      break;
 80009b0:	e007      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80009b2:	2339      	movs	r3, #57	; 0x39
 80009b4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80009b6:	233d      	movs	r3, #61	; 0x3d
 80009b8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80009ba:	233e      	movs	r3, #62	; 0x3e
 80009bc:	757b      	strb	r3, [r7, #21]
      break;
 80009be:	e000      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 80009c0:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80009c2:	89fb      	ldrh	r3, [r7, #14]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	7dfa      	ldrb	r2, [r7, #23]
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f003 f926 	bl	8003c1c <TS_IO_Read>
 80009d0:	4603      	mov	r3, r0
 80009d2:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 80009d4:	7d3b      	ldrb	r3, [r7, #20]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	119b      	asrs	r3, r3, #6
 80009da:	f003 0203 	and.w	r2, r3, #3
 80009de:	6a3b      	ldr	r3, [r7, #32]
 80009e0:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	7dba      	ldrb	r2, [r7, #22]
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f003 f916 	bl	8003c1c <TS_IO_Read>
 80009f0:	4603      	mov	r3, r0
 80009f2:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 80009f4:	7d3b      	ldrb	r3, [r7, #20]
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	461a      	mov	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 80009fe:	89fb      	ldrh	r3, [r7, #14]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	7d7a      	ldrb	r2, [r7, #21]
 8000a04:	4611      	mov	r1, r2
 8000a06:	4618      	mov	r0, r3
 8000a08:	f003 f908 	bl	8003c1c <TS_IO_Read>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000a10:	7d3b      	ldrb	r3, [r7, #20]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	111b      	asrs	r3, r3, #4
 8000a16:	f003 0204 	and.w	r2, r3, #4
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000a1e:	bf00      	nop
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000384 	.word	0x20000384

08000a2c <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000a30:	4b03      	ldr	r3, [pc, #12]	; (8000a40 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	20000384 	.word	0x20000384

08000a44 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000a48:	f7ff fff0 	bl	8000a2c <ft5336_Get_I2C_InitializedStatus>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d104      	bne.n	8000a5c <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000a52:	f003 f8bf 	bl	8003bd4 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000a56:	4b02      	ldr	r3, [pc, #8]	; (8000a60 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
  }
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000384 	.word	0x20000384

08000a64 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a84:	f3bf 8f4f 	dsb	sy
}
 8000a88:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a8a:	f3bf 8f6f 	isb	sy
}
 8000a8e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000a90:	4b0d      	ldr	r3, [pc, #52]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000a98:	f3bf 8f4f 	dsb	sy
}
 8000a9c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a9e:	f3bf 8f6f 	isb	sy
}
 8000aa2:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000aa4:	4b08      	ldr	r3, [pc, #32]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000aa6:	695b      	ldr	r3, [r3, #20]
 8000aa8:	4a07      	ldr	r2, [pc, #28]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000aaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aae:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ab0:	f3bf 8f4f 	dsb	sy
}
 8000ab4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ab6:	f3bf 8f6f 	isb	sy
}
 8000aba:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000ed00 	.word	0xe000ed00

08000acc <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b085      	sub	sp, #20
 8000ad0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000ad2:	4b1f      	ldr	r3, [pc, #124]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ada:	f3bf 8f4f 	dsb	sy
}
 8000ade:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000ae0:	4b1b      	ldr	r3, [pc, #108]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000ae6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	0b5b      	lsrs	r3, r3, #13
 8000aec:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000af0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	08db      	lsrs	r3, r3, #3
 8000af6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000afa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	015a      	lsls	r2, r3, #5
 8000b00:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000b04:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000b06:	68ba      	ldr	r2, [r7, #8]
 8000b08:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b0a:	4911      	ldr	r1, [pc, #68]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	1e5a      	subs	r2, r3, #1
 8000b16:	60ba      	str	r2, [r7, #8]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1ef      	bne.n	8000afc <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	1e5a      	subs	r2, r3, #1
 8000b20:	60fa      	str	r2, [r7, #12]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d1e5      	bne.n	8000af2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000b26:	f3bf 8f4f 	dsb	sy
}
 8000b2a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000b2c:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b2e:	695b      	ldr	r3, [r3, #20]
 8000b30:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b36:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b38:	f3bf 8f4f 	dsb	sy
}
 8000b3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b3e:	f3bf 8f6f 	isb	sy
}
 8000b42:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000b44:	bf00      	nop
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <calculPossibilitesRec>:
 * nb_eaten		: donne le nombre de pieces mangees jusqu' cette possible case (init a 0)
 *
 * retour		: indice de la prochaine case vide du tableau
 */
uint8_t calculPossibilitesRec(uint16_t line, uint16_t col, uint8_t color, struct cell *possibilites, uint8_t index, uint8_t nb_eaten)
{
 8000b54:	b5b0      	push	{r4, r5, r7, lr}
 8000b56:	b092      	sub	sp, #72	; 0x48
 8000b58:	af02      	add	r7, sp, #8
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	81fb      	strh	r3, [r7, #14]
 8000b60:	460b      	mov	r3, r1
 8000b62:	81bb      	strh	r3, [r7, #12]
 8000b64:	4613      	mov	r3, r2
 8000b66:	72fb      	strb	r3, [r7, #11]
	int8_t pas   = (color == 0) ? 1 : -1; // en fonction couleur on regarde lignes croissantes ou decroissantes
 8000b68:	7afb      	ldrb	r3, [r7, #11]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d101      	bne.n	8000b72 <calculPossibilitesRec+0x1e>
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e001      	b.n	8000b76 <calculPossibilitesRec+0x22>
 8000b72:	f04f 33ff 	mov.w	r3, #4294967295
 8000b76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t fin   = (color == 0) ? 7 : 0; // en fonction couleur pas meme arrivee
 8000b7a:	7afb      	ldrb	r3, [r7, #11]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d101      	bne.n	8000b84 <calculPossibilitesRec+0x30>
 8000b80:	2307      	movs	r3, #7
 8000b82:	e000      	b.n	8000b86 <calculPossibilitesRec+0x32>
 8000b84:	2300      	movs	r3, #0
 8000b86:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t debut = (color == 0) ? 0 : 7; // en fonction couleur pas meme debut
 8000b8a:	7afb      	ldrb	r3, [r7, #11]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d101      	bne.n	8000b94 <calculPossibilitesRec+0x40>
 8000b90:	2300      	movs	r3, #0
 8000b92:	e000      	b.n	8000b96 <calculPossibilitesRec+0x42>
 8000b94:	2307      	movs	r3, #7
 8000b96:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	// Controle de la colonne de droite en avant :
	if(col < 7 && line != fin)
 8000b9a:	89bb      	ldrh	r3, [r7, #12]
 8000b9c:	2b06      	cmp	r3, #6
 8000b9e:	f200 8157 	bhi.w	8000e50 <calculPossibilitesRec+0x2fc>
 8000ba2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	89fa      	ldrh	r2, [r7, #14]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	f000 8150 	beq.w	8000e50 <calculPossibilitesRec+0x2fc>
	{
		// Controle colonne de droite en avant : piece presente
		if(chessboard[line + pas][col + 1].isFilled == 1)
 8000bb0:	89fa      	ldrh	r2, [r7, #14]
 8000bb2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000bb6:	18d1      	adds	r1, r2, r3
 8000bb8:	89bb      	ldrh	r3, [r7, #12]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	4893      	ldr	r0, [pc, #588]	; (8000e0c <calculPossibilitesRec+0x2b8>)
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	0092      	lsls	r2, r2, #2
 8000bc2:	441a      	add	r2, r3
 8000bc4:	0053      	lsls	r3, r2, #1
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	460b      	mov	r3, r1
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	440b      	add	r3, r1
 8000bce:	011b      	lsls	r3, r3, #4
 8000bd0:	4413      	add	r3, r2
 8000bd2:	4403      	add	r3, r0
 8000bd4:	3305      	adds	r3, #5
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	f040 811b 	bne.w	8000e14 <calculPossibilitesRec+0x2c0>
		{
			if(chessboard[line + pas][col + 1].piece_color == color) ;//Une piece de sa couleur bloque
 8000bde:	89fa      	ldrh	r2, [r7, #14]
 8000be0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000be4:	18d1      	adds	r1, r2, r3
 8000be6:	89bb      	ldrh	r3, [r7, #12]
 8000be8:	3301      	adds	r3, #1
 8000bea:	4888      	ldr	r0, [pc, #544]	; (8000e0c <calculPossibilitesRec+0x2b8>)
 8000bec:	461a      	mov	r2, r3
 8000bee:	0092      	lsls	r2, r2, #2
 8000bf0:	441a      	add	r2, r3
 8000bf2:	0053      	lsls	r3, r2, #1
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	440b      	add	r3, r1
 8000bfc:	011b      	lsls	r3, r3, #4
 8000bfe:	4413      	add	r3, r2
 8000c00:	4403      	add	r3, r0
 8000c02:	3307      	adds	r3, #7
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	7afa      	ldrb	r2, [r7, #11]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	f000 8121 	beq.w	8000e50 <calculPossibilitesRec+0x2fc>
			else if((col <= 5) && (line + pas != fin)) // Assez de cases pour sauter
 8000c0e:	89bb      	ldrh	r3, [r7, #12]
 8000c10:	2b05      	cmp	r3, #5
 8000c12:	f200 811d 	bhi.w	8000e50 <calculPossibilitesRec+0x2fc>
 8000c16:	89fa      	ldrh	r2, [r7, #14]
 8000c18:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c1c:	441a      	add	r2, r3
 8000c1e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000c22:	429a      	cmp	r2, r3
 8000c24:	f000 8114 	beq.w	8000e50 <calculPossibilitesRec+0x2fc>
			{
				if(chessboard[line + 2 * pas][col + 2].isFilled == 0) // Pas de piece apres le saut
 8000c28:	89fa      	ldrh	r2, [r7, #14]
 8000c2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	18d1      	adds	r1, r2, r3
 8000c32:	89bb      	ldrh	r3, [r7, #12]
 8000c34:	3302      	adds	r3, #2
 8000c36:	4875      	ldr	r0, [pc, #468]	; (8000e0c <calculPossibilitesRec+0x2b8>)
 8000c38:	461a      	mov	r2, r3
 8000c3a:	0092      	lsls	r2, r2, #2
 8000c3c:	441a      	add	r2, r3
 8000c3e:	0053      	lsls	r3, r2, #1
 8000c40:	461a      	mov	r2, r3
 8000c42:	460b      	mov	r3, r1
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	440b      	add	r3, r1
 8000c48:	011b      	lsls	r3, r3, #4
 8000c4a:	4413      	add	r3, r2
 8000c4c:	4403      	add	r3, r0
 8000c4e:	3305      	adds	r3, #5
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	f040 80fc 	bne.w	8000e50 <calculPossibilitesRec+0x2fc>
				{
					//Piece de l'autre couleur, place pour manger
					struct cell possible = {line + 2 * pas, col + 2};
 8000c58:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	89fb      	ldrh	r3, [r7, #14]
 8000c64:	4413      	add	r3, r2
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	853b      	strh	r3, [r7, #40]	; 0x28
 8000c6a:	89bb      	ldrh	r3, [r7, #12]
 8000c6c:	3302      	adds	r3, #2
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	857b      	strh	r3, [r7, #42]	; 0x2a
					possibilites[index] = possible;
 8000c72:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c82:	6818      	ldr	r0, [r3, #0]
 8000c84:	6010      	str	r0, [r2, #0]
					possible_eaten[index][nb_eaten].ligne = line + pas;
 8000c86:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c8a:	b298      	uxth	r0, r3
 8000c8c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000c90:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
 8000c94:	89fb      	ldrh	r3, [r7, #14]
 8000c96:	4403      	add	r3, r0
 8000c98:	b29c      	uxth	r4, r3
 8000c9a:	485d      	ldr	r0, [pc, #372]	; (8000e10 <calculPossibilitesRec+0x2bc>)
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	4413      	add	r3, r2
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	440b      	add	r3, r1
 8000ca6:	4622      	mov	r2, r4
 8000ca8:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
					possible_eaten[index][nb_eaten].colonne = col + 1;
 8000cac:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000cb0:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
 8000cb4:	89bb      	ldrh	r3, [r7, #12]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	b29c      	uxth	r4, r3
 8000cba:	4855      	ldr	r0, [pc, #340]	; (8000e10 <calculPossibilitesRec+0x2bc>)
 8000cbc:	4613      	mov	r3, r2
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	4413      	add	r3, r2
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	4403      	add	r3, r0
 8000cca:	4622      	mov	r2, r4
 8000ccc:	805a      	strh	r2, [r3, #2]
					for (int i = index - nb_eaten; i < index; i++)
 8000cce:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000cd2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000cda:	e048      	b.n	8000d6e <calculPossibilitesRec+0x21a>
					{
						possible_eaten[index][i - index + nb_eaten].ligne = possible_eaten[i][i - index + nb_eaten].ligne;
 8000cdc:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000ce0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000ce2:	1ad2      	subs	r2, r2, r3
 8000ce4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000ce8:	18d4      	adds	r4, r2, r3
 8000cea:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000cee:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000cf2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000cf4:	1ac9      	subs	r1, r1, r3
 8000cf6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000cfa:	18c8      	adds	r0, r1, r3
 8000cfc:	4d44      	ldr	r5, [pc, #272]	; (8000e10 <calculPossibilitesRec+0x2bc>)
 8000cfe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000d00:	460b      	mov	r3, r1
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	440b      	add	r3, r1
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	4423      	add	r3, r4
 8000d0a:	f835 4023 	ldrh.w	r4, [r5, r3, lsl #2]
 8000d0e:	4940      	ldr	r1, [pc, #256]	; (8000e10 <calculPossibilitesRec+0x2bc>)
 8000d10:	4613      	mov	r3, r2
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	4413      	add	r3, r2
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	4403      	add	r3, r0
 8000d1a:	4622      	mov	r2, r4
 8000d1c:	f821 2023 	strh.w	r2, [r1, r3, lsl #2]
						possible_eaten[index][i - index + nb_eaten].colonne = possible_eaten[i][i - index + nb_eaten].colonne;
 8000d20:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000d24:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000d26:	1ad2      	subs	r2, r2, r3
 8000d28:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000d2c:	18d4      	adds	r4, r2, r3
 8000d2e:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000d32:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000d36:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000d38:	1ac9      	subs	r1, r1, r3
 8000d3a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000d3e:	18c8      	adds	r0, r1, r3
 8000d40:	4d33      	ldr	r5, [pc, #204]	; (8000e10 <calculPossibilitesRec+0x2bc>)
 8000d42:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000d44:	460b      	mov	r3, r1
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	440b      	add	r3, r1
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	4423      	add	r3, r4
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	442b      	add	r3, r5
 8000d52:	885c      	ldrh	r4, [r3, #2]
 8000d54:	492e      	ldr	r1, [pc, #184]	; (8000e10 <calculPossibilitesRec+0x2bc>)
 8000d56:	4613      	mov	r3, r2
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	4413      	add	r3, r2
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	4403      	add	r3, r0
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	440b      	add	r3, r1
 8000d64:	4622      	mov	r2, r4
 8000d66:	805a      	strh	r2, [r3, #2]
					for (int i = index - nb_eaten; i < index; i++)
 8000d68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d6e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000d72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000d74:	429a      	cmp	r2, r3
 8000d76:	dbb1      	blt.n	8000cdc <calculPossibilitesRec+0x188>
					}
					index++;
 8000d78:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					chessboard[line + pas][col + 1].isFilled = 0; //On enleve la piece pour la recurrence
 8000d82:	89fa      	ldrh	r2, [r7, #14]
 8000d84:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000d88:	18d1      	adds	r1, r2, r3
 8000d8a:	89bb      	ldrh	r3, [r7, #12]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	481f      	ldr	r0, [pc, #124]	; (8000e0c <calculPossibilitesRec+0x2b8>)
 8000d90:	461a      	mov	r2, r3
 8000d92:	0092      	lsls	r2, r2, #2
 8000d94:	441a      	add	r2, r3
 8000d96:	0053      	lsls	r3, r2, #1
 8000d98:	461a      	mov	r2, r3
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	440b      	add	r3, r1
 8000da0:	011b      	lsls	r3, r3, #4
 8000da2:	4413      	add	r3, r2
 8000da4:	4403      	add	r3, r0
 8000da6:	3305      	adds	r3, #5
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
					index = calculPossibilitesRec(line + 2 * pas, col + 2, color, possibilites, index, nb_eaten+1);
 8000dac:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	89fb      	ldrh	r3, [r7, #14]
 8000db8:	4413      	add	r3, r2
 8000dba:	b298      	uxth	r0, r3
 8000dbc:	89bb      	ldrh	r3, [r7, #12]
 8000dbe:	3302      	adds	r3, #2
 8000dc0:	b299      	uxth	r1, r3
 8000dc2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	7afa      	ldrb	r2, [r7, #11]
 8000dcc:	9301      	str	r3, [sp, #4]
 8000dce:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000dd2:	9300      	str	r3, [sp, #0]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f7ff febd 	bl	8000b54 <calculPossibilitesRec>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					chessboard[line + pas][col + 1].isFilled = 1; //On enleve la piece pour la recurrence
 8000de0:	89fa      	ldrh	r2, [r7, #14]
 8000de2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000de6:	18d1      	adds	r1, r2, r3
 8000de8:	89bb      	ldrh	r3, [r7, #12]
 8000dea:	3301      	adds	r3, #1
 8000dec:	4807      	ldr	r0, [pc, #28]	; (8000e0c <calculPossibilitesRec+0x2b8>)
 8000dee:	461a      	mov	r2, r3
 8000df0:	0092      	lsls	r2, r2, #2
 8000df2:	441a      	add	r2, r3
 8000df4:	0053      	lsls	r3, r2, #1
 8000df6:	461a      	mov	r2, r3
 8000df8:	460b      	mov	r3, r1
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	440b      	add	r3, r1
 8000dfe:	011b      	lsls	r3, r3, #4
 8000e00:	4413      	add	r3, r2
 8000e02:	4403      	add	r3, r0
 8000e04:	3305      	adds	r3, #5
 8000e06:	2201      	movs	r2, #1
 8000e08:	701a      	strb	r2, [r3, #0]
 8000e0a:	e021      	b.n	8000e50 <calculPossibilitesRec+0x2fc>
 8000e0c:	200080f8 	.word	0x200080f8
 8000e10:	20008614 	.word	0x20008614
				}
			}
		}
		// Controle colonne de droite : pas de piece et pas en train de manger
		else if (nb_eaten == 0)
 8000e14:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d119      	bne.n	8000e50 <calculPossibilitesRec+0x2fc>
		{
			struct cell possible = {line + pas, col + 1};
 8000e1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000e20:	b29a      	uxth	r2, r3
 8000e22:	89fb      	ldrh	r3, [r7, #14]
 8000e24:	4413      	add	r3, r2
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000e2a:	89bb      	ldrh	r3, [r7, #12]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	84fb      	strh	r3, [r7, #38]	; 0x26
			possibilites[index] = possible;
 8000e32:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e42:	6818      	ldr	r0, [r3, #0]
 8000e44:	6010      	str	r0, [r2, #0]
			index++;
 8000e46:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		}
	}
	// Controle colonne de droite en arriere : piece presente
	if(col < 7 && line != debut)
 8000e50:	89bb      	ldrh	r3, [r7, #12]
 8000e52:	2b06      	cmp	r3, #6
 8000e54:	f200 8158 	bhi.w	8001108 <calculPossibilitesRec+0x5b4>
 8000e58:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	89fa      	ldrh	r2, [r7, #14]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	f000 8151 	beq.w	8001108 <calculPossibilitesRec+0x5b4>
	{
		if(chessboard[line - pas][col + 1].isFilled == 1)
 8000e66:	89fa      	ldrh	r2, [r7, #14]
 8000e68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000e6c:	1ad1      	subs	r1, r2, r3
 8000e6e:	89bb      	ldrh	r3, [r7, #12]
 8000e70:	3301      	adds	r3, #1
 8000e72:	4894      	ldr	r0, [pc, #592]	; (80010c4 <calculPossibilitesRec+0x570>)
 8000e74:	461a      	mov	r2, r3
 8000e76:	0092      	lsls	r2, r2, #2
 8000e78:	441a      	add	r2, r3
 8000e7a:	0053      	lsls	r3, r2, #1
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	460b      	mov	r3, r1
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	440b      	add	r3, r1
 8000e84:	011b      	lsls	r3, r3, #4
 8000e86:	4413      	add	r3, r2
 8000e88:	4403      	add	r3, r0
 8000e8a:	3305      	adds	r3, #5
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	f040 811c 	bne.w	80010cc <calculPossibilitesRec+0x578>
		{
			if(chessboard[line - pas][col + 1].piece_color == color) ;//Une piece de sa couleur bloque
 8000e94:	89fa      	ldrh	r2, [r7, #14]
 8000e96:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000e9a:	1ad1      	subs	r1, r2, r3
 8000e9c:	89bb      	ldrh	r3, [r7, #12]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	4888      	ldr	r0, [pc, #544]	; (80010c4 <calculPossibilitesRec+0x570>)
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	0092      	lsls	r2, r2, #2
 8000ea6:	441a      	add	r2, r3
 8000ea8:	0053      	lsls	r3, r2, #1
 8000eaa:	461a      	mov	r2, r3
 8000eac:	460b      	mov	r3, r1
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	440b      	add	r3, r1
 8000eb2:	011b      	lsls	r3, r3, #4
 8000eb4:	4413      	add	r3, r2
 8000eb6:	4403      	add	r3, r0
 8000eb8:	3307      	adds	r3, #7
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	7afa      	ldrb	r2, [r7, #11]
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	f000 8122 	beq.w	8001108 <calculPossibilitesRec+0x5b4>
			else if((col <= 5) && (line - pas != debut)) // Assez de cases pour sauter
 8000ec4:	89bb      	ldrh	r3, [r7, #12]
 8000ec6:	2b05      	cmp	r3, #5
 8000ec8:	f200 811e 	bhi.w	8001108 <calculPossibilitesRec+0x5b4>
 8000ecc:	89fa      	ldrh	r2, [r7, #14]
 8000ece:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000ed2:	1ad2      	subs	r2, r2, r3
 8000ed4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	f000 8115 	beq.w	8001108 <calculPossibilitesRec+0x5b4>
			{
				if(chessboard[line - 2 * pas][col + 2].isFilled == 0) // Pas de piece apres le saut
 8000ede:	89fa      	ldrh	r2, [r7, #14]
 8000ee0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	1ad1      	subs	r1, r2, r3
 8000ee8:	89bb      	ldrh	r3, [r7, #12]
 8000eea:	3302      	adds	r3, #2
 8000eec:	4875      	ldr	r0, [pc, #468]	; (80010c4 <calculPossibilitesRec+0x570>)
 8000eee:	461a      	mov	r2, r3
 8000ef0:	0092      	lsls	r2, r2, #2
 8000ef2:	441a      	add	r2, r3
 8000ef4:	0053      	lsls	r3, r2, #1
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	460b      	mov	r3, r1
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	440b      	add	r3, r1
 8000efe:	011b      	lsls	r3, r3, #4
 8000f00:	4413      	add	r3, r2
 8000f02:	4403      	add	r3, r0
 8000f04:	3305      	adds	r3, #5
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	f040 80fd 	bne.w	8001108 <calculPossibilitesRec+0x5b4>
				{
					//=> Piece de l'autre couleur, place pour manger
					struct cell possible = {line - 2 * pas, col + 2};
 8000f0e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	89fa      	ldrh	r2, [r7, #14]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	843b      	strh	r3, [r7, #32]
 8000f20:	89bb      	ldrh	r3, [r7, #12]
 8000f22:	3302      	adds	r3, #2
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	847b      	strh	r3, [r7, #34]	; 0x22
					possibilites[index] = possible;
 8000f28:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	461a      	mov	r2, r3
 8000f34:	f107 0320 	add.w	r3, r7, #32
 8000f38:	6818      	ldr	r0, [r3, #0]
 8000f3a:	6010      	str	r0, [r2, #0]
					possible_eaten[index][nb_eaten].ligne = line - pas;
 8000f3c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000f46:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
 8000f4a:	89f8      	ldrh	r0, [r7, #14]
 8000f4c:	1ac3      	subs	r3, r0, r3
 8000f4e:	b29c      	uxth	r4, r3
 8000f50:	485d      	ldr	r0, [pc, #372]	; (80010c8 <calculPossibilitesRec+0x574>)
 8000f52:	4613      	mov	r3, r2
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	4413      	add	r3, r2
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	440b      	add	r3, r1
 8000f5c:	4622      	mov	r2, r4
 8000f5e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
					possible_eaten[index][nb_eaten].colonne = col + 1;
 8000f62:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000f66:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
 8000f6a:	89bb      	ldrh	r3, [r7, #12]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	b29c      	uxth	r4, r3
 8000f70:	4855      	ldr	r0, [pc, #340]	; (80010c8 <calculPossibilitesRec+0x574>)
 8000f72:	4613      	mov	r3, r2
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	4413      	add	r3, r2
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	4403      	add	r3, r0
 8000f80:	4622      	mov	r2, r4
 8000f82:	805a      	strh	r2, [r3, #2]
					for (int i = index - nb_eaten; i < index; i++)
 8000f84:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000f88:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000f90:	e048      	b.n	8001024 <calculPossibilitesRec+0x4d0>
					{
						possible_eaten[index][i - index + nb_eaten].ligne = possible_eaten[i][i - index + nb_eaten].ligne;
 8000f92:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000f96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f98:	1ad2      	subs	r2, r2, r3
 8000f9a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000f9e:	18d4      	adds	r4, r2, r3
 8000fa0:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000fa4:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000fa8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000faa:	1ac9      	subs	r1, r1, r3
 8000fac:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000fb0:	18c8      	adds	r0, r1, r3
 8000fb2:	4d45      	ldr	r5, [pc, #276]	; (80010c8 <calculPossibilitesRec+0x574>)
 8000fb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	440b      	add	r3, r1
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4423      	add	r3, r4
 8000fc0:	f835 4023 	ldrh.w	r4, [r5, r3, lsl #2]
 8000fc4:	4940      	ldr	r1, [pc, #256]	; (80010c8 <calculPossibilitesRec+0x574>)
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	4403      	add	r3, r0
 8000fd0:	4622      	mov	r2, r4
 8000fd2:	f821 2023 	strh.w	r2, [r1, r3, lsl #2]
						possible_eaten[index][i - index + nb_eaten].colonne = possible_eaten[i][i - index + nb_eaten].colonne;
 8000fd6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000fda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000fdc:	1ad2      	subs	r2, r2, r3
 8000fde:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000fe2:	18d4      	adds	r4, r2, r3
 8000fe4:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000fe8:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000fec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000ff4:	18c8      	adds	r0, r1, r3
 8000ff6:	4d34      	ldr	r5, [pc, #208]	; (80010c8 <calculPossibilitesRec+0x574>)
 8000ff8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	440b      	add	r3, r1
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	4423      	add	r3, r4
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	442b      	add	r3, r5
 8001008:	885c      	ldrh	r4, [r3, #2]
 800100a:	492f      	ldr	r1, [pc, #188]	; (80010c8 <calculPossibilitesRec+0x574>)
 800100c:	4613      	mov	r3, r2
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	4413      	add	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4403      	add	r3, r0
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	440b      	add	r3, r1
 800101a:	4622      	mov	r2, r4
 800101c:	805a      	strh	r2, [r3, #2]
					for (int i = index - nb_eaten; i < index; i++)
 800101e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001020:	3301      	adds	r3, #1
 8001022:	63bb      	str	r3, [r7, #56]	; 0x38
 8001024:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001028:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800102a:	429a      	cmp	r2, r3
 800102c:	dbb1      	blt.n	8000f92 <calculPossibilitesRec+0x43e>
					}
					index++;
 800102e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001032:	3301      	adds	r3, #1
 8001034:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					chessboard[line - pas][col + 1].isFilled = 0; //On enleve la piece pour la recurrence
 8001038:	89fa      	ldrh	r2, [r7, #14]
 800103a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800103e:	1ad1      	subs	r1, r2, r3
 8001040:	89bb      	ldrh	r3, [r7, #12]
 8001042:	3301      	adds	r3, #1
 8001044:	481f      	ldr	r0, [pc, #124]	; (80010c4 <calculPossibilitesRec+0x570>)
 8001046:	461a      	mov	r2, r3
 8001048:	0092      	lsls	r2, r2, #2
 800104a:	441a      	add	r2, r3
 800104c:	0053      	lsls	r3, r2, #1
 800104e:	461a      	mov	r2, r3
 8001050:	460b      	mov	r3, r1
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	440b      	add	r3, r1
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	4413      	add	r3, r2
 800105a:	4403      	add	r3, r0
 800105c:	3305      	adds	r3, #5
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
					index = calculPossibilitesRec(line - 2 * pas, col + 2, color, possibilites, index, nb_eaten+1);
 8001062:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001066:	b29b      	uxth	r3, r3
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	b29b      	uxth	r3, r3
 800106c:	89fa      	ldrh	r2, [r7, #14]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	b298      	uxth	r0, r3
 8001072:	89bb      	ldrh	r3, [r7, #12]
 8001074:	3302      	adds	r3, #2
 8001076:	b299      	uxth	r1, r3
 8001078:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800107c:	3301      	adds	r3, #1
 800107e:	b2db      	uxtb	r3, r3
 8001080:	7afa      	ldrb	r2, [r7, #11]
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f7ff fd62 	bl	8000b54 <calculPossibilitesRec>
 8001090:	4603      	mov	r3, r0
 8001092:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					chessboard[line - pas][col + 1].isFilled = 1;
 8001096:	89fa      	ldrh	r2, [r7, #14]
 8001098:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800109c:	1ad1      	subs	r1, r2, r3
 800109e:	89bb      	ldrh	r3, [r7, #12]
 80010a0:	3301      	adds	r3, #1
 80010a2:	4808      	ldr	r0, [pc, #32]	; (80010c4 <calculPossibilitesRec+0x570>)
 80010a4:	461a      	mov	r2, r3
 80010a6:	0092      	lsls	r2, r2, #2
 80010a8:	441a      	add	r2, r3
 80010aa:	0053      	lsls	r3, r2, #1
 80010ac:	461a      	mov	r2, r3
 80010ae:	460b      	mov	r3, r1
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	440b      	add	r3, r1
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	4413      	add	r3, r2
 80010b8:	4403      	add	r3, r0
 80010ba:	3305      	adds	r3, #5
 80010bc:	2201      	movs	r2, #1
 80010be:	701a      	strb	r2, [r3, #0]
 80010c0:	e022      	b.n	8001108 <calculPossibilitesRec+0x5b4>
 80010c2:	bf00      	nop
 80010c4:	200080f8 	.word	0x200080f8
 80010c8:	20008614 	.word	0x20008614
				}
			}
		}
		// Controle colonne de droite : pas de piece et pas en train de manger
		else if (nb_eaten == 0)
 80010cc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d119      	bne.n	8001108 <calculPossibilitesRec+0x5b4>
		{
			struct cell possible = {line + pas, col - 1};
 80010d4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80010d8:	b29a      	uxth	r2, r3
 80010da:	89fb      	ldrh	r3, [r7, #14]
 80010dc:	4413      	add	r3, r2
 80010de:	b29b      	uxth	r3, r3
 80010e0:	83bb      	strh	r3, [r7, #28]
 80010e2:	89bb      	ldrh	r3, [r7, #12]
 80010e4:	3b01      	subs	r3, #1
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	83fb      	strh	r3, [r7, #30]
			possibilites[index] = possible;
 80010ea:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	4413      	add	r3, r2
 80010f4:	461a      	mov	r2, r3
 80010f6:	f107 031c 	add.w	r3, r7, #28
 80010fa:	6818      	ldr	r0, [r3, #0]
 80010fc:	6010      	str	r0, [r2, #0]
			index++;
 80010fe:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001102:	3301      	adds	r3, #1
 8001104:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		}
	}
	// Controle de la colonne de gauche en avant :
	if(col > 0 && line != fin)
 8001108:	89bb      	ldrh	r3, [r7, #12]
 800110a:	2b00      	cmp	r3, #0
 800110c:	f000 8158 	beq.w	80013c0 <calculPossibilitesRec+0x86c>
 8001110:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001114:	b29b      	uxth	r3, r3
 8001116:	89fa      	ldrh	r2, [r7, #14]
 8001118:	429a      	cmp	r2, r3
 800111a:	f000 8151 	beq.w	80013c0 <calculPossibilitesRec+0x86c>
	{
		// Controle colonne de gauche : piece presente
		if(chessboard[line + pas][col - 1].isFilled == 1)
 800111e:	89fa      	ldrh	r2, [r7, #14]
 8001120:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001124:	18d1      	adds	r1, r2, r3
 8001126:	89bb      	ldrh	r3, [r7, #12]
 8001128:	3b01      	subs	r3, #1
 800112a:	4894      	ldr	r0, [pc, #592]	; (800137c <calculPossibilitesRec+0x828>)
 800112c:	461a      	mov	r2, r3
 800112e:	0092      	lsls	r2, r2, #2
 8001130:	441a      	add	r2, r3
 8001132:	0053      	lsls	r3, r2, #1
 8001134:	461a      	mov	r2, r3
 8001136:	460b      	mov	r3, r1
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	440b      	add	r3, r1
 800113c:	011b      	lsls	r3, r3, #4
 800113e:	4413      	add	r3, r2
 8001140:	4403      	add	r3, r0
 8001142:	3305      	adds	r3, #5
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b01      	cmp	r3, #1
 8001148:	f040 811c 	bne.w	8001384 <calculPossibilitesRec+0x830>
		{
			if(chessboard[line + pas][col - 1].piece_color == color) ;//Une piece de sa couleur bloque
 800114c:	89fa      	ldrh	r2, [r7, #14]
 800114e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001152:	18d1      	adds	r1, r2, r3
 8001154:	89bb      	ldrh	r3, [r7, #12]
 8001156:	3b01      	subs	r3, #1
 8001158:	4888      	ldr	r0, [pc, #544]	; (800137c <calculPossibilitesRec+0x828>)
 800115a:	461a      	mov	r2, r3
 800115c:	0092      	lsls	r2, r2, #2
 800115e:	441a      	add	r2, r3
 8001160:	0053      	lsls	r3, r2, #1
 8001162:	461a      	mov	r2, r3
 8001164:	460b      	mov	r3, r1
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	440b      	add	r3, r1
 800116a:	011b      	lsls	r3, r3, #4
 800116c:	4413      	add	r3, r2
 800116e:	4403      	add	r3, r0
 8001170:	3307      	adds	r3, #7
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	7afa      	ldrb	r2, [r7, #11]
 8001176:	429a      	cmp	r2, r3
 8001178:	f000 8122 	beq.w	80013c0 <calculPossibilitesRec+0x86c>
			else if((col >= 2) && (line + pas != fin)) // Assez de cases pour sauter
 800117c:	89bb      	ldrh	r3, [r7, #12]
 800117e:	2b01      	cmp	r3, #1
 8001180:	f240 811e 	bls.w	80013c0 <calculPossibilitesRec+0x86c>
 8001184:	89fa      	ldrh	r2, [r7, #14]
 8001186:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800118a:	441a      	add	r2, r3
 800118c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001190:	429a      	cmp	r2, r3
 8001192:	f000 8115 	beq.w	80013c0 <calculPossibilitesRec+0x86c>
			{
				if(chessboard[line + 2 * pas][col - 2].isFilled == 0) // Pas de piece apres le saut
 8001196:	89fa      	ldrh	r2, [r7, #14]
 8001198:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	18d1      	adds	r1, r2, r3
 80011a0:	89bb      	ldrh	r3, [r7, #12]
 80011a2:	3b02      	subs	r3, #2
 80011a4:	4875      	ldr	r0, [pc, #468]	; (800137c <calculPossibilitesRec+0x828>)
 80011a6:	461a      	mov	r2, r3
 80011a8:	0092      	lsls	r2, r2, #2
 80011aa:	441a      	add	r2, r3
 80011ac:	0053      	lsls	r3, r2, #1
 80011ae:	461a      	mov	r2, r3
 80011b0:	460b      	mov	r3, r1
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	440b      	add	r3, r1
 80011b6:	011b      	lsls	r3, r3, #4
 80011b8:	4413      	add	r3, r2
 80011ba:	4403      	add	r3, r0
 80011bc:	3305      	adds	r3, #5
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f040 80fd 	bne.w	80013c0 <calculPossibilitesRec+0x86c>
				{
					//Piece de l'autre couleur, place pour manger
					struct cell possible = {line + 2 * pas, col - 2};
 80011c6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	89fb      	ldrh	r3, [r7, #14]
 80011d2:	4413      	add	r3, r2
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	833b      	strh	r3, [r7, #24]
 80011d8:	89bb      	ldrh	r3, [r7, #12]
 80011da:	3b02      	subs	r3, #2
 80011dc:	b29b      	uxth	r3, r3
 80011de:	837b      	strh	r3, [r7, #26]
					possibilites[index] = possible;
 80011e0:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	461a      	mov	r2, r3
 80011ec:	f107 0318 	add.w	r3, r7, #24
 80011f0:	6818      	ldr	r0, [r3, #0]
 80011f2:	6010      	str	r0, [r2, #0]
					possible_eaten[index][nb_eaten].ligne = line + pas;
 80011f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80011f8:	b298      	uxth	r0, r3
 80011fa:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80011fe:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
 8001202:	89fb      	ldrh	r3, [r7, #14]
 8001204:	4403      	add	r3, r0
 8001206:	b29c      	uxth	r4, r3
 8001208:	485d      	ldr	r0, [pc, #372]	; (8001380 <calculPossibilitesRec+0x82c>)
 800120a:	4613      	mov	r3, r2
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	4413      	add	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	440b      	add	r3, r1
 8001214:	4622      	mov	r2, r4
 8001216:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
					possible_eaten[index][nb_eaten].colonne = col - 1;
 800121a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800121e:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
 8001222:	89bb      	ldrh	r3, [r7, #12]
 8001224:	3b01      	subs	r3, #1
 8001226:	b29c      	uxth	r4, r3
 8001228:	4855      	ldr	r0, [pc, #340]	; (8001380 <calculPossibilitesRec+0x82c>)
 800122a:	4613      	mov	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	4413      	add	r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	440b      	add	r3, r1
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	4403      	add	r3, r0
 8001238:	4622      	mov	r2, r4
 800123a:	805a      	strh	r2, [r3, #2]
					for (int i = index - nb_eaten; i < index; i++)
 800123c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8001240:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	637b      	str	r3, [r7, #52]	; 0x34
 8001248:	e048      	b.n	80012dc <calculPossibilitesRec+0x788>
					{
						possible_eaten[index][i - index + nb_eaten].ligne = possible_eaten[i][i - index + nb_eaten].ligne;
 800124a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800124e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001250:	1ad2      	subs	r2, r2, r3
 8001252:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001256:	18d4      	adds	r4, r2, r3
 8001258:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800125c:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001260:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001262:	1ac9      	subs	r1, r1, r3
 8001264:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001268:	18c8      	adds	r0, r1, r3
 800126a:	4d45      	ldr	r5, [pc, #276]	; (8001380 <calculPossibilitesRec+0x82c>)
 800126c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800126e:	460b      	mov	r3, r1
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	440b      	add	r3, r1
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4423      	add	r3, r4
 8001278:	f835 4023 	ldrh.w	r4, [r5, r3, lsl #2]
 800127c:	4940      	ldr	r1, [pc, #256]	; (8001380 <calculPossibilitesRec+0x82c>)
 800127e:	4613      	mov	r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4413      	add	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4403      	add	r3, r0
 8001288:	4622      	mov	r2, r4
 800128a:	f821 2023 	strh.w	r2, [r1, r3, lsl #2]
						possible_eaten[index][i - index + nb_eaten].colonne = possible_eaten[i][i - index + nb_eaten].colonne;
 800128e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001292:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001294:	1ad2      	subs	r2, r2, r3
 8001296:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800129a:	18d4      	adds	r4, r2, r3
 800129c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80012a0:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80012a4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80012a6:	1ac9      	subs	r1, r1, r3
 80012a8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80012ac:	18c8      	adds	r0, r1, r3
 80012ae:	4d34      	ldr	r5, [pc, #208]	; (8001380 <calculPossibilitesRec+0x82c>)
 80012b0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80012b2:	460b      	mov	r3, r1
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	440b      	add	r3, r1
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4423      	add	r3, r4
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	442b      	add	r3, r5
 80012c0:	885c      	ldrh	r4, [r3, #2]
 80012c2:	492f      	ldr	r1, [pc, #188]	; (8001380 <calculPossibilitesRec+0x82c>)
 80012c4:	4613      	mov	r3, r2
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	4413      	add	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4403      	add	r3, r0
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	440b      	add	r3, r1
 80012d2:	4622      	mov	r2, r4
 80012d4:	805a      	strh	r2, [r3, #2]
					for (int i = index - nb_eaten; i < index; i++)
 80012d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012d8:	3301      	adds	r3, #1
 80012da:	637b      	str	r3, [r7, #52]	; 0x34
 80012dc:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80012e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012e2:	429a      	cmp	r2, r3
 80012e4:	dbb1      	blt.n	800124a <calculPossibilitesRec+0x6f6>
					}
					index++;
 80012e6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80012ea:	3301      	adds	r3, #1
 80012ec:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					chessboard[line + pas][col - 1].isFilled = 0; //On enleve la piece pour la recurrence
 80012f0:	89fa      	ldrh	r2, [r7, #14]
 80012f2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80012f6:	18d1      	adds	r1, r2, r3
 80012f8:	89bb      	ldrh	r3, [r7, #12]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	481f      	ldr	r0, [pc, #124]	; (800137c <calculPossibilitesRec+0x828>)
 80012fe:	461a      	mov	r2, r3
 8001300:	0092      	lsls	r2, r2, #2
 8001302:	441a      	add	r2, r3
 8001304:	0053      	lsls	r3, r2, #1
 8001306:	461a      	mov	r2, r3
 8001308:	460b      	mov	r3, r1
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	440b      	add	r3, r1
 800130e:	011b      	lsls	r3, r3, #4
 8001310:	4413      	add	r3, r2
 8001312:	4403      	add	r3, r0
 8001314:	3305      	adds	r3, #5
 8001316:	2200      	movs	r2, #0
 8001318:	701a      	strb	r2, [r3, #0]
					index = calculPossibilitesRec(line + 2 * pas, col - 2, color, possibilites, index, nb_eaten+1);
 800131a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800131e:	b29b      	uxth	r3, r3
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	b29a      	uxth	r2, r3
 8001324:	89fb      	ldrh	r3, [r7, #14]
 8001326:	4413      	add	r3, r2
 8001328:	b298      	uxth	r0, r3
 800132a:	89bb      	ldrh	r3, [r7, #12]
 800132c:	3b02      	subs	r3, #2
 800132e:	b299      	uxth	r1, r3
 8001330:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001334:	3301      	adds	r3, #1
 8001336:	b2db      	uxtb	r3, r3
 8001338:	7afa      	ldrb	r2, [r7, #11]
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f7ff fc06 	bl	8000b54 <calculPossibilitesRec>
 8001348:	4603      	mov	r3, r0
 800134a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					chessboard[line + pas][col - 1].isFilled = 1; //On la remet
 800134e:	89fa      	ldrh	r2, [r7, #14]
 8001350:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001354:	18d1      	adds	r1, r2, r3
 8001356:	89bb      	ldrh	r3, [r7, #12]
 8001358:	3b01      	subs	r3, #1
 800135a:	4808      	ldr	r0, [pc, #32]	; (800137c <calculPossibilitesRec+0x828>)
 800135c:	461a      	mov	r2, r3
 800135e:	0092      	lsls	r2, r2, #2
 8001360:	441a      	add	r2, r3
 8001362:	0053      	lsls	r3, r2, #1
 8001364:	461a      	mov	r2, r3
 8001366:	460b      	mov	r3, r1
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	440b      	add	r3, r1
 800136c:	011b      	lsls	r3, r3, #4
 800136e:	4413      	add	r3, r2
 8001370:	4403      	add	r3, r0
 8001372:	3305      	adds	r3, #5
 8001374:	2201      	movs	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]
 8001378:	e022      	b.n	80013c0 <calculPossibilitesRec+0x86c>
 800137a:	bf00      	nop
 800137c:	200080f8 	.word	0x200080f8
 8001380:	20008614 	.word	0x20008614
				}
			}
		}
		// Controle colonne de gauche : pas de piece et pas en train de manger
		else if (nb_eaten == 0)
 8001384:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001388:	2b00      	cmp	r3, #0
 800138a:	d119      	bne.n	80013c0 <calculPossibilitesRec+0x86c>
		{
			struct cell possible = {line + pas, col - 1};
 800138c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001390:	b29a      	uxth	r2, r3
 8001392:	89fb      	ldrh	r3, [r7, #14]
 8001394:	4413      	add	r3, r2
 8001396:	b29b      	uxth	r3, r3
 8001398:	82bb      	strh	r3, [r7, #20]
 800139a:	89bb      	ldrh	r3, [r7, #12]
 800139c:	3b01      	subs	r3, #1
 800139e:	b29b      	uxth	r3, r3
 80013a0:	82fb      	strh	r3, [r7, #22]
			possibilites[index] = possible;
 80013a2:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	4413      	add	r3, r2
 80013ac:	461a      	mov	r2, r3
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	6818      	ldr	r0, [r3, #0]
 80013b4:	6010      	str	r0, [r2, #0]
			index++;
 80013b6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80013ba:	3301      	adds	r3, #1
 80013bc:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		}
	}
	// Controle colonne de gauche en arriere : piece presente
	if(col > 0 && line != debut)
 80013c0:	89bb      	ldrh	r3, [r7, #12]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f000 8134 	beq.w	8001630 <calculPossibilitesRec+0xadc>
 80013c8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	89fa      	ldrh	r2, [r7, #14]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	f000 812d 	beq.w	8001630 <calculPossibilitesRec+0xadc>
	{
		if(chessboard[line - pas][col - 1].isFilled == 1)
 80013d6:	89fa      	ldrh	r2, [r7, #14]
 80013d8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80013dc:	1ad1      	subs	r1, r2, r3
 80013de:	89bb      	ldrh	r3, [r7, #12]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	4896      	ldr	r0, [pc, #600]	; (800163c <calculPossibilitesRec+0xae8>)
 80013e4:	461a      	mov	r2, r3
 80013e6:	0092      	lsls	r2, r2, #2
 80013e8:	441a      	add	r2, r3
 80013ea:	0053      	lsls	r3, r2, #1
 80013ec:	461a      	mov	r2, r3
 80013ee:	460b      	mov	r3, r1
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	440b      	add	r3, r1
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	4413      	add	r3, r2
 80013f8:	4403      	add	r3, r0
 80013fa:	3305      	adds	r3, #5
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	f040 8116 	bne.w	8001630 <calculPossibilitesRec+0xadc>
		{
			if(chessboard[line - pas][col - 1].piece_color == color) ;//Une piece de sa couleur bloque
 8001404:	89fa      	ldrh	r2, [r7, #14]
 8001406:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800140a:	1ad1      	subs	r1, r2, r3
 800140c:	89bb      	ldrh	r3, [r7, #12]
 800140e:	3b01      	subs	r3, #1
 8001410:	488a      	ldr	r0, [pc, #552]	; (800163c <calculPossibilitesRec+0xae8>)
 8001412:	461a      	mov	r2, r3
 8001414:	0092      	lsls	r2, r2, #2
 8001416:	441a      	add	r2, r3
 8001418:	0053      	lsls	r3, r2, #1
 800141a:	461a      	mov	r2, r3
 800141c:	460b      	mov	r3, r1
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	440b      	add	r3, r1
 8001422:	011b      	lsls	r3, r3, #4
 8001424:	4413      	add	r3, r2
 8001426:	4403      	add	r3, r0
 8001428:	3307      	adds	r3, #7
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	7afa      	ldrb	r2, [r7, #11]
 800142e:	429a      	cmp	r2, r3
 8001430:	f000 80fe 	beq.w	8001630 <calculPossibilitesRec+0xadc>
			else if((col >= 2) && (line - pas != debut)) // Assez de cases pour sauter
 8001434:	89bb      	ldrh	r3, [r7, #12]
 8001436:	2b01      	cmp	r3, #1
 8001438:	f240 80fa 	bls.w	8001630 <calculPossibilitesRec+0xadc>
 800143c:	89fa      	ldrh	r2, [r7, #14]
 800143e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001442:	1ad2      	subs	r2, r2, r3
 8001444:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001448:	429a      	cmp	r2, r3
 800144a:	f000 80f1 	beq.w	8001630 <calculPossibilitesRec+0xadc>
			{
				if(chessboard[line - 2 * pas][col - 2].isFilled == 0) // Pas de piece apres le saut
 800144e:	89fa      	ldrh	r2, [r7, #14]
 8001450:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	1ad1      	subs	r1, r2, r3
 8001458:	89bb      	ldrh	r3, [r7, #12]
 800145a:	3b02      	subs	r3, #2
 800145c:	4877      	ldr	r0, [pc, #476]	; (800163c <calculPossibilitesRec+0xae8>)
 800145e:	461a      	mov	r2, r3
 8001460:	0092      	lsls	r2, r2, #2
 8001462:	441a      	add	r2, r3
 8001464:	0053      	lsls	r3, r2, #1
 8001466:	461a      	mov	r2, r3
 8001468:	460b      	mov	r3, r1
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	440b      	add	r3, r1
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	4413      	add	r3, r2
 8001472:	4403      	add	r3, r0
 8001474:	3305      	adds	r3, #5
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	f040 80d9 	bne.w	8001630 <calculPossibilitesRec+0xadc>
				{
					//Piece de l'autre couleur, place pour manger
					struct cell possible = {line - 2 * pas, col - 2};
 800147e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001482:	b29b      	uxth	r3, r3
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	b29b      	uxth	r3, r3
 8001488:	89fa      	ldrh	r2, [r7, #14]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	b29b      	uxth	r3, r3
 800148e:	823b      	strh	r3, [r7, #16]
 8001490:	89bb      	ldrh	r3, [r7, #12]
 8001492:	3b02      	subs	r3, #2
 8001494:	b29b      	uxth	r3, r3
 8001496:	827b      	strh	r3, [r7, #18]
					possibilites[index] = possible;
 8001498:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	4413      	add	r3, r2
 80014a2:	461a      	mov	r2, r3
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	6818      	ldr	r0, [r3, #0]
 80014aa:	6010      	str	r0, [r2, #0]
					possible_eaten[index][nb_eaten].ligne = line - pas;
 80014ac:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80014b6:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
 80014ba:	89f8      	ldrh	r0, [r7, #14]
 80014bc:	1ac3      	subs	r3, r0, r3
 80014be:	b29c      	uxth	r4, r3
 80014c0:	485f      	ldr	r0, [pc, #380]	; (8001640 <calculPossibilitesRec+0xaec>)
 80014c2:	4613      	mov	r3, r2
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	4413      	add	r3, r2
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	440b      	add	r3, r1
 80014cc:	4622      	mov	r2, r4
 80014ce:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
					possible_eaten[index][nb_eaten].colonne = col - 1;
 80014d2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80014d6:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
 80014da:	89bb      	ldrh	r3, [r7, #12]
 80014dc:	3b01      	subs	r3, #1
 80014de:	b29c      	uxth	r4, r3
 80014e0:	4857      	ldr	r0, [pc, #348]	; (8001640 <calculPossibilitesRec+0xaec>)
 80014e2:	4613      	mov	r3, r2
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	4413      	add	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4403      	add	r3, r0
 80014f0:	4622      	mov	r2, r4
 80014f2:	805a      	strh	r2, [r3, #2]
					for (int i = index - nb_eaten; i < index; i++)
 80014f4:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80014f8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	633b      	str	r3, [r7, #48]	; 0x30
 8001500:	e048      	b.n	8001594 <calculPossibilitesRec+0xa40>
					{
						possible_eaten[index][i - index + nb_eaten].ligne = possible_eaten[i][i - index + nb_eaten].ligne;
 8001502:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001506:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001508:	1ad2      	subs	r2, r2, r3
 800150a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800150e:	18d4      	adds	r4, r2, r3
 8001510:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8001514:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001518:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800151a:	1ac9      	subs	r1, r1, r3
 800151c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001520:	18c8      	adds	r0, r1, r3
 8001522:	4d47      	ldr	r5, [pc, #284]	; (8001640 <calculPossibilitesRec+0xaec>)
 8001524:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001526:	460b      	mov	r3, r1
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	440b      	add	r3, r1
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4423      	add	r3, r4
 8001530:	f835 4023 	ldrh.w	r4, [r5, r3, lsl #2]
 8001534:	4942      	ldr	r1, [pc, #264]	; (8001640 <calculPossibilitesRec+0xaec>)
 8001536:	4613      	mov	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4403      	add	r3, r0
 8001540:	4622      	mov	r2, r4
 8001542:	f821 2023 	strh.w	r2, [r1, r3, lsl #2]
						possible_eaten[index][i - index + nb_eaten].colonne = possible_eaten[i][i - index + nb_eaten].colonne;
 8001546:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800154a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800154c:	1ad2      	subs	r2, r2, r3
 800154e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001552:	18d4      	adds	r4, r2, r3
 8001554:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8001558:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800155c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800155e:	1ac9      	subs	r1, r1, r3
 8001560:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001564:	18c8      	adds	r0, r1, r3
 8001566:	4d36      	ldr	r5, [pc, #216]	; (8001640 <calculPossibilitesRec+0xaec>)
 8001568:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800156a:	460b      	mov	r3, r1
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	440b      	add	r3, r1
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	4423      	add	r3, r4
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	442b      	add	r3, r5
 8001578:	885c      	ldrh	r4, [r3, #2]
 800157a:	4931      	ldr	r1, [pc, #196]	; (8001640 <calculPossibilitesRec+0xaec>)
 800157c:	4613      	mov	r3, r2
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4403      	add	r3, r0
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	4622      	mov	r2, r4
 800158c:	805a      	strh	r2, [r3, #2]
					for (int i = index - nb_eaten; i < index; i++)
 800158e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001590:	3301      	adds	r3, #1
 8001592:	633b      	str	r3, [r7, #48]	; 0x30
 8001594:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001598:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800159a:	429a      	cmp	r2, r3
 800159c:	dbb1      	blt.n	8001502 <calculPossibilitesRec+0x9ae>
					}
					index++;
 800159e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80015a2:	3301      	adds	r3, #1
 80015a4:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					chessboard[line - pas][col - 1].isFilled = 0;
 80015a8:	89fa      	ldrh	r2, [r7, #14]
 80015aa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80015ae:	1ad1      	subs	r1, r2, r3
 80015b0:	89bb      	ldrh	r3, [r7, #12]
 80015b2:	3b01      	subs	r3, #1
 80015b4:	4821      	ldr	r0, [pc, #132]	; (800163c <calculPossibilitesRec+0xae8>)
 80015b6:	461a      	mov	r2, r3
 80015b8:	0092      	lsls	r2, r2, #2
 80015ba:	441a      	add	r2, r3
 80015bc:	0053      	lsls	r3, r2, #1
 80015be:	461a      	mov	r2, r3
 80015c0:	460b      	mov	r3, r1
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	440b      	add	r3, r1
 80015c6:	011b      	lsls	r3, r3, #4
 80015c8:	4413      	add	r3, r2
 80015ca:	4403      	add	r3, r0
 80015cc:	3305      	adds	r3, #5
 80015ce:	2200      	movs	r2, #0
 80015d0:	701a      	strb	r2, [r3, #0]
					index = calculPossibilitesRec(line - 2 * pas, col - 2, color, possibilites, index, nb_eaten+1);
 80015d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	b29b      	uxth	r3, r3
 80015dc:	89fa      	ldrh	r2, [r7, #14]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	b298      	uxth	r0, r3
 80015e2:	89bb      	ldrh	r3, [r7, #12]
 80015e4:	3b02      	subs	r3, #2
 80015e6:	b299      	uxth	r1, r3
 80015e8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80015ec:	3301      	adds	r3, #1
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	7afa      	ldrb	r2, [r7, #11]
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f7ff faaa 	bl	8000b54 <calculPossibilitesRec>
 8001600:	4603      	mov	r3, r0
 8001602:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					chessboard[line - pas][col - 1].isFilled = 1;
 8001606:	89fa      	ldrh	r2, [r7, #14]
 8001608:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800160c:	1ad1      	subs	r1, r2, r3
 800160e:	89bb      	ldrh	r3, [r7, #12]
 8001610:	3b01      	subs	r3, #1
 8001612:	480a      	ldr	r0, [pc, #40]	; (800163c <calculPossibilitesRec+0xae8>)
 8001614:	461a      	mov	r2, r3
 8001616:	0092      	lsls	r2, r2, #2
 8001618:	441a      	add	r2, r3
 800161a:	0053      	lsls	r3, r2, #1
 800161c:	461a      	mov	r2, r3
 800161e:	460b      	mov	r3, r1
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	440b      	add	r3, r1
 8001624:	011b      	lsls	r3, r3, #4
 8001626:	4413      	add	r3, r2
 8001628:	4403      	add	r3, r0
 800162a:	3305      	adds	r3, #5
 800162c:	2201      	movs	r2, #1
 800162e:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	return index;
 8001630:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50

}
 8001634:	4618      	mov	r0, r3
 8001636:	3740      	adds	r7, #64	; 0x40
 8001638:	46bd      	mov	sp, r7
 800163a:	bdb0      	pop	{r4, r5, r7, pc}
 800163c:	200080f8 	.word	0x200080f8
 8001640:	20008614 	.word	0x20008614

08001644 <calculPossibilitesDame>:

uint8_t calculPossibilitesDame(uint16_t line, uint16_t col, uint8_t color, struct cell *possibilites)
{
 8001644:	b480      	push	{r7}
 8001646:	b087      	sub	sp, #28
 8001648:	af00      	add	r7, sp, #0
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	4603      	mov	r3, r0
 800164e:	81fb      	strh	r3, [r7, #14]
 8001650:	460b      	mov	r3, r1
 8001652:	81bb      	strh	r3, [r7, #12]
 8001654:	4613      	mov	r3, r2
 8001656:	72fb      	strb	r3, [r7, #11]
	uint8_t index = 0, nb_eaten = 0;
 8001658:	2300      	movs	r3, #0
 800165a:	75fb      	strb	r3, [r7, #23]
 800165c:	2300      	movs	r3, #0
 800165e:	75bb      	strb	r3, [r7, #22]
			}

		}
		cpt++;
	}**/
	return index;
 8001660:	7dfb      	ldrb	r3, [r7, #23]
}
 8001662:	4618      	mov	r0, r3
 8001664:	371c      	adds	r7, #28
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
	...

08001670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001670:	b5b0      	push	{r4, r5, r7, lr}
 8001672:	b0ac      	sub	sp, #176	; 0xb0
 8001674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	//uint32_t potl,potr,joystick_h, joystick_v;
	ADC_ChannelConfTypeDef sConfig = {0};
 8001676:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001684:	2301      	movs	r3, #1
 8001686:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800168a:	2300      	movs	r3, #0
 800168c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001690:	f7ff f9f6 	bl	8000a80 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8001694:	f7ff fa1a 	bl	8000acc <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001698:	f004 fe76 	bl	8006388 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800169c:	f000 f90c 	bl	80018b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a0:	f000 fed4 	bl	800244c <MX_GPIO_Init>
  MX_ADC3_Init();
 80016a4:	f000 f9cc 	bl	8001a40 <MX_ADC3_Init>
  MX_DMA2D_Init();
 80016a8:	f000 fa46 	bl	8001b38 <MX_DMA2D_Init>
  MX_FMC_Init();
 80016ac:	f000 fe7e 	bl	80023ac <MX_FMC_Init>
  MX_I2C1_Init();
 80016b0:	f000 fa74 	bl	8001b9c <MX_I2C1_Init>
  MX_I2C3_Init();
 80016b4:	f000 fab2 	bl	8001c1c <MX_I2C3_Init>
  MX_LTDC_Init();
 80016b8:	f000 faf0 	bl	8001c9c <MX_LTDC_Init>
  MX_RTC_Init();
 80016bc:	f000 fb70 	bl	8001da0 <MX_RTC_Init>
  MX_SPI2_Init();
 80016c0:	f000 fc14 	bl	8001eec <MX_SPI2_Init>
  MX_TIM1_Init();
 80016c4:	f000 fc50 	bl	8001f68 <MX_TIM1_Init>
  MX_TIM2_Init();
 80016c8:	f000 fca2 	bl	8002010 <MX_TIM2_Init>
  MX_TIM3_Init();
 80016cc:	f000 fcee 	bl	80020ac <MX_TIM3_Init>
  MX_TIM5_Init();
 80016d0:	f000 fd3a 	bl	8002148 <MX_TIM5_Init>
  MX_TIM8_Init();
 80016d4:	f000 fd86 	bl	80021e4 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 80016d8:	f000 fe08 	bl	80022ec <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80016dc:	f000 fe36 	bl	800234c <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80016e0:	f000 f95c 	bl	800199c <MX_ADC1_Init>
  MX_DAC_Init();
 80016e4:	f000 f9fe 	bl	8001ae4 <MX_DAC_Init>
  MX_UART7_Init();
 80016e8:	f000 fdd0 	bl	800228c <MX_UART7_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 80016ec:	f002 fac0 	bl	8003c70 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 80016f0:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80016f4:	2000      	movs	r0, #0
 80016f6:	f002 fb53 	bl	8003da0 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 80016fa:	f002 fb29 	bl	8003d50 <BSP_LCD_GetXSize>
 80016fe:	4604      	mov	r4, r0
 8001700:	f002 fb3a 	bl	8003d78 <BSP_LCD_GetYSize>
 8001704:	4603      	mov	r3, r0
 8001706:	fb03 f304 	mul.w	r3, r3, r4
 800170a:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	4619      	mov	r1, r3
 8001712:	2001      	movs	r0, #1
 8001714:	f002 fb44 	bl	8003da0 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_DisplayOn();
 8001718:	f003 f8bc 	bl	8004894 <BSP_LCD_DisplayOn>
    BSP_LCD_SelectLayer(0);
 800171c:	2000      	movs	r0, #0
 800171e:	f002 fb9f 	bl	8003e60 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001722:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001726:	f002 fc0d 	bl	8003f44 <BSP_LCD_Clear>
    //BSP_LCD_DrawBitmap(0,0,(uint8_t*)HorombeRGB565_bmp);
    BSP_LCD_DrawBitmap(0,0,(uint8_t*)damier_bmp);
 800172a:	4a52      	ldr	r2, [pc, #328]	; (8001874 <main+0x204>)
 800172c:	2100      	movs	r1, #0
 800172e:	2000      	movs	r0, #0
 8001730:	f002 fee4 	bl	80044fc <BSP_LCD_DrawBitmap>
    BSP_LCD_SelectLayer(1);
 8001734:	2001      	movs	r0, #1
 8001736:	f002 fb93 	bl	8003e60 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(0);
 800173a:	2000      	movs	r0, #0
 800173c:	f002 fc02 	bl	8003f44 <BSP_LCD_Clear>
    BSP_LCD_SetFont(&Font12);
 8001740:	484d      	ldr	r0, [pc, #308]	; (8001878 <main+0x208>)
 8001742:	f002 fbcf 	bl	8003ee4 <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001746:	f04f 30ff 	mov.w	r0, #4294967295
 800174a:	f002 fb99 	bl	8003e80 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 800174e:	484b      	ldr	r0, [pc, #300]	; (800187c <main+0x20c>)
 8001750:	f002 fbae 	bl	8003eb0 <BSP_LCD_SetBackColor>

    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8001754:	f002 fafc 	bl	8003d50 <BSP_LCD_GetXSize>
 8001758:	4603      	mov	r3, r0
 800175a:	b29c      	uxth	r4, r3
 800175c:	f002 fb0c 	bl	8003d78 <BSP_LCD_GetYSize>
 8001760:	4603      	mov	r3, r0
 8001762:	b29b      	uxth	r3, r3
 8001764:	4619      	mov	r1, r3
 8001766:	4620      	mov	r0, r4
 8001768:	f003 fca6 	bl	80050b8 <BSP_TS_Init>
    BSP_TS_ITConfig();
 800176c:	f003 fce4 	bl	8005138 <BSP_TS_ITConfig>

	// Init potentiometre
	  sConfig.Channel = ADC_CHANNEL_6;
 8001770:	2306      	movs	r3, #6
 8001772:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8001776:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800177a:	4619      	mov	r1, r3
 800177c:	4840      	ldr	r0, [pc, #256]	; (8001880 <main+0x210>)
 800177e:	f004 ff6f 	bl	8006660 <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc3);
 8001782:	483f      	ldr	r0, [pc, #252]	; (8001880 <main+0x210>)
 8001784:	f004 fe9e 	bl	80064c4 <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
    mutexEcran = xSemaphoreCreateMutex();
 8001788:	2001      	movs	r0, #1
 800178a:	f00b fc9c 	bl	800d0c6 <xQueueCreateMutex>
 800178e:	4603      	mov	r3, r0
 8001790:	4a3c      	ldr	r2, [pc, #240]	; (8001884 <main+0x214>)
 8001792:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of queueSel */
  osMessageQDef(queueSel, 16, uint16_t);
 8001794:	4b3c      	ldr	r3, [pc, #240]	; (8001888 <main+0x218>)
 8001796:	f107 0490 	add.w	r4, r7, #144	; 0x90
 800179a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800179c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  queueSelHandle = osMessageCreate(osMessageQ(queueSel), NULL);
 80017a0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80017a4:	2100      	movs	r1, #0
 80017a6:	4618      	mov	r0, r3
 80017a8:	f00b fa49 	bl	800cc3e <osMessageCreate>
 80017ac:	4603      	mov	r3, r0
 80017ae:	4a37      	ldr	r2, [pc, #220]	; (800188c <main+0x21c>)
 80017b0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of task_init */
  osThreadDef(task_init, fonction_init, osPriorityHigh, 0, 1024);
 80017b2:	4b37      	ldr	r3, [pc, #220]	; (8001890 <main+0x220>)
 80017b4:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80017b8:	461d      	mov	r5, r3
 80017ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_initHandle = osThreadCreate(osThread(task_init), NULL);
 80017c6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80017ca:	2100      	movs	r1, #0
 80017cc:	4618      	mov	r0, r3
 80017ce:	f00b f9ca 	bl	800cb66 <osThreadCreate>
 80017d2:	4603      	mov	r3, r0
 80017d4:	4a2f      	ldr	r2, [pc, #188]	; (8001894 <main+0x224>)
 80017d6:	6013      	str	r3, [r2, #0]

  /* definition and creation of affichage */
  osThreadDef(affichage, fonction_affichage, osPriorityNormal, 0, 1024);
 80017d8:	4b2f      	ldr	r3, [pc, #188]	; (8001898 <main+0x228>)
 80017da:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80017de:	461d      	mov	r5, r3
 80017e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  affichageHandle = osThreadCreate(osThread(affichage), NULL);
 80017ec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f00b f9b7 	bl	800cb66 <osThreadCreate>
 80017f8:	4603      	mov	r3, r0
 80017fa:	4a28      	ldr	r2, [pc, #160]	; (800189c <main+0x22c>)
 80017fc:	6013      	str	r3, [r2, #0]

  /* definition and creation of task_select */
  osThreadDef(task_select, fonction_select, osPriorityAboveNormal, 0, 256);
 80017fe:	4b28      	ldr	r3, [pc, #160]	; (80018a0 <main+0x230>)
 8001800:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001804:	461d      	mov	r5, r3
 8001806:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001808:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800180e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_selectHandle = osThreadCreate(osThread(task_select), NULL);
 8001812:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f00b f9a4 	bl	800cb66 <osThreadCreate>
 800181e:	4603      	mov	r3, r0
 8001820:	4a20      	ldr	r2, [pc, #128]	; (80018a4 <main+0x234>)
 8001822:	6013      	str	r3, [r2, #0]

  /* definition and creation of task_calculPoss */
  osThreadDef(task_calculPoss, fonction_calculPossibilites, osPriorityBelowNormal, 0, 4096);
 8001824:	4b20      	ldr	r3, [pc, #128]	; (80018a8 <main+0x238>)
 8001826:	f107 0420 	add.w	r4, r7, #32
 800182a:	461d      	mov	r5, r3
 800182c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800182e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001830:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001834:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_calculPossHandle = osThreadCreate(osThread(task_calculPoss), NULL);
 8001838:	f107 0320 	add.w	r3, r7, #32
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f00b f991 	bl	800cb66 <osThreadCreate>
 8001844:	4603      	mov	r3, r0
 8001846:	4a19      	ldr	r2, [pc, #100]	; (80018ac <main+0x23c>)
 8001848:	6013      	str	r3, [r2, #0]

  /* definition and creation of task_victory */
  osThreadDef(task_victory, fonctionVictory, osPriorityNormal, 0, 1024);
 800184a:	4b19      	ldr	r3, [pc, #100]	; (80018b0 <main+0x240>)
 800184c:	1d3c      	adds	r4, r7, #4
 800184e:	461d      	mov	r5, r3
 8001850:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001852:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001854:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001858:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_victoryHandle = osThreadCreate(osThread(task_victory), NULL);
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	2100      	movs	r1, #0
 8001860:	4618      	mov	r0, r3
 8001862:	f00b f980 	bl	800cb66 <osThreadCreate>
 8001866:	4603      	mov	r3, r0
 8001868:	4a12      	ldr	r2, [pc, #72]	; (80018b4 <main+0x244>)
 800186a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800186c:	f00b f974 	bl	800cb58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001870:	e7fe      	b.n	8001870 <main+0x200>
 8001872:	bf00      	nop
 8001874:	0800f764 	.word	0x0800f764
 8001878:	20000034 	.word	0x20000034
 800187c:	ff0000ff 	.word	0xff0000ff
 8001880:	2000850c 	.word	0x2000850c
 8001884:	200085d8 	.word	0x200085d8
 8001888:	0800f624 	.word	0x0800f624
 800188c:	200080a8 	.word	0x200080a8
 8001890:	0800f634 	.word	0x0800f634
 8001894:	20008058 	.word	0x20008058
 8001898:	0800f650 	.word	0x0800f650
 800189c:	20008508 	.word	0x20008508
 80018a0:	0800f66c 	.word	0x0800f66c
 80018a4:	200083c4 	.word	0x200083c4
 80018a8:	0800f688 	.word	0x0800f688
 80018ac:	200084bc 	.word	0x200084bc
 80018b0:	0800f6a4 	.word	0x0800f6a4
 80018b4:	200085f0 	.word	0x200085f0

080018b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b094      	sub	sp, #80	; 0x50
 80018bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018be:	f107 0320 	add.w	r3, r7, #32
 80018c2:	2230      	movs	r2, #48	; 0x30
 80018c4:	2100      	movs	r1, #0
 80018c6:	4618      	mov	r0, r3
 80018c8:	f00d fdb0 	bl	800f42c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80018dc:	f007 fd74 	bl	80093c8 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018e0:	4b2c      	ldr	r3, [pc, #176]	; (8001994 <SystemClock_Config+0xdc>)
 80018e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e4:	4a2b      	ldr	r2, [pc, #172]	; (8001994 <SystemClock_Config+0xdc>)
 80018e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ea:	6413      	str	r3, [r2, #64]	; 0x40
 80018ec:	4b29      	ldr	r3, [pc, #164]	; (8001994 <SystemClock_Config+0xdc>)
 80018ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018f8:	4b27      	ldr	r3, [pc, #156]	; (8001998 <SystemClock_Config+0xe0>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a26      	ldr	r2, [pc, #152]	; (8001998 <SystemClock_Config+0xe0>)
 80018fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001902:	6013      	str	r3, [r2, #0]
 8001904:	4b24      	ldr	r3, [pc, #144]	; (8001998 <SystemClock_Config+0xe0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800190c:	607b      	str	r3, [r7, #4]
 800190e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001910:	2309      	movs	r3, #9
 8001912:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001914:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800191a:	2301      	movs	r3, #1
 800191c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800191e:	2302      	movs	r3, #2
 8001920:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001922:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001926:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001928:	2319      	movs	r3, #25
 800192a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 800192c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001930:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001932:	2302      	movs	r3, #2
 8001934:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001936:	2309      	movs	r3, #9
 8001938:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800193a:	f107 0320 	add.w	r3, r7, #32
 800193e:	4618      	mov	r0, r3
 8001940:	f007 fda2 	bl	8009488 <HAL_RCC_OscConfig>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800194a:	f001 ffe7 	bl	800391c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800194e:	f007 fd4b 	bl	80093e8 <HAL_PWREx_EnableOverDrive>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001958:	f001 ffe0 	bl	800391c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800195c:	230f      	movs	r3, #15
 800195e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001960:	2302      	movs	r3, #2
 8001962:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001968:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800196c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800196e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001972:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001974:	f107 030c 	add.w	r3, r7, #12
 8001978:	2106      	movs	r1, #6
 800197a:	4618      	mov	r0, r3
 800197c:	f008 f828 	bl	80099d0 <HAL_RCC_ClockConfig>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001986:	f001 ffc9 	bl	800391c <Error_Handler>
  }
}
 800198a:	bf00      	nop
 800198c:	3750      	adds	r7, #80	; 0x50
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40023800 	.word	0x40023800
 8001998:	40007000 	.word	0x40007000

0800199c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019a2:	463b      	mov	r3, r7
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019ae:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019b0:	4a21      	ldr	r2, [pc, #132]	; (8001a38 <MX_ADC1_Init+0x9c>)
 80019b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019b4:	4b1f      	ldr	r3, [pc, #124]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80019ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019bc:	4b1d      	ldr	r3, [pc, #116]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019c2:	4b1c      	ldr	r3, [pc, #112]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019c8:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019ce:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019d6:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019d8:	2200      	movs	r2, #0
 80019da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019dc:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019de:	4a17      	ldr	r2, [pc, #92]	; (8001a3c <MX_ADC1_Init+0xa0>)
 80019e0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019e2:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019e8:	4b12      	ldr	r3, [pc, #72]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019ea:	2201      	movs	r2, #1
 80019ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019f6:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019fc:	480d      	ldr	r0, [pc, #52]	; (8001a34 <MX_ADC1_Init+0x98>)
 80019fe:	f004 fd1d 	bl	800643c <HAL_ADC_Init>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a08:	f001 ff88 	bl	800391c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a10:	2301      	movs	r3, #1
 8001a12:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a18:	463b      	mov	r3, r7
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4805      	ldr	r0, [pc, #20]	; (8001a34 <MX_ADC1_Init+0x98>)
 8001a1e:	f004 fe1f 	bl	8006660 <HAL_ADC_ConfigChannel>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a28:	f001 ff78 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a2c:	bf00      	nop
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	200084c0 	.word	0x200084c0
 8001a38:	40012000 	.word	0x40012000
 8001a3c:	0f000001 	.word	0x0f000001

08001a40 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a46:	463b      	mov	r3, r7
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001a52:	4b21      	ldr	r3, [pc, #132]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a54:	4a21      	ldr	r2, [pc, #132]	; (8001adc <MX_ADC3_Init+0x9c>)
 8001a56:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a58:	4b1f      	ldr	r3, [pc, #124]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a5a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a5e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001a60:	4b1d      	ldr	r3, [pc, #116]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a66:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001a6c:	4b1a      	ldr	r3, [pc, #104]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001a72:	4b19      	ldr	r3, [pc, #100]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a7a:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a80:	4b15      	ldr	r3, [pc, #84]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a82:	4a17      	ldr	r2, [pc, #92]	; (8001ae0 <MX_ADC3_Init+0xa0>)
 8001a84:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a86:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001a8c:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001a92:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a9a:	4b0f      	ldr	r3, [pc, #60]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001aa0:	480d      	ldr	r0, [pc, #52]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001aa2:	f004 fccb 	bl	800643c <HAL_ADC_Init>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001aac:	f001 ff36 	bl	800391c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001ab0:	2306      	movs	r3, #6
 8001ab2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001abc:	463b      	mov	r3, r7
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4805      	ldr	r0, [pc, #20]	; (8001ad8 <MX_ADC3_Init+0x98>)
 8001ac2:	f004 fdcd 	bl	8006660 <HAL_ADC_ConfigChannel>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001acc:	f001 ff26 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001ad0:	bf00      	nop
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	2000850c 	.word	0x2000850c
 8001adc:	40012200 	.word	0x40012200
 8001ae0:	0f000001 	.word	0x0f000001

08001ae4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001aea:	463b      	mov	r3, r7
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001af2:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <MX_DAC_Init+0x4c>)
 8001af4:	4a0f      	ldr	r2, [pc, #60]	; (8001b34 <MX_DAC_Init+0x50>)
 8001af6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001af8:	480d      	ldr	r0, [pc, #52]	; (8001b30 <MX_DAC_Init+0x4c>)
 8001afa:	f005 f8e3 	bl	8006cc4 <HAL_DAC_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001b04:	f001 ff0a 	bl	800391c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001b10:	463b      	mov	r3, r7
 8001b12:	2200      	movs	r2, #0
 8001b14:	4619      	mov	r1, r3
 8001b16:	4806      	ldr	r0, [pc, #24]	; (8001b30 <MX_DAC_Init+0x4c>)
 8001b18:	f005 f95a 	bl	8006dd0 <HAL_DAC_ConfigChannel>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001b22:	f001 fefb 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200085dc 	.word	0x200085dc
 8001b34:	40007400 	.word	0x40007400

08001b38 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001b3c:	4b15      	ldr	r3, [pc, #84]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b3e:	4a16      	ldr	r2, [pc, #88]	; (8001b98 <MX_DMA2D_Init+0x60>)
 8001b40:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001b42:	4b14      	ldr	r3, [pc, #80]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001b48:	4b12      	ldr	r3, [pc, #72]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001b4e:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001b54:	4b0f      	ldr	r3, [pc, #60]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001b5a:	4b0e      	ldr	r3, [pc, #56]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001b60:	4b0c      	ldr	r3, [pc, #48]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001b66:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001b6c:	4809      	ldr	r0, [pc, #36]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b6e:	f005 fbd9 	bl	8007324 <HAL_DMA2D_Init>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001b78:	f001 fed0 	bl	800391c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	4805      	ldr	r0, [pc, #20]	; (8001b94 <MX_DMA2D_Init+0x5c>)
 8001b80:	f005 fe3e 	bl	8007800 <HAL_DMA2D_ConfigLayer>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001b8a:	f001 fec7 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20008ce4 	.word	0x20008ce4
 8001b98:	4002b000 	.word	0x4002b000

08001b9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001ba2:	4a1c      	ldr	r2, [pc, #112]	; (8001c14 <MX_I2C1_Init+0x78>)
 8001ba4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001ba8:	4a1b      	ldr	r2, [pc, #108]	; (8001c18 <MX_I2C1_Init+0x7c>)
 8001baa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bac:	4b18      	ldr	r3, [pc, #96]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bb2:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bb8:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bbe:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bca:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bd6:	480e      	ldr	r0, [pc, #56]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bd8:	f006 fa44 	bl	8008064 <HAL_I2C_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001be2:	f001 fe9b 	bl	800391c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001be6:	2100      	movs	r1, #0
 8001be8:	4809      	ldr	r0, [pc, #36]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bea:	f006 ffdd 	bl	8008ba8 <HAL_I2CEx_ConfigAnalogFilter>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001bf4:	f001 fe92 	bl	800391c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4805      	ldr	r0, [pc, #20]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bfc:	f007 f81f 	bl	8008c3e <HAL_I2CEx_ConfigDigitalFilter>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c06:	f001 fe89 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	200080ac 	.word	0x200080ac
 8001c14:	40005400 	.word	0x40005400
 8001c18:	00c0eaff 	.word	0x00c0eaff

08001c1c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c20:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c22:	4a1c      	ldr	r2, [pc, #112]	; (8001c94 <MX_I2C3_Init+0x78>)
 8001c24:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8001c26:	4b1a      	ldr	r3, [pc, #104]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c28:	4a1b      	ldr	r2, [pc, #108]	; (8001c98 <MX_I2C3_Init+0x7c>)
 8001c2a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001c2c:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c32:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c38:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c4a:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c50:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001c56:	480e      	ldr	r0, [pc, #56]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c58:	f006 fa04 	bl	8008064 <HAL_I2C_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001c62:	f001 fe5b 	bl	800391c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c66:	2100      	movs	r1, #0
 8001c68:	4809      	ldr	r0, [pc, #36]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c6a:	f006 ff9d 	bl	8008ba8 <HAL_I2CEx_ConfigAnalogFilter>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001c74:	f001 fe52 	bl	800391c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001c78:	2100      	movs	r1, #0
 8001c7a:	4805      	ldr	r0, [pc, #20]	; (8001c90 <MX_I2C3_Init+0x74>)
 8001c7c:	f006 ffdf 	bl	8008c3e <HAL_I2CEx_ConfigDigitalFilter>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001c86:	f001 fe49 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20007f24 	.word	0x20007f24
 8001c94:	40005c00 	.word	0x40005c00
 8001c98:	00c0eaff 	.word	0x00c0eaff

08001c9c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08e      	sub	sp, #56	; 0x38
 8001ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	2234      	movs	r2, #52	; 0x34
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f00d fbbf 	bl	800f42c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001cae:	4b3a      	ldr	r3, [pc, #232]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cb0:	4a3a      	ldr	r2, [pc, #232]	; (8001d9c <MX_LTDC_Init+0x100>)
 8001cb2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001cb4:	4b38      	ldr	r3, [pc, #224]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001cba:	4b37      	ldr	r3, [pc, #220]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001cc0:	4b35      	ldr	r3, [pc, #212]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001cc6:	4b34      	ldr	r3, [pc, #208]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8001ccc:	4b32      	ldr	r3, [pc, #200]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cce:	2228      	movs	r2, #40	; 0x28
 8001cd0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8001cd2:	4b31      	ldr	r3, [pc, #196]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cd4:	2209      	movs	r2, #9
 8001cd6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8001cd8:	4b2f      	ldr	r3, [pc, #188]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cda:	2235      	movs	r2, #53	; 0x35
 8001cdc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8001cde:	4b2e      	ldr	r3, [pc, #184]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001ce0:	220b      	movs	r2, #11
 8001ce2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001ce4:	4b2c      	ldr	r3, [pc, #176]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001ce6:	f240 2215 	movw	r2, #533	; 0x215
 8001cea:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8001cec:	4b2a      	ldr	r3, [pc, #168]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cee:	f240 121b 	movw	r2, #283	; 0x11b
 8001cf2:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8001cf4:	4b28      	ldr	r3, [pc, #160]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cf6:	f240 2235 	movw	r2, #565	; 0x235
 8001cfa:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8001cfc:	4b26      	ldr	r3, [pc, #152]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001cfe:	f240 121d 	movw	r2, #285	; 0x11d
 8001d02:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001d04:	4b24      	ldr	r3, [pc, #144]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001d0c:	4b22      	ldr	r3, [pc, #136]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001d14:	4b20      	ldr	r3, [pc, #128]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001d1c:	481e      	ldr	r0, [pc, #120]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001d1e:	f006 ffdb 	bl	8008cd8 <HAL_LTDC_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001d28:	f001 fdf8 	bl	800391c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001d30:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001d34:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8001d3a:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001d3e:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001d40:	2302      	movs	r3, #2
 8001d42:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001d44:	23ff      	movs	r3, #255	; 0xff
 8001d46:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001d4c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d50:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001d52:	2307      	movs	r3, #7
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8001d56:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001d5a:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001d5c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001d60:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8001d62:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001d66:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4805      	ldr	r0, [pc, #20]	; (8001d98 <MX_LTDC_Init+0xfc>)
 8001d82:	f007 f93b 	bl	8008ffc <HAL_LTDC_ConfigLayer>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001d8c:	f001 fdc6 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001d90:	bf00      	nop
 8001d92:	3738      	adds	r7, #56	; 0x38
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20008414 	.word	0x20008414
 8001d9c:	40016800 	.word	0x40016800

08001da0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b092      	sub	sp, #72	; 0x48
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001da6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	605a      	str	r2, [r3, #4]
 8001db0:	609a      	str	r2, [r3, #8]
 8001db2:	60da      	str	r2, [r3, #12]
 8001db4:	611a      	str	r2, [r3, #16]
 8001db6:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001dbc:	463b      	mov	r3, r7
 8001dbe:	222c      	movs	r2, #44	; 0x2c
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f00d fb32 	bl	800f42c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001dc8:	4b46      	ldr	r3, [pc, #280]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001dca:	4a47      	ldr	r2, [pc, #284]	; (8001ee8 <MX_RTC_Init+0x148>)
 8001dcc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001dce:	4b45      	ldr	r3, [pc, #276]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001dd4:	4b43      	ldr	r3, [pc, #268]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001dd6:	227f      	movs	r2, #127	; 0x7f
 8001dd8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001dda:	4b42      	ldr	r3, [pc, #264]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001ddc:	22ff      	movs	r2, #255	; 0xff
 8001dde:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001de0:	4b40      	ldr	r3, [pc, #256]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001de6:	4b3f      	ldr	r3, [pc, #252]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001dec:	4b3d      	ldr	r3, [pc, #244]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001df2:	483c      	ldr	r0, [pc, #240]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001df4:	f008 fbe4 	bl	800a5c0 <HAL_RTC_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8001dfe:	f001 fd8d 	bl	800391c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001e1c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e20:	2201      	movs	r2, #1
 8001e22:	4619      	mov	r1, r3
 8001e24:	482f      	ldr	r0, [pc, #188]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001e26:	f008 fc5d 	bl	800a6e4 <HAL_RTC_SetTime>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001e30:	f001 fd74 	bl	800391c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001e34:	2301      	movs	r3, #1
 8001e36:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 8001e40:	2301      	movs	r3, #1
 8001e42:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001e4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e50:	2201      	movs	r2, #1
 8001e52:	4619      	mov	r1, r3
 8001e54:	4823      	ldr	r0, [pc, #140]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001e56:	f008 fd03 	bl	800a860 <HAL_RTC_SetDate>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001e60:	f001 fd5c 	bl	800391c <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 8001e8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e92:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001e94:	463b      	mov	r3, r7
 8001e96:	2201      	movs	r2, #1
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4812      	ldr	r0, [pc, #72]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001e9c:	f008 fd88 	bl	800a9b0 <HAL_RTC_SetAlarm>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8001ea6:	f001 fd39 	bl	800391c <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8001eaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	480b      	ldr	r0, [pc, #44]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001eb8:	f008 fd7a 	bl	800a9b0 <HAL_RTC_SetAlarm>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_RTC_Init+0x126>
  {
    Error_Handler();
 8001ec2:	f001 fd2b 	bl	800391c <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001ec6:	2202      	movs	r2, #2
 8001ec8:	2100      	movs	r1, #0
 8001eca:	4806      	ldr	r0, [pc, #24]	; (8001ee4 <MX_RTC_Init+0x144>)
 8001ecc:	f008 fefa 	bl	800acc4 <HAL_RTCEx_SetTimeStamp>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8001ed6:	f001 fd21 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001eda:	bf00      	nop
 8001edc:	3748      	adds	r7, #72	; 0x48
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	200085f4 	.word	0x200085f4
 8001ee8:	40002800 	.word	0x40002800

08001eec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001ef2:	4a1c      	ldr	r2, [pc, #112]	; (8001f64 <MX_SPI2_Init+0x78>)
 8001ef4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ef6:	4b1a      	ldr	r3, [pc, #104]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001ef8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001efc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001efe:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001f04:	4b16      	ldr	r3, [pc, #88]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f06:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001f0a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f0c:	4b14      	ldr	r3, [pc, #80]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f12:	4b13      	ldr	r3, [pc, #76]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001f18:	4b11      	ldr	r3, [pc, #68]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f1a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001f1e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f20:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f26:	4b0e      	ldr	r3, [pc, #56]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f32:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001f38:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f3a:	2207      	movs	r2, #7
 8001f3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001f3e:	4b08      	ldr	r3, [pc, #32]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f46:	2208      	movs	r2, #8
 8001f48:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f4a:	4805      	ldr	r0, [pc, #20]	; (8001f60 <MX_SPI2_Init+0x74>)
 8001f4c:	f008 ffa1 	bl	800ae92 <HAL_SPI_Init>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001f56:	f001 fce1 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20007f70 	.word	0x20007f70
 8001f64:	40003800 	.word	0x40003800

08001f68 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b088      	sub	sp, #32
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f6e:	f107 0310 	add.w	r3, r7, #16
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
 8001f7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f7c:	1d3b      	adds	r3, r7, #4
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f86:	4b20      	ldr	r3, [pc, #128]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001f88:	4a20      	ldr	r2, [pc, #128]	; (800200c <MX_TIM1_Init+0xa4>)
 8001f8a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f92:	4b1d      	ldr	r3, [pc, #116]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001f98:	4b1b      	ldr	r3, [pc, #108]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001f9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa0:	4b19      	ldr	r3, [pc, #100]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fa6:	4b18      	ldr	r3, [pc, #96]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fac:	4b16      	ldr	r3, [pc, #88]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fb2:	4815      	ldr	r0, [pc, #84]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001fb4:	f009 f818 	bl	800afe8 <HAL_TIM_Base_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001fbe:	f001 fcad 	bl	800391c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fc6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fc8:	f107 0310 	add.w	r3, r7, #16
 8001fcc:	4619      	mov	r1, r3
 8001fce:	480e      	ldr	r0, [pc, #56]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001fd0:	f009 f9fa 	bl	800b3c8 <HAL_TIM_ConfigClockSource>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001fda:	f001 fc9f 	bl	800391c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fea:	1d3b      	adds	r3, r7, #4
 8001fec:	4619      	mov	r1, r3
 8001fee:	4806      	ldr	r0, [pc, #24]	; (8002008 <MX_TIM1_Init+0xa0>)
 8001ff0:	f009 fc16 	bl	800b820 <HAL_TIMEx_MasterConfigSynchronization>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001ffa:	f001 fc8f 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ffe:	bf00      	nop
 8002000:	3720      	adds	r7, #32
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20008c14 	.word	0x20008c14
 800200c:	40010000 	.word	0x40010000

08002010 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002016:	f107 0310 	add.w	r3, r7, #16
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002024:	1d3b      	adds	r3, r7, #4
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800202e:	4b1e      	ldr	r3, [pc, #120]	; (80020a8 <MX_TIM2_Init+0x98>)
 8002030:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002034:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002036:	4b1c      	ldr	r3, [pc, #112]	; (80020a8 <MX_TIM2_Init+0x98>)
 8002038:	2200      	movs	r2, #0
 800203a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203c:	4b1a      	ldr	r3, [pc, #104]	; (80020a8 <MX_TIM2_Init+0x98>)
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002042:	4b19      	ldr	r3, [pc, #100]	; (80020a8 <MX_TIM2_Init+0x98>)
 8002044:	f04f 32ff 	mov.w	r2, #4294967295
 8002048:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204a:	4b17      	ldr	r3, [pc, #92]	; (80020a8 <MX_TIM2_Init+0x98>)
 800204c:	2200      	movs	r2, #0
 800204e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002050:	4b15      	ldr	r3, [pc, #84]	; (80020a8 <MX_TIM2_Init+0x98>)
 8002052:	2200      	movs	r2, #0
 8002054:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002056:	4814      	ldr	r0, [pc, #80]	; (80020a8 <MX_TIM2_Init+0x98>)
 8002058:	f008 ffc6 	bl	800afe8 <HAL_TIM_Base_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002062:	f001 fc5b 	bl	800391c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800206a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800206c:	f107 0310 	add.w	r3, r7, #16
 8002070:	4619      	mov	r1, r3
 8002072:	480d      	ldr	r0, [pc, #52]	; (80020a8 <MX_TIM2_Init+0x98>)
 8002074:	f009 f9a8 	bl	800b3c8 <HAL_TIM_ConfigClockSource>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800207e:	f001 fc4d 	bl	800391c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002082:	2300      	movs	r3, #0
 8002084:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800208a:	1d3b      	adds	r3, r7, #4
 800208c:	4619      	mov	r1, r3
 800208e:	4806      	ldr	r0, [pc, #24]	; (80020a8 <MX_TIM2_Init+0x98>)
 8002090:	f009 fbc6 	bl	800b820 <HAL_TIMEx_MasterConfigSynchronization>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800209a:	f001 fc3f 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800209e:	bf00      	nop
 80020a0:	3720      	adds	r7, #32
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20008d24 	.word	0x20008d24

080020ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020b2:	f107 0310 	add.w	r3, r7, #16
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	605a      	str	r2, [r3, #4]
 80020bc:	609a      	str	r2, [r3, #8]
 80020be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c0:	1d3b      	adds	r3, r7, #4
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020ca:	4b1d      	ldr	r3, [pc, #116]	; (8002140 <MX_TIM3_Init+0x94>)
 80020cc:	4a1d      	ldr	r2, [pc, #116]	; (8002144 <MX_TIM3_Init+0x98>)
 80020ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80020d0:	4b1b      	ldr	r3, [pc, #108]	; (8002140 <MX_TIM3_Init+0x94>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d6:	4b1a      	ldr	r3, [pc, #104]	; (8002140 <MX_TIM3_Init+0x94>)
 80020d8:	2200      	movs	r2, #0
 80020da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80020dc:	4b18      	ldr	r3, [pc, #96]	; (8002140 <MX_TIM3_Init+0x94>)
 80020de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e4:	4b16      	ldr	r3, [pc, #88]	; (8002140 <MX_TIM3_Init+0x94>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ea:	4b15      	ldr	r3, [pc, #84]	; (8002140 <MX_TIM3_Init+0x94>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80020f0:	4813      	ldr	r0, [pc, #76]	; (8002140 <MX_TIM3_Init+0x94>)
 80020f2:	f008 ff79 	bl	800afe8 <HAL_TIM_Base_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80020fc:	f001 fc0e 	bl	800391c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002100:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002104:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002106:	f107 0310 	add.w	r3, r7, #16
 800210a:	4619      	mov	r1, r3
 800210c:	480c      	ldr	r0, [pc, #48]	; (8002140 <MX_TIM3_Init+0x94>)
 800210e:	f009 f95b 	bl	800b3c8 <HAL_TIM_ConfigClockSource>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002118:	f001 fc00 	bl	800391c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800211c:	2300      	movs	r3, #0
 800211e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002120:	2300      	movs	r3, #0
 8002122:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002124:	1d3b      	adds	r3, r7, #4
 8002126:	4619      	mov	r1, r3
 8002128:	4805      	ldr	r0, [pc, #20]	; (8002140 <MX_TIM3_Init+0x94>)
 800212a:	f009 fb79 	bl	800b820 <HAL_TIMEx_MasterConfigSynchronization>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002134:	f001 fbf2 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002138:	bf00      	nop
 800213a:	3720      	adds	r7, #32
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	200083c8 	.word	0x200083c8
 8002144:	40000400 	.word	0x40000400

08002148 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800214e:	f107 0310 	add.w	r3, r7, #16
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	609a      	str	r2, [r3, #8]
 800215a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	605a      	str	r2, [r3, #4]
 8002164:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002166:	4b1d      	ldr	r3, [pc, #116]	; (80021dc <MX_TIM5_Init+0x94>)
 8002168:	4a1d      	ldr	r2, [pc, #116]	; (80021e0 <MX_TIM5_Init+0x98>)
 800216a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800216c:	4b1b      	ldr	r3, [pc, #108]	; (80021dc <MX_TIM5_Init+0x94>)
 800216e:	2200      	movs	r2, #0
 8002170:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002172:	4b1a      	ldr	r3, [pc, #104]	; (80021dc <MX_TIM5_Init+0x94>)
 8002174:	2200      	movs	r2, #0
 8002176:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002178:	4b18      	ldr	r3, [pc, #96]	; (80021dc <MX_TIM5_Init+0x94>)
 800217a:	f04f 32ff 	mov.w	r2, #4294967295
 800217e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002180:	4b16      	ldr	r3, [pc, #88]	; (80021dc <MX_TIM5_Init+0x94>)
 8002182:	2200      	movs	r2, #0
 8002184:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002186:	4b15      	ldr	r3, [pc, #84]	; (80021dc <MX_TIM5_Init+0x94>)
 8002188:	2200      	movs	r2, #0
 800218a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800218c:	4813      	ldr	r0, [pc, #76]	; (80021dc <MX_TIM5_Init+0x94>)
 800218e:	f008 ff2b 	bl	800afe8 <HAL_TIM_Base_Init>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002198:	f001 fbc0 	bl	800391c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800219c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80021a2:	f107 0310 	add.w	r3, r7, #16
 80021a6:	4619      	mov	r1, r3
 80021a8:	480c      	ldr	r0, [pc, #48]	; (80021dc <MX_TIM5_Init+0x94>)
 80021aa:	f009 f90d 	bl	800b3c8 <HAL_TIM_ConfigClockSource>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80021b4:	f001 fbb2 	bl	800391c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b8:	2300      	movs	r3, #0
 80021ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80021c0:	1d3b      	adds	r3, r7, #4
 80021c2:	4619      	mov	r1, r3
 80021c4:	4805      	ldr	r0, [pc, #20]	; (80021dc <MX_TIM5_Init+0x94>)
 80021c6:	f009 fb2b 	bl	800b820 <HAL_TIMEx_MasterConfigSynchronization>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80021d0:	f001 fba4 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80021d4:	bf00      	nop
 80021d6:	3720      	adds	r7, #32
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20008378 	.word	0x20008378
 80021e0:	40000c00 	.word	0x40000c00

080021e4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b088      	sub	sp, #32
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ea:	f107 0310 	add.w	r3, r7, #16
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	609a      	str	r2, [r3, #8]
 80021f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]
 8002200:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002202:	4b20      	ldr	r3, [pc, #128]	; (8002284 <MX_TIM8_Init+0xa0>)
 8002204:	4a20      	ldr	r2, [pc, #128]	; (8002288 <MX_TIM8_Init+0xa4>)
 8002206:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002208:	4b1e      	ldr	r3, [pc, #120]	; (8002284 <MX_TIM8_Init+0xa0>)
 800220a:	2200      	movs	r2, #0
 800220c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800220e:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <MX_TIM8_Init+0xa0>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002214:	4b1b      	ldr	r3, [pc, #108]	; (8002284 <MX_TIM8_Init+0xa0>)
 8002216:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800221a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800221c:	4b19      	ldr	r3, [pc, #100]	; (8002284 <MX_TIM8_Init+0xa0>)
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002222:	4b18      	ldr	r3, [pc, #96]	; (8002284 <MX_TIM8_Init+0xa0>)
 8002224:	2200      	movs	r2, #0
 8002226:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002228:	4b16      	ldr	r3, [pc, #88]	; (8002284 <MX_TIM8_Init+0xa0>)
 800222a:	2200      	movs	r2, #0
 800222c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800222e:	4815      	ldr	r0, [pc, #84]	; (8002284 <MX_TIM8_Init+0xa0>)
 8002230:	f008 feda 	bl	800afe8 <HAL_TIM_Base_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 800223a:	f001 fb6f 	bl	800391c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800223e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002242:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002244:	f107 0310 	add.w	r3, r7, #16
 8002248:	4619      	mov	r1, r3
 800224a:	480e      	ldr	r0, [pc, #56]	; (8002284 <MX_TIM8_Init+0xa0>)
 800224c:	f009 f8bc 	bl	800b3c8 <HAL_TIM_ConfigClockSource>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8002256:	f001 fb61 	bl	800391c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800225a:	2300      	movs	r3, #0
 800225c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800225e:	2300      	movs	r3, #0
 8002260:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	4619      	mov	r1, r3
 800226a:	4806      	ldr	r0, [pc, #24]	; (8002284 <MX_TIM8_Init+0xa0>)
 800226c:	f009 fad8 	bl	800b820 <HAL_TIMEx_MasterConfigSynchronization>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002276:	f001 fb51 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800227a:	bf00      	nop
 800227c:	3720      	adds	r7, #32
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	2000805c 	.word	0x2000805c
 8002288:	40010400 	.word	0x40010400

0800228c <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8002290:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <MX_UART7_Init+0x58>)
 8002292:	4a15      	ldr	r2, [pc, #84]	; (80022e8 <MX_UART7_Init+0x5c>)
 8002294:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8002296:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <MX_UART7_Init+0x58>)
 8002298:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800229c:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <MX_UART7_Init+0x58>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80022a4:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <MX_UART7_Init+0x58>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80022aa:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <MX_UART7_Init+0x58>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <MX_UART7_Init+0x58>)
 80022b2:	220c      	movs	r2, #12
 80022b4:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022b6:	4b0b      	ldr	r3, [pc, #44]	; (80022e4 <MX_UART7_Init+0x58>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80022bc:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <MX_UART7_Init+0x58>)
 80022be:	2200      	movs	r2, #0
 80022c0:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022c2:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <MX_UART7_Init+0x58>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <MX_UART7_Init+0x58>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80022ce:	4805      	ldr	r0, [pc, #20]	; (80022e4 <MX_UART7_Init+0x58>)
 80022d0:	f009 fb52 	bl	800b978 <HAL_UART_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_UART7_Init+0x52>
  {
    Error_Handler();
 80022da:	f001 fb1f 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20007fd4 	.word	0x20007fd4
 80022e8:	40007800 	.word	0x40007800

080022ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022f0:	4b14      	ldr	r3, [pc, #80]	; (8002344 <MX_USART1_UART_Init+0x58>)
 80022f2:	4a15      	ldr	r2, [pc, #84]	; (8002348 <MX_USART1_UART_Init+0x5c>)
 80022f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80022f6:	4b13      	ldr	r3, [pc, #76]	; (8002344 <MX_USART1_UART_Init+0x58>)
 80022f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022fe:	4b11      	ldr	r3, [pc, #68]	; (8002344 <MX_USART1_UART_Init+0x58>)
 8002300:	2200      	movs	r2, #0
 8002302:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002304:	4b0f      	ldr	r3, [pc, #60]	; (8002344 <MX_USART1_UART_Init+0x58>)
 8002306:	2200      	movs	r2, #0
 8002308:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800230a:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <MX_USART1_UART_Init+0x58>)
 800230c:	2200      	movs	r2, #0
 800230e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002310:	4b0c      	ldr	r3, [pc, #48]	; (8002344 <MX_USART1_UART_Init+0x58>)
 8002312:	220c      	movs	r2, #12
 8002314:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002316:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <MX_USART1_UART_Init+0x58>)
 8002318:	2200      	movs	r2, #0
 800231a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800231c:	4b09      	ldr	r3, [pc, #36]	; (8002344 <MX_USART1_UART_Init+0x58>)
 800231e:	2200      	movs	r2, #0
 8002320:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002322:	4b08      	ldr	r3, [pc, #32]	; (8002344 <MX_USART1_UART_Init+0x58>)
 8002324:	2200      	movs	r2, #0
 8002326:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002328:	4b06      	ldr	r3, [pc, #24]	; (8002344 <MX_USART1_UART_Init+0x58>)
 800232a:	2200      	movs	r2, #0
 800232c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800232e:	4805      	ldr	r0, [pc, #20]	; (8002344 <MX_USART1_UART_Init+0x58>)
 8002330:	f009 fb22 	bl	800b978 <HAL_UART_Init>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800233a:	f001 faef 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20008554 	.word	0x20008554
 8002348:	40011000 	.word	0x40011000

0800234c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002350:	4b14      	ldr	r3, [pc, #80]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 8002352:	4a15      	ldr	r2, [pc, #84]	; (80023a8 <MX_USART6_UART_Init+0x5c>)
 8002354:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002356:	4b13      	ldr	r3, [pc, #76]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 8002358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800235c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800235e:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 8002360:	2200      	movs	r2, #0
 8002362:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002364:	4b0f      	ldr	r3, [pc, #60]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 8002366:	2200      	movs	r2, #0
 8002368:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800236a:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 800236c:	2200      	movs	r2, #0
 800236e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002370:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 8002372:	220c      	movs	r2, #12
 8002374:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002376:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 8002378:	2200      	movs	r2, #0
 800237a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800237c:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 800237e:	2200      	movs	r2, #0
 8002380:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002382:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 8002384:	2200      	movs	r2, #0
 8002386:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002388:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 800238a:	2200      	movs	r2, #0
 800238c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800238e:	4805      	ldr	r0, [pc, #20]	; (80023a4 <MX_USART6_UART_Init+0x58>)
 8002390:	f009 faf2 	bl	800b978 <HAL_UART_Init>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800239a:	f001 fabf 	bl	800391c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20008c60 	.word	0x20008c60
 80023a8:	40011400 	.word	0x40011400

080023ac <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80023b2:	1d3b      	adds	r3, r7, #4
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]
 80023be:	611a      	str	r2, [r3, #16]
 80023c0:	615a      	str	r2, [r3, #20]
 80023c2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80023c4:	4b1f      	ldr	r3, [pc, #124]	; (8002444 <MX_FMC_Init+0x98>)
 80023c6:	4a20      	ldr	r2, [pc, #128]	; (8002448 <MX_FMC_Init+0x9c>)
 80023c8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80023ca:	4b1e      	ldr	r3, [pc, #120]	; (8002444 <MX_FMC_Init+0x98>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80023d0:	4b1c      	ldr	r3, [pc, #112]	; (8002444 <MX_FMC_Init+0x98>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80023d6:	4b1b      	ldr	r3, [pc, #108]	; (8002444 <MX_FMC_Init+0x98>)
 80023d8:	2204      	movs	r2, #4
 80023da:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80023dc:	4b19      	ldr	r3, [pc, #100]	; (8002444 <MX_FMC_Init+0x98>)
 80023de:	2210      	movs	r2, #16
 80023e0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80023e2:	4b18      	ldr	r3, [pc, #96]	; (8002444 <MX_FMC_Init+0x98>)
 80023e4:	2240      	movs	r2, #64	; 0x40
 80023e6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80023e8:	4b16      	ldr	r3, [pc, #88]	; (8002444 <MX_FMC_Init+0x98>)
 80023ea:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80023ee:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80023f0:	4b14      	ldr	r3, [pc, #80]	; (8002444 <MX_FMC_Init+0x98>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80023f6:	4b13      	ldr	r3, [pc, #76]	; (8002444 <MX_FMC_Init+0x98>)
 80023f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023fc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80023fe:	4b11      	ldr	r3, [pc, #68]	; (8002444 <MX_FMC_Init+0x98>)
 8002400:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002404:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <MX_FMC_Init+0x98>)
 8002408:	2200      	movs	r2, #0
 800240a:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800240c:	2302      	movs	r3, #2
 800240e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8002410:	2307      	movs	r3, #7
 8002412:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8002414:	2304      	movs	r3, #4
 8002416:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8002418:	2307      	movs	r3, #7
 800241a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800241c:	2303      	movs	r3, #3
 800241e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8002420:	2302      	movs	r3, #2
 8002422:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8002424:	2302      	movs	r3, #2
 8002426:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8002428:	1d3b      	adds	r3, r7, #4
 800242a:	4619      	mov	r1, r3
 800242c:	4805      	ldr	r0, [pc, #20]	; (8002444 <MX_FMC_Init+0x98>)
 800242e:	f008 fc9f 	bl	800ad70 <HAL_SDRAM_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8002438:	f001 fa70 	bl	800391c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800243c:	bf00      	nop
 800243e:	3720      	adds	r7, #32
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	20008d70 	.word	0x20008d70
 8002448:	a0000140 	.word	0xa0000140

0800244c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b090      	sub	sp, #64	; 0x40
 8002450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002452:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	605a      	str	r2, [r3, #4]
 800245c:	609a      	str	r2, [r3, #8]
 800245e:	60da      	str	r2, [r3, #12]
 8002460:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002462:	4baf      	ldr	r3, [pc, #700]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	4aae      	ldr	r2, [pc, #696]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	6313      	str	r3, [r2, #48]	; 0x30
 800246e:	4bac      	ldr	r3, [pc, #688]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	62bb      	str	r3, [r7, #40]	; 0x28
 8002478:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800247a:	4ba9      	ldr	r3, [pc, #676]	; (8002720 <MX_GPIO_Init+0x2d4>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	4aa8      	ldr	r2, [pc, #672]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002484:	6313      	str	r3, [r2, #48]	; 0x30
 8002486:	4ba6      	ldr	r3, [pc, #664]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800248e:	627b      	str	r3, [r7, #36]	; 0x24
 8002490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002492:	4ba3      	ldr	r3, [pc, #652]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002496:	4aa2      	ldr	r2, [pc, #648]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002498:	f043 0302 	orr.w	r3, r3, #2
 800249c:	6313      	str	r3, [r2, #48]	; 0x30
 800249e:	4ba0      	ldr	r3, [pc, #640]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	623b      	str	r3, [r7, #32]
 80024a8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024aa:	4b9d      	ldr	r3, [pc, #628]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	4a9c      	ldr	r2, [pc, #624]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024b0:	f043 0308 	orr.w	r3, r3, #8
 80024b4:	6313      	str	r3, [r2, #48]	; 0x30
 80024b6:	4b9a      	ldr	r3, [pc, #616]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	61fb      	str	r3, [r7, #28]
 80024c0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024c2:	4b97      	ldr	r3, [pc, #604]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	4a96      	ldr	r2, [pc, #600]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024c8:	f043 0304 	orr.w	r3, r3, #4
 80024cc:	6313      	str	r3, [r2, #48]	; 0x30
 80024ce:	4b94      	ldr	r3, [pc, #592]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	f003 0304 	and.w	r3, r3, #4
 80024d6:	61bb      	str	r3, [r7, #24]
 80024d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024da:	4b91      	ldr	r3, [pc, #580]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	4a90      	ldr	r2, [pc, #576]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	6313      	str	r3, [r2, #48]	; 0x30
 80024e6:	4b8e      	ldr	r3, [pc, #568]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	617b      	str	r3, [r7, #20]
 80024f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80024f2:	4b8b      	ldr	r3, [pc, #556]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	4a8a      	ldr	r2, [pc, #552]	; (8002720 <MX_GPIO_Init+0x2d4>)
 80024f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024fc:	6313      	str	r3, [r2, #48]	; 0x30
 80024fe:	4b88      	ldr	r3, [pc, #544]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800250a:	4b85      	ldr	r3, [pc, #532]	; (8002720 <MX_GPIO_Init+0x2d4>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	4a84      	ldr	r2, [pc, #528]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002514:	6313      	str	r3, [r2, #48]	; 0x30
 8002516:	4b82      	ldr	r3, [pc, #520]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800251e:	60fb      	str	r3, [r7, #12]
 8002520:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8002522:	4b7f      	ldr	r3, [pc, #508]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002526:	4a7e      	ldr	r2, [pc, #504]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002528:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800252c:	6313      	str	r3, [r2, #48]	; 0x30
 800252e:	4b7c      	ldr	r3, [pc, #496]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002532:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002536:	60bb      	str	r3, [r7, #8]
 8002538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800253a:	4b79      	ldr	r3, [pc, #484]	; (8002720 <MX_GPIO_Init+0x2d4>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	4a78      	ldr	r2, [pc, #480]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002540:	f043 0320 	orr.w	r3, r3, #32
 8002544:	6313      	str	r3, [r2, #48]	; 0x30
 8002546:	4b76      	ldr	r3, [pc, #472]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254a:	f003 0320 	and.w	r3, r3, #32
 800254e:	607b      	str	r3, [r7, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002552:	4b73      	ldr	r3, [pc, #460]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002556:	4a72      	ldr	r2, [pc, #456]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002558:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800255c:	6313      	str	r3, [r2, #48]	; 0x30
 800255e:	4b70      	ldr	r3, [pc, #448]	; (8002720 <MX_GPIO_Init+0x2d4>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002566:	603b      	str	r3, [r7, #0]
 8002568:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 800256a:	2200      	movs	r2, #0
 800256c:	2160      	movs	r1, #96	; 0x60
 800256e:	486d      	ldr	r0, [pc, #436]	; (8002724 <MX_GPIO_Init+0x2d8>)
 8002570:	f005 fd2c 	bl	8007fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002574:	2201      	movs	r2, #1
 8002576:	2120      	movs	r1, #32
 8002578:	486b      	ldr	r0, [pc, #428]	; (8002728 <MX_GPIO_Init+0x2dc>)
 800257a:	f005 fd27 	bl	8007fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 800257e:	2200      	movs	r2, #0
 8002580:	2108      	movs	r1, #8
 8002582:	4869      	ldr	r0, [pc, #420]	; (8002728 <MX_GPIO_Init+0x2dc>)
 8002584:	f005 fd22 	bl	8007fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8002588:	2201      	movs	r2, #1
 800258a:	2108      	movs	r1, #8
 800258c:	4867      	ldr	r0, [pc, #412]	; (800272c <MX_GPIO_Init+0x2e0>)
 800258e:	f005 fd1d 	bl	8007fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8002592:	2201      	movs	r2, #1
 8002594:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002598:	4865      	ldr	r0, [pc, #404]	; (8002730 <MX_GPIO_Init+0x2e4>)
 800259a:	f005 fd17 	bl	8007fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 800259e:	2200      	movs	r2, #0
 80025a0:	f645 6140 	movw	r1, #24128	; 0x5e40
 80025a4:	4863      	ldr	r0, [pc, #396]	; (8002734 <MX_GPIO_Init+0x2e8>)
 80025a6:	f005 fd11 	bl	8007fcc <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80025aa:	2200      	movs	r2, #0
 80025ac:	21c8      	movs	r1, #200	; 0xc8
 80025ae:	4862      	ldr	r0, [pc, #392]	; (8002738 <MX_GPIO_Init+0x2ec>)
 80025b0:	f005 fd0c 	bl	8007fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80025b4:	2308      	movs	r3, #8
 80025b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025b8:	2300      	movs	r3, #0
 80025ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80025c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025c4:	4619      	mov	r1, r3
 80025c6:	4857      	ldr	r0, [pc, #348]	; (8002724 <MX_GPIO_Init+0x2d8>)
 80025c8:	f005 fa48 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80025cc:	2304      	movs	r3, #4
 80025ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d0:	2302      	movs	r3, #2
 80025d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d8:	2303      	movs	r3, #3
 80025da:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80025dc:	2309      	movs	r3, #9
 80025de:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80025e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025e4:	4619      	mov	r1, r3
 80025e6:	484f      	ldr	r0, [pc, #316]	; (8002724 <MX_GPIO_Init+0x2d8>)
 80025e8:	f005 fa38 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 80025ec:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80025f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f2:	2302      	movs	r3, #2
 80025f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fa:	2303      	movs	r3, #3
 80025fc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025fe:	230b      	movs	r3, #11
 8002600:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002602:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002606:	4619      	mov	r1, r3
 8002608:	484b      	ldr	r0, [pc, #300]	; (8002738 <MX_GPIO_Init+0x2ec>)
 800260a:	f005 fa27 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 800260e:	f643 0323 	movw	r3, #14371	; 0x3823
 8002612:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002614:	2302      	movs	r3, #2
 8002616:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002618:	2300      	movs	r3, #0
 800261a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800261c:	2303      	movs	r3, #3
 800261e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002620:	230a      	movs	r3, #10
 8002622:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002624:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002628:	4619      	mov	r1, r3
 800262a:	4844      	ldr	r0, [pc, #272]	; (800273c <MX_GPIO_Init+0x2f0>)
 800262c:	f005 fa16 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8002630:	2380      	movs	r3, #128	; 0x80
 8002632:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002634:	2302      	movs	r3, #2
 8002636:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	2300      	movs	r3, #0
 800263a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263c:	2300      	movs	r3, #0
 800263e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8002640:	2308      	movs	r3, #8
 8002642:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002644:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002648:	4619      	mov	r1, r3
 800264a:	4837      	ldr	r0, [pc, #220]	; (8002728 <MX_GPIO_Init+0x2dc>)
 800264c:	f005 fa06 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8002650:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002654:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265e:	2303      	movs	r3, #3
 8002660:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002662:	230c      	movs	r3, #12
 8002664:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002666:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800266a:	4619      	mov	r1, r3
 800266c:	4834      	ldr	r0, [pc, #208]	; (8002740 <MX_GPIO_Init+0x2f4>)
 800266e:	f005 f9f5 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA8 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_6;
 8002672:	f248 1340 	movw	r3, #33088	; 0x8140
 8002676:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002678:	2300      	movs	r3, #0
 800267a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002680:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002684:	4619      	mov	r1, r3
 8002686:	482f      	ldr	r0, [pc, #188]	; (8002744 <MX_GPIO_Init+0x2f8>)
 8002688:	f005 f9e8 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 800268c:	2360      	movs	r3, #96	; 0x60
 800268e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002690:	2301      	movs	r3, #1
 8002692:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	2300      	movs	r3, #0
 8002696:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002698:	2300      	movs	r3, #0
 800269a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800269c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026a0:	4619      	mov	r1, r3
 80026a2:	4820      	ldr	r0, [pc, #128]	; (8002724 <MX_GPIO_Init+0x2d8>)
 80026a4:	f005 f9da 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80026a8:	2340      	movs	r3, #64	; 0x40
 80026aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b4:	2303      	movs	r3, #3
 80026b6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80026b8:	230a      	movs	r3, #10
 80026ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80026bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026c0:	4619      	mov	r1, r3
 80026c2:	481e      	ldr	r0, [pc, #120]	; (800273c <MX_GPIO_Init+0x2f0>)
 80026c4:	f005 f9ca 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80026c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ce:	2300      	movs	r3, #0
 80026d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80026d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026da:	4619      	mov	r1, r3
 80026dc:	481a      	ldr	r0, [pc, #104]	; (8002748 <MX_GPIO_Init+0x2fc>)
 80026de:	f005 f9bd 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80026e2:	2340      	movs	r3, #64	; 0x40
 80026e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80026e6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80026ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ec:	2300      	movs	r3, #0
 80026ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80026f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026f4:	4619      	mov	r1, r3
 80026f6:	480c      	ldr	r0, [pc, #48]	; (8002728 <MX_GPIO_Init+0x2dc>)
 80026f8:	f005 f9b0 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 80026fc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002700:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002702:	2302      	movs	r3, #2
 8002704:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	2300      	movs	r3, #0
 8002708:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800270a:	2303      	movs	r3, #3
 800270c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800270e:	230a      	movs	r3, #10
 8002710:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002712:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002716:	4619      	mov	r1, r3
 8002718:	480a      	ldr	r0, [pc, #40]	; (8002744 <MX_GPIO_Init+0x2f8>)
 800271a:	f005 f99f 	bl	8007a5c <HAL_GPIO_Init>
 800271e:	e015      	b.n	800274c <MX_GPIO_Init+0x300>
 8002720:	40023800 	.word	0x40023800
 8002724:	40021000 	.word	0x40021000
 8002728:	40020c00 	.word	0x40020c00
 800272c:	40022800 	.word	0x40022800
 8002730:	40022000 	.word	0x40022000
 8002734:	40021c00 	.word	0x40021c00
 8002738:	40021800 	.word	0x40021800
 800273c:	40020400 	.word	0x40020400
 8002740:	40020800 	.word	0x40020800
 8002744:	40020000 	.word	0x40020000
 8002748:	40022400 	.word	0x40022400

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 800274c:	23f0      	movs	r3, #240	; 0xf0
 800274e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002750:	2302      	movs	r3, #2
 8002752:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002754:	2300      	movs	r3, #0
 8002756:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002758:	2300      	movs	r3, #0
 800275a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800275c:	230a      	movs	r3, #10
 800275e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002760:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002764:	4619      	mov	r1, r3
 8002766:	4895      	ldr	r0, [pc, #596]	; (80029bc <MX_GPIO_Init+0x570>)
 8002768:	f005 f978 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800276c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002770:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002772:	2302      	movs	r3, #2
 8002774:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002776:	2300      	movs	r3, #0
 8002778:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277a:	2300      	movs	r3, #0
 800277c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800277e:	230a      	movs	r3, #10
 8002780:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002782:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002786:	4619      	mov	r1, r3
 8002788:	488d      	ldr	r0, [pc, #564]	; (80029c0 <MX_GPIO_Init+0x574>)
 800278a:	f005 f967 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 800278e:	2328      	movs	r3, #40	; 0x28
 8002790:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002792:	2301      	movs	r3, #1
 8002794:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800279a:	2300      	movs	r3, #0
 800279c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800279e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027a2:	4619      	mov	r1, r3
 80027a4:	4887      	ldr	r0, [pc, #540]	; (80029c4 <MX_GPIO_Init+0x578>)
 80027a6:	f005 f959 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80027aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027b0:	2300      	movs	r3, #0
 80027b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80027b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027bc:	4619      	mov	r1, r3
 80027be:	4882      	ldr	r0, [pc, #520]	; (80029c8 <MX_GPIO_Init+0x57c>)
 80027c0:	f005 f94c 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80027c4:	2308      	movs	r3, #8
 80027c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c8:	2301      	movs	r3, #1
 80027ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d0:	2300      	movs	r3, #0
 80027d2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80027d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027d8:	4619      	mov	r1, r3
 80027da:	487c      	ldr	r0, [pc, #496]	; (80029cc <MX_GPIO_Init+0x580>)
 80027dc:	f005 f93e 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 RMII_RXER_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 80027e0:	f44f 7301 	mov.w	r3, #516	; 0x204
 80027e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027e6:	2300      	movs	r3, #0
 80027e8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027f2:	4619      	mov	r1, r3
 80027f4:	4872      	ldr	r0, [pc, #456]	; (80029c0 <MX_GPIO_Init+0x574>)
 80027f6:	f005 f931 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80027fa:	2310      	movs	r3, #16
 80027fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027fe:	2300      	movs	r3, #0
 8002800:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002802:	2300      	movs	r3, #0
 8002804:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002806:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800280a:	4619      	mov	r1, r3
 800280c:	486d      	ldr	r0, [pc, #436]	; (80029c4 <MX_GPIO_Init+0x578>)
 800280e:	f005 f925 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8002812:	2304      	movs	r3, #4
 8002814:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002816:	2302      	movs	r3, #2
 8002818:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281a:	2300      	movs	r3, #0
 800281c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800281e:	2303      	movs	r3, #3
 8002820:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002822:	230c      	movs	r3, #12
 8002824:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8002826:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800282a:	4619      	mov	r1, r3
 800282c:	4865      	ldr	r0, [pc, #404]	; (80029c4 <MX_GPIO_Init+0x578>)
 800282e:	f005 f915 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin PH13 NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 8002832:	f24a 0304 	movw	r3, #40964	; 0xa004
 8002836:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002838:	2300      	movs	r3, #0
 800283a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283c:	2300      	movs	r3, #0
 800283e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002840:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002844:	4619      	mov	r1, r3
 8002846:	4862      	ldr	r0, [pc, #392]	; (80029d0 <MX_GPIO_Init+0x584>)
 8002848:	f005 f908 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 800284c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002850:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002852:	2301      	movs	r3, #1
 8002854:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285a:	2300      	movs	r3, #0
 800285c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 800285e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002862:	4619      	mov	r1, r3
 8002864:	4855      	ldr	r0, [pc, #340]	; (80029bc <MX_GPIO_Init+0x570>)
 8002866:	f005 f8f9 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 800286a:	f645 6340 	movw	r3, #24128	; 0x5e40
 800286e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002870:	2301      	movs	r3, #1
 8002872:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002878:	2300      	movs	r3, #0
 800287a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800287c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002880:	4619      	mov	r1, r3
 8002882:	4853      	ldr	r0, [pc, #332]	; (80029d0 <MX_GPIO_Init+0x584>)
 8002884:	f005 f8ea 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8002888:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800288c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800288e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002892:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002894:	2300      	movs	r3, #0
 8002896:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8002898:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800289c:	4619      	mov	r1, r3
 800289e:	4847      	ldr	r0, [pc, #284]	; (80029bc <MX_GPIO_Init+0x570>)
 80028a0:	f005 f8dc 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80028a4:	2310      	movs	r3, #16
 80028a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a8:	2302      	movs	r3, #2
 80028aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ac:	2300      	movs	r3, #0
 80028ae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b0:	2303      	movs	r3, #3
 80028b2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80028b4:	230a      	movs	r3, #10
 80028b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80028b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028bc:	4619      	mov	r1, r3
 80028be:	4844      	ldr	r0, [pc, #272]	; (80029d0 <MX_GPIO_Init+0x584>)
 80028c0:	f005 f8cc 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 80028c4:	23c8      	movs	r3, #200	; 0xc8
 80028c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c8:	2301      	movs	r3, #1
 80028ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d0:	2300      	movs	r3, #0
 80028d2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028d8:	4619      	mov	r1, r3
 80028da:	4839      	ldr	r0, [pc, #228]	; (80029c0 <MX_GPIO_Init+0x574>)
 80028dc:	f005 f8be 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 80028e0:	2305      	movs	r3, #5
 80028e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e4:	2302      	movs	r3, #2
 80028e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ec:	2303      	movs	r3, #3
 80028ee:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80028f0:	230a      	movs	r3, #10
 80028f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028f8:	4619      	mov	r1, r3
 80028fa:	4833      	ldr	r0, [pc, #204]	; (80029c8 <MX_GPIO_Init+0x57c>)
 80028fc:	f005 f8ae 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002900:	2332      	movs	r3, #50	; 0x32
 8002902:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002904:	2302      	movs	r3, #2
 8002906:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002908:	2300      	movs	r3, #0
 800290a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800290c:	2303      	movs	r3, #3
 800290e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002910:	230b      	movs	r3, #11
 8002912:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002914:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002918:	4619      	mov	r1, r3
 800291a:	482b      	ldr	r0, [pc, #172]	; (80029c8 <MX_GPIO_Init+0x57c>)
 800291c:	f005 f89e 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002920:	2304      	movs	r3, #4
 8002922:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002924:	2302      	movs	r3, #2
 8002926:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002928:	2300      	movs	r3, #0
 800292a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800292c:	2303      	movs	r3, #3
 800292e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002930:	2309      	movs	r3, #9
 8002932:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002934:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002938:	4619      	mov	r1, r3
 800293a:	4826      	ldr	r0, [pc, #152]	; (80029d4 <MX_GPIO_Init+0x588>)
 800293c:	f005 f88e 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002940:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002944:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002946:	2302      	movs	r3, #2
 8002948:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294e:	2303      	movs	r3, #3
 8002950:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002952:	2309      	movs	r3, #9
 8002954:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002956:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800295a:	4619      	mov	r1, r3
 800295c:	4819      	ldr	r0, [pc, #100]	; (80029c4 <MX_GPIO_Init+0x578>)
 800295e:	f005 f87d 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002962:	2386      	movs	r3, #134	; 0x86
 8002964:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002966:	2302      	movs	r3, #2
 8002968:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800296e:	2303      	movs	r3, #3
 8002970:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002972:	230b      	movs	r3, #11
 8002974:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002976:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800297a:	4619      	mov	r1, r3
 800297c:	4816      	ldr	r0, [pc, #88]	; (80029d8 <MX_GPIO_Init+0x58c>)
 800297e:	f005 f86d 	bl	8007a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8002982:	2328      	movs	r3, #40	; 0x28
 8002984:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002986:	2302      	movs	r3, #2
 8002988:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298e:	2303      	movs	r3, #3
 8002990:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002992:	230a      	movs	r3, #10
 8002994:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002996:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800299a:	4619      	mov	r1, r3
 800299c:	480e      	ldr	r0, [pc, #56]	; (80029d8 <MX_GPIO_Init+0x58c>)
 800299e:	f005 f85d 	bl	8007a5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80029a2:	2200      	movs	r2, #0
 80029a4:	2105      	movs	r1, #5
 80029a6:	2028      	movs	r0, #40	; 0x28
 80029a8:	f004 f962 	bl	8006c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029ac:	2028      	movs	r0, #40	; 0x28
 80029ae:	f004 f97b 	bl	8006ca8 <HAL_NVIC_EnableIRQ>

}
 80029b2:	bf00      	nop
 80029b4:	3740      	adds	r7, #64	; 0x40
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40022000 	.word	0x40022000
 80029c0:	40021800 	.word	0x40021800
 80029c4:	40020c00 	.word	0x40020c00
 80029c8:	40020800 	.word	0x40020800
 80029cc:	40022800 	.word	0x40022800
 80029d0:	40021c00 	.word	0x40021c00
 80029d4:	40020400 	.word	0x40020400
 80029d8:	40020000 	.word	0x40020000

080029dc <HAL_GPIO_EXTI_Callback>:
		HAL_UART_Receive_IT(&huart1,rxbuffer,1); // Rappel (callback) de l'interruption
		*/
	}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{	/**
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	80fb      	strh	r3, [r7, #6]
 		flag = 1;
	}
	//xQueueSendFromISR(myQueueTempoHandle, &MessageTempo, 0);
	 *
	 */
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
	...

080029f4 <fonction_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_fonction_init */
void fonction_init(void const * argument)
{
 80029f4:	b5b0      	push	{r4, r5, r7, lr}
 80029f6:	b08e      	sub	sp, #56	; 0x38
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 20;
 80029fc:	2314      	movs	r3, #20
 80029fe:	633b      	str	r3, [r7, #48]	; 0x30
    uint8_t i, j, cpt_lignesw = 0, cpt_colonnesw = 1, cpt_lignesb, cpt_colonnesb;
 8002a00:	2300      	movs	r3, #0
 8002a02:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002a06:	2301      	movs	r3, #1
 8002a08:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    if(victory == 1)
 8002a0c:	4ba0      	ldr	r3, [pc, #640]	; (8002c90 <fonction_init+0x29c>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d11a      	bne.n	8002a4a <fonction_init+0x56>
    {
    	osThreadTerminate(task_victoryHandle);
 8002a14:	4b9f      	ldr	r3, [pc, #636]	; (8002c94 <fonction_init+0x2a0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f00a f8f0 	bl	800cbfe <osThreadTerminate>
    	osThreadDef(affichage, fonction_affichage, osPriorityNormal, 0, 1024);
 8002a1e:	4b9e      	ldr	r3, [pc, #632]	; (8002c98 <fonction_init+0x2a4>)
 8002a20:	f107 040c 	add.w	r4, r7, #12
 8002a24:	461d      	mov	r5, r3
 8002a26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a2a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	affichageHandle = osThreadCreate(osThread(affichage), NULL);
 8002a32:	f107 030c 	add.w	r3, r7, #12
 8002a36:	2100      	movs	r1, #0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f00a f894 	bl	800cb66 <osThreadCreate>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	4a96      	ldr	r2, [pc, #600]	; (8002c9c <fonction_init+0x2a8>)
 8002a42:	6013      	str	r3, [r2, #0]
    	victory = 0;
 8002a44:	4b92      	ldr	r3, [pc, #584]	; (8002c90 <fonction_init+0x29c>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	701a      	strb	r2, [r3, #0]
    }
  /* Infinite loop */
  for(;;)
  {
	  cpt_lignesw = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	  cpt_colonnesw = 1;
 8002a50:	2301      	movs	r3, #1
 8002a52:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	  for (i = 0; i < 3; i++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002a5c:	e10b      	b.n	8002c76 <fonction_init+0x282>
	  {
		  for (j = 0; j < 4; j++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002a64:	e0ec      	b.n	8002c40 <fonction_init+0x24c>
		  {
			  taskENTER_CRITICAL();
 8002a66:	f00c f9e1 	bl	800ee2c <vPortEnterCritical>
			  	 // init white pieces
			  chessboard[cpt_lignesw][cpt_colonnesw].ligne = cpt_lignesw;
 8002a6a:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002a6e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002a72:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002a76:	b294      	uxth	r4, r2
 8002a78:	4889      	ldr	r0, [pc, #548]	; (8002ca0 <fonction_init+0x2ac>)
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	0092      	lsls	r2, r2, #2
 8002a7e:	441a      	add	r2, r3
 8002a80:	0053      	lsls	r3, r2, #1
 8002a82:	461a      	mov	r2, r3
 8002a84:	460b      	mov	r3, r1
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	011b      	lsls	r3, r3, #4
 8002a8c:	4413      	add	r3, r2
 8002a8e:	4403      	add	r3, r0
 8002a90:	4622      	mov	r2, r4
 8002a92:	801a      	strh	r2, [r3, #0]
			  chessboard[cpt_lignesw][cpt_colonnesw].colonne = cpt_colonnesw;
 8002a94:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002a98:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002a9c:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8002aa0:	b294      	uxth	r4, r2
 8002aa2:	487f      	ldr	r0, [pc, #508]	; (8002ca0 <fonction_init+0x2ac>)
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	0092      	lsls	r2, r2, #2
 8002aa8:	441a      	add	r2, r3
 8002aaa:	0053      	lsls	r3, r2, #1
 8002aac:	461a      	mov	r2, r3
 8002aae:	460b      	mov	r3, r1
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	440b      	add	r3, r1
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	4413      	add	r3, r2
 8002ab8:	4403      	add	r3, r0
 8002aba:	3302      	adds	r3, #2
 8002abc:	4622      	mov	r2, r4
 8002abe:	801a      	strh	r2, [r3, #0]
			  chessboard[cpt_lignesw][cpt_colonnesw].isFilled = 1;
 8002ac0:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002ac4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002ac8:	4875      	ldr	r0, [pc, #468]	; (8002ca0 <fonction_init+0x2ac>)
 8002aca:	461a      	mov	r2, r3
 8002acc:	0092      	lsls	r2, r2, #2
 8002ace:	441a      	add	r2, r3
 8002ad0:	0053      	lsls	r3, r2, #1
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	440b      	add	r3, r1
 8002ada:	011b      	lsls	r3, r3, #4
 8002adc:	4413      	add	r3, r2
 8002ade:	4403      	add	r3, r0
 8002ae0:	3305      	adds	r3, #5
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	701a      	strb	r2, [r3, #0]
			  chessboard[cpt_lignesw][cpt_colonnesw].rayon = 9;
 8002ae6:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002aea:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002aee:	486c      	ldr	r0, [pc, #432]	; (8002ca0 <fonction_init+0x2ac>)
 8002af0:	461a      	mov	r2, r3
 8002af2:	0092      	lsls	r2, r2, #2
 8002af4:	441a      	add	r2, r3
 8002af6:	0053      	lsls	r3, r2, #1
 8002af8:	461a      	mov	r2, r3
 8002afa:	460b      	mov	r3, r1
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	4413      	add	r3, r2
 8002b04:	4403      	add	r3, r0
 8002b06:	3308      	adds	r3, #8
 8002b08:	2209      	movs	r2, #9
 8002b0a:	701a      	strb	r2, [r3, #0]
			  chessboard[cpt_lignesw][cpt_colonnesw].piece_color = 0;
 8002b0c:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002b10:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002b14:	4862      	ldr	r0, [pc, #392]	; (8002ca0 <fonction_init+0x2ac>)
 8002b16:	461a      	mov	r2, r3
 8002b18:	0092      	lsls	r2, r2, #2
 8002b1a:	441a      	add	r2, r3
 8002b1c:	0053      	lsls	r3, r2, #1
 8002b1e:	461a      	mov	r2, r3
 8002b20:	460b      	mov	r3, r1
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	440b      	add	r3, r1
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	4413      	add	r3, r2
 8002b2a:	4403      	add	r3, r0
 8002b2c:	3307      	adds	r3, #7
 8002b2e:	2200      	movs	r2, #0
 8002b30:	701a      	strb	r2, [r3, #0]
			  // init blue pieces
			  cpt_lignesb = cpt_lignesw + 5;
 8002b32:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002b36:	3305      	adds	r3, #5
 8002b38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			  cpt_colonnesb = (cpt_colonnesw % 2 == 0) ? cpt_colonnesw + 1 : cpt_colonnesw - 1;
 8002b3c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d104      	bne.n	8002b54 <fonction_init+0x160>
 8002b4a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002b4e:	3301      	adds	r3, #1
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	e003      	b.n	8002b5c <fonction_init+0x168>
 8002b54:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			  chessboard[cpt_lignesb][cpt_colonnesb].ligne = cpt_lignesb;
 8002b60:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8002b64:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002b68:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8002b6c:	b294      	uxth	r4, r2
 8002b6e:	484c      	ldr	r0, [pc, #304]	; (8002ca0 <fonction_init+0x2ac>)
 8002b70:	461a      	mov	r2, r3
 8002b72:	0092      	lsls	r2, r2, #2
 8002b74:	441a      	add	r2, r3
 8002b76:	0053      	lsls	r3, r2, #1
 8002b78:	461a      	mov	r2, r3
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	440b      	add	r3, r1
 8002b80:	011b      	lsls	r3, r3, #4
 8002b82:	4413      	add	r3, r2
 8002b84:	4403      	add	r3, r0
 8002b86:	4622      	mov	r2, r4
 8002b88:	801a      	strh	r2, [r3, #0]
			  chessboard[cpt_lignesb][cpt_colonnesb].colonne = cpt_colonnesb;
 8002b8a:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8002b8e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002b92:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8002b96:	b294      	uxth	r4, r2
 8002b98:	4841      	ldr	r0, [pc, #260]	; (8002ca0 <fonction_init+0x2ac>)
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	0092      	lsls	r2, r2, #2
 8002b9e:	441a      	add	r2, r3
 8002ba0:	0053      	lsls	r3, r2, #1
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	440b      	add	r3, r1
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	4413      	add	r3, r2
 8002bae:	4403      	add	r3, r0
 8002bb0:	3302      	adds	r3, #2
 8002bb2:	4622      	mov	r2, r4
 8002bb4:	801a      	strh	r2, [r3, #0]
			  chessboard[cpt_lignesb][cpt_colonnesb].isFilled = 1;
 8002bb6:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8002bba:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002bbe:	4838      	ldr	r0, [pc, #224]	; (8002ca0 <fonction_init+0x2ac>)
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	0092      	lsls	r2, r2, #2
 8002bc4:	441a      	add	r2, r3
 8002bc6:	0053      	lsls	r3, r2, #1
 8002bc8:	461a      	mov	r2, r3
 8002bca:	460b      	mov	r3, r1
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	011b      	lsls	r3, r3, #4
 8002bd2:	4413      	add	r3, r2
 8002bd4:	4403      	add	r3, r0
 8002bd6:	3305      	adds	r3, #5
 8002bd8:	2201      	movs	r2, #1
 8002bda:	701a      	strb	r2, [r3, #0]
			  chessboard[cpt_lignesb][cpt_colonnesb].rayon = 9;
 8002bdc:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8002be0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002be4:	482e      	ldr	r0, [pc, #184]	; (8002ca0 <fonction_init+0x2ac>)
 8002be6:	461a      	mov	r2, r3
 8002be8:	0092      	lsls	r2, r2, #2
 8002bea:	441a      	add	r2, r3
 8002bec:	0053      	lsls	r3, r2, #1
 8002bee:	461a      	mov	r2, r3
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	4413      	add	r3, r2
 8002bfa:	4403      	add	r3, r0
 8002bfc:	3308      	adds	r3, #8
 8002bfe:	2209      	movs	r2, #9
 8002c00:	701a      	strb	r2, [r3, #0]
			  chessboard[cpt_lignesb][cpt_colonnesb].piece_color = 1;
 8002c02:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8002c06:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002c0a:	4825      	ldr	r0, [pc, #148]	; (8002ca0 <fonction_init+0x2ac>)
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	0092      	lsls	r2, r2, #2
 8002c10:	441a      	add	r2, r3
 8002c12:	0053      	lsls	r3, r2, #1
 8002c14:	461a      	mov	r2, r3
 8002c16:	460b      	mov	r3, r1
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	440b      	add	r3, r1
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	4413      	add	r3, r2
 8002c20:	4403      	add	r3, r0
 8002c22:	3307      	adds	r3, #7
 8002c24:	2201      	movs	r2, #1
 8002c26:	701a      	strb	r2, [r3, #0]
			  taskEXIT_CRITICAL();
 8002c28:	f00c f934 	bl	800ee94 <vPortExitCritical>
			  cpt_colonnesw += 2;
 8002c2c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002c30:	3302      	adds	r3, #2
 8002c32:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		  for (j = 0; j < 4; j++)
 8002c36:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002c40:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002c44:	2b03      	cmp	r3, #3
 8002c46:	f67f af0e 	bls.w	8002a66 <fonction_init+0x72>
		  }
		  cpt_colonnesw = (cpt_colonnesw % 2 == 0) ? 1 : 0;
 8002c4a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	bf0c      	ite	eq
 8002c58:	2301      	moveq	r3, #1
 8002c5a:	2300      	movne	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		  cpt_lignesw++;
 8002c62:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002c66:	3301      	adds	r3, #1
 8002c68:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	  for (i = 0; i < 3; i++)
 8002c6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c70:	3301      	adds	r3, #1
 8002c72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002c76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	f67f aeef 	bls.w	8002a5e <fonction_init+0x6a>
	  }

      vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8002c80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c84:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c86:	4618      	mov	r0, r3
 8002c88:	f00b f8a2 	bl	800ddd0 <vTaskDelayUntil>
	  cpt_lignesw = 0;
 8002c8c:	e6dd      	b.n	8002a4a <fonction_init+0x56>
 8002c8e:	bf00      	nop
 8002c90:	2000038b 	.word	0x2000038b
 8002c94:	200085f0 	.word	0x200085f0
 8002c98:	0800f650 	.word	0x0800f650
 8002c9c:	20008508 	.word	0x20008508
 8002ca0:	200080f8 	.word	0x200080f8

08002ca4 <fonction_affichage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_affichage */
void fonction_affichage(void const * argument)
{
 8002ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ca6:	b089      	sub	sp, #36	; 0x24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fonction_affichage */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 50;
 8002cac:	2332      	movs	r3, #50	; 0x32
 8002cae:	61bb      	str	r3, [r7, #24]
	const uint8_t pasX 			= 30;
 8002cb0:	231e      	movs	r3, #30
 8002cb2:	75fb      	strb	r3, [r7, #23]
	const uint8_t pasY 			= 30;
 8002cb4:	231e      	movs	r3, #30
 8002cb6:	75bb      	strb	r3, [r7, #22]
	const uint8_t margeX		= 14;
 8002cb8:	230e      	movs	r3, #14
 8002cba:	757b      	strb	r3, [r7, #21]
	const uint8_t margeY		= 14;
 8002cbc:	230e      	movs	r3, #14
 8002cbe:	753b      	strb	r3, [r7, #20]
	uint16_t pointeurX 			= margeX + pasX / 2;
 8002cc0:	7d7b      	ldrb	r3, [r7, #21]
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	7dfb      	ldrb	r3, [r7, #23]
 8002cc6:	085b      	lsrs	r3, r3, #1
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	4413      	add	r3, r2
 8002cce:	827b      	strh	r3, [r7, #18]
	uint16_t pointeurY 			= margeY + pasY / 2;
 8002cd0:	7d3b      	ldrb	r3, [r7, #20]
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	7dbb      	ldrb	r3, [r7, #22]
 8002cd6:	085b      	lsrs	r3, r3, #1
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	4413      	add	r3, r2
 8002cde:	823b      	strh	r3, [r7, #16]
	uint8_t color				= 2;
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	73fb      	strb	r3, [r7, #15]
	uint8_t i, j;
	uint8_t filled = 0, possible = 0, dame = 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	73bb      	strb	r3, [r7, #14]
 8002ce8:	2300      	movs	r3, #0
 8002cea:	737b      	strb	r3, [r7, #13]
 8002cec:	2300      	movs	r3, #0
 8002cee:	733b      	strb	r3, [r7, #12]
	osThreadTerminate(task_initHandle);
 8002cf0:	4bb5      	ldr	r3, [pc, #724]	; (8002fc8 <fonction_affichage+0x324>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f009 ff82 	bl	800cbfe <osThreadTerminate>

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 8002cfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cfe:	48b3      	ldr	r0, [pc, #716]	; (8002fcc <fonction_affichage+0x328>)
 8002d00:	f005 f97d 	bl	8007ffe <HAL_GPIO_TogglePin>
	  // Clear que pour certains changements
	  taskENTER_CRITICAL();
 8002d04:	f00c f892 	bl	800ee2c <vPortEnterCritical>
	  if(change == 1)
 8002d08:	4bb1      	ldr	r3, [pc, #708]	; (8002fd0 <fonction_affichage+0x32c>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d102      	bne.n	8002d16 <fonction_affichage+0x72>
	  {
		  BSP_LCD_Clear(0);
 8002d10:	2000      	movs	r0, #0
 8002d12:	f001 f917 	bl	8003f44 <BSP_LCD_Clear>
	  }
	  taskEXIT_CRITICAL();
 8002d16:	f00c f8bd 	bl	800ee94 <vPortExitCritical>
	  BSP_LCD_FillCircle(margeX, margeY, 3);
 8002d1a:	7d7b      	ldrb	r3, [r7, #21]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	7d3a      	ldrb	r2, [r7, #20]
 8002d20:	b291      	uxth	r1, r2
 8002d22:	2203      	movs	r2, #3
 8002d24:	4618      	mov	r0, r3
 8002d26:	f001 fd15 	bl	8004754 <BSP_LCD_FillCircle>
	  BSP_LCD_FillCircle(margeX + pasX, margeY, 3);
 8002d2a:	7d7b      	ldrb	r3, [r7, #21]
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	7dfb      	ldrb	r3, [r7, #23]
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	4413      	add	r3, r2
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	7d3a      	ldrb	r2, [r7, #20]
 8002d38:	b291      	uxth	r1, r2
 8002d3a:	2203      	movs	r2, #3
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f001 fd09 	bl	8004754 <BSP_LCD_FillCircle>
	  BSP_LCD_FillCircle(margeX, margeY  + pasY, 3);
 8002d42:	7d7b      	ldrb	r3, [r7, #21]
 8002d44:	b298      	uxth	r0, r3
 8002d46:	7d3b      	ldrb	r3, [r7, #20]
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	7dbb      	ldrb	r3, [r7, #22]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	4413      	add	r3, r2
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	2203      	movs	r2, #3
 8002d54:	4619      	mov	r1, r3
 8002d56:	f001 fcfd 	bl	8004754 <BSP_LCD_FillCircle>
	  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8002d5a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8002d5e:	f001 f8a7 	bl	8003eb0 <BSP_LCD_SetBackColor>
	  if(isTurn == 0)
 8002d62:	4b9c      	ldr	r3, [pc, #624]	; (8002fd4 <fonction_affichage+0x330>)
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d116      	bne.n	8002d98 <fonction_affichage+0xf4>
	  {
		  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d6e:	f001 f887 	bl	8003e80 <BSP_LCD_SetTextColor>
		  BSP_LCD_DisplayStringAt(3 * margeX + 8 * pasX, margeY, (uint8_t *) "Au tour du joueur blanc", LEFT_MODE);
 8002d72:	7d7b      	ldrb	r3, [r7, #21]
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	461a      	mov	r2, r3
 8002d78:	0052      	lsls	r2, r2, #1
 8002d7a:	4413      	add	r3, r2
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	7dfb      	ldrb	r3, [r7, #23]
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	4413      	add	r3, r2
 8002d88:	b298      	uxth	r0, r3
 8002d8a:	7d3b      	ldrb	r3, [r7, #20]
 8002d8c:	b299      	uxth	r1, r3
 8002d8e:	2303      	movs	r3, #3
 8002d90:	4a91      	ldr	r2, [pc, #580]	; (8002fd8 <fonction_affichage+0x334>)
 8002d92:	f001 f943 	bl	800401c <BSP_LCD_DisplayStringAt>
 8002d96:	e01a      	b.n	8002dce <fonction_affichage+0x12a>
	  }
	  else
	  {
		  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8002d98:	4890      	ldr	r0, [pc, #576]	; (8002fdc <fonction_affichage+0x338>)
 8002d9a:	f001 f871 	bl	8003e80 <BSP_LCD_SetTextColor>
		  BSP_LCD_DisplayStringAt(3 * margeX + 8 * pasX, margeY + 8 * pasY, (uint8_t *) "Au tour du joueur bleu", LEFT_MODE);
 8002d9e:	7d7b      	ldrb	r3, [r7, #21]
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	461a      	mov	r2, r3
 8002da4:	0052      	lsls	r2, r2, #1
 8002da6:	4413      	add	r3, r2
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	7dfb      	ldrb	r3, [r7, #23]
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	4413      	add	r3, r2
 8002db4:	b298      	uxth	r0, r3
 8002db6:	7d3b      	ldrb	r3, [r7, #20]
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	7dbb      	ldrb	r3, [r7, #22]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	4413      	add	r3, r2
 8002dc4:	b299      	uxth	r1, r3
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	4a85      	ldr	r2, [pc, #532]	; (8002fe0 <fonction_affichage+0x33c>)
 8002dca:	f001 f927 	bl	800401c <BSP_LCD_DisplayStringAt>
	  }
	  for (i = 0; i < 8; i++)
 8002dce:	2300      	movs	r3, #0
 8002dd0:	77fb      	strb	r3, [r7, #31]
 8002dd2:	e16b      	b.n	80030ac <fonction_affichage+0x408>
	  {
		  for (j = 0; j < 8; j++)
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	77bb      	strb	r3, [r7, #30]
 8002dd8:	e161      	b.n	800309e <fonction_affichage+0x3fa>
		  {
			  taskENTER_CRITICAL();
 8002dda:	f00c f827 	bl	800ee2c <vPortEnterCritical>
			  filled = chessboard[i][j].isFilled;
 8002dde:	7ff9      	ldrb	r1, [r7, #31]
 8002de0:	7fbb      	ldrb	r3, [r7, #30]
 8002de2:	4880      	ldr	r0, [pc, #512]	; (8002fe4 <fonction_affichage+0x340>)
 8002de4:	461a      	mov	r2, r3
 8002de6:	0092      	lsls	r2, r2, #2
 8002de8:	441a      	add	r2, r3
 8002dea:	0053      	lsls	r3, r2, #1
 8002dec:	461a      	mov	r2, r3
 8002dee:	460b      	mov	r3, r1
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	011b      	lsls	r3, r3, #4
 8002df6:	4413      	add	r3, r2
 8002df8:	4403      	add	r3, r0
 8002dfa:	3305      	adds	r3, #5
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	73bb      	strb	r3, [r7, #14]
			  possible = chessboard[i][j].isPossible;
 8002e00:	7ff9      	ldrb	r1, [r7, #31]
 8002e02:	7fbb      	ldrb	r3, [r7, #30]
 8002e04:	4877      	ldr	r0, [pc, #476]	; (8002fe4 <fonction_affichage+0x340>)
 8002e06:	461a      	mov	r2, r3
 8002e08:	0092      	lsls	r2, r2, #2
 8002e0a:	441a      	add	r2, r3
 8002e0c:	0053      	lsls	r3, r2, #1
 8002e0e:	461a      	mov	r2, r3
 8002e10:	460b      	mov	r3, r1
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	011b      	lsls	r3, r3, #4
 8002e18:	4413      	add	r3, r2
 8002e1a:	4403      	add	r3, r0
 8002e1c:	3304      	adds	r3, #4
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	737b      	strb	r3, [r7, #13]
			  dame = chessboard[i][j].isDame;
 8002e22:	7ff9      	ldrb	r1, [r7, #31]
 8002e24:	7fbb      	ldrb	r3, [r7, #30]
 8002e26:	486f      	ldr	r0, [pc, #444]	; (8002fe4 <fonction_affichage+0x340>)
 8002e28:	461a      	mov	r2, r3
 8002e2a:	0092      	lsls	r2, r2, #2
 8002e2c:	441a      	add	r2, r3
 8002e2e:	0053      	lsls	r3, r2, #1
 8002e30:	461a      	mov	r2, r3
 8002e32:	460b      	mov	r3, r1
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	440b      	add	r3, r1
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	4413      	add	r3, r2
 8002e3c:	4403      	add	r3, r0
 8002e3e:	3306      	adds	r3, #6
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	733b      	strb	r3, [r7, #12]
			  taskEXIT_CRITICAL();
 8002e44:	f00c f826 	bl	800ee94 <vPortExitCritical>
			  // Case avec un pion
			  if ( filled != 0)
 8002e48:	7bbb      	ldrb	r3, [r7, #14]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f000 80ce 	beq.w	8002fec <fonction_affichage+0x348>
			  {
				  color = chessboard[i][j].piece_color;
 8002e50:	7ff9      	ldrb	r1, [r7, #31]
 8002e52:	7fbb      	ldrb	r3, [r7, #30]
 8002e54:	4863      	ldr	r0, [pc, #396]	; (8002fe4 <fonction_affichage+0x340>)
 8002e56:	461a      	mov	r2, r3
 8002e58:	0092      	lsls	r2, r2, #2
 8002e5a:	441a      	add	r2, r3
 8002e5c:	0053      	lsls	r3, r2, #1
 8002e5e:	461a      	mov	r2, r3
 8002e60:	460b      	mov	r3, r1
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	4413      	add	r3, r2
 8002e6a:	4403      	add	r3, r0
 8002e6c:	3307      	adds	r3, #7
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	73fb      	strb	r3, [r7, #15]
				  xSemaphoreTake(mutexEcran, portMAX_DELAY);
 8002e72:	4b5d      	ldr	r3, [pc, #372]	; (8002fe8 <fonction_affichage+0x344>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f04f 31ff 	mov.w	r1, #4294967295
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f00a fb28 	bl	800d4d0 <xQueueSemaphoreTake>
				  if (color == 1) BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d103      	bne.n	8002e8e <fonction_affichage+0x1ea>
 8002e86:	4855      	ldr	r0, [pc, #340]	; (8002fdc <fonction_affichage+0x338>)
 8002e88:	f000 fffa 	bl	8003e80 <BSP_LCD_SetTextColor>
 8002e8c:	e006      	b.n	8002e9c <fonction_affichage+0x1f8>
				  else if (color == 0) BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d103      	bne.n	8002e9c <fonction_affichage+0x1f8>
 8002e94:	f04f 30ff 	mov.w	r0, #4294967295
 8002e98:	f000 fff2 	bl	8003e80 <BSP_LCD_SetTextColor>
			      pointeurX = margeX + pasX / 2 + j * pasX;
 8002e9c:	7d7b      	ldrb	r3, [r7, #21]
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	7dfb      	ldrb	r3, [r7, #23]
 8002ea2:	085b      	lsrs	r3, r3, #1
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	4413      	add	r3, r2
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	7fbb      	ldrb	r3, [r7, #30]
 8002eae:	b299      	uxth	r1, r3
 8002eb0:	7dfb      	ldrb	r3, [r7, #23]
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	fb11 f303 	smulbb	r3, r1, r3
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	4413      	add	r3, r2
 8002ebc:	827b      	strh	r3, [r7, #18]
			      pointeurY = margeY + pasY / 2 + i * pasY;
 8002ebe:	7d3b      	ldrb	r3, [r7, #20]
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	7dbb      	ldrb	r3, [r7, #22]
 8002ec4:	085b      	lsrs	r3, r3, #1
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	4413      	add	r3, r2
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	7ffb      	ldrb	r3, [r7, #31]
 8002ed0:	b299      	uxth	r1, r3
 8002ed2:	7dbb      	ldrb	r3, [r7, #22]
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	fb11 f303 	smulbb	r3, r1, r3
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	4413      	add	r3, r2
 8002ede:	823b      	strh	r3, [r7, #16]
			      if (dame == 0) BSP_LCD_FillCircle(pointeurX, pointeurY, chessboard[i][j].rayon);
 8002ee0:	7b3b      	ldrb	r3, [r7, #12]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d116      	bne.n	8002f14 <fonction_affichage+0x270>
 8002ee6:	7ff9      	ldrb	r1, [r7, #31]
 8002ee8:	7fbb      	ldrb	r3, [r7, #30]
 8002eea:	483e      	ldr	r0, [pc, #248]	; (8002fe4 <fonction_affichage+0x340>)
 8002eec:	461a      	mov	r2, r3
 8002eee:	0092      	lsls	r2, r2, #2
 8002ef0:	441a      	add	r2, r3
 8002ef2:	0053      	lsls	r3, r2, #1
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	440b      	add	r3, r1
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	4413      	add	r3, r2
 8002f00:	4403      	add	r3, r0
 8002f02:	3308      	adds	r3, #8
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	8a39      	ldrh	r1, [r7, #16]
 8002f0a:	8a7b      	ldrh	r3, [r7, #18]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f001 fc21 	bl	8004754 <BSP_LCD_FillCircle>
 8002f12:	e051      	b.n	8002fb8 <fonction_affichage+0x314>
			      else BSP_LCD_FillRect(pointeurX - chessboard[i][j].rayon, pointeurY - chessboard[i][j].rayon, chessboard[i][j].rayon * 2, chessboard[i][j].rayon * 2);
 8002f14:	7ff9      	ldrb	r1, [r7, #31]
 8002f16:	7fbb      	ldrb	r3, [r7, #30]
 8002f18:	4832      	ldr	r0, [pc, #200]	; (8002fe4 <fonction_affichage+0x340>)
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	0092      	lsls	r2, r2, #2
 8002f1e:	441a      	add	r2, r3
 8002f20:	0053      	lsls	r3, r2, #1
 8002f22:	461a      	mov	r2, r3
 8002f24:	460b      	mov	r3, r1
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	011b      	lsls	r3, r3, #4
 8002f2c:	4413      	add	r3, r2
 8002f2e:	4403      	add	r3, r0
 8002f30:	3308      	adds	r3, #8
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	8a7a      	ldrh	r2, [r7, #18]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	b298      	uxth	r0, r3
 8002f3c:	7ff9      	ldrb	r1, [r7, #31]
 8002f3e:	7fbb      	ldrb	r3, [r7, #30]
 8002f40:	4c28      	ldr	r4, [pc, #160]	; (8002fe4 <fonction_affichage+0x340>)
 8002f42:	461a      	mov	r2, r3
 8002f44:	0092      	lsls	r2, r2, #2
 8002f46:	441a      	add	r2, r3
 8002f48:	0053      	lsls	r3, r2, #1
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	4413      	add	r3, r2
 8002f56:	4423      	add	r3, r4
 8002f58:	3308      	adds	r3, #8
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	8a3a      	ldrh	r2, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	b29c      	uxth	r4, r3
 8002f64:	7ff9      	ldrb	r1, [r7, #31]
 8002f66:	7fbb      	ldrb	r3, [r7, #30]
 8002f68:	4d1e      	ldr	r5, [pc, #120]	; (8002fe4 <fonction_affichage+0x340>)
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	0092      	lsls	r2, r2, #2
 8002f6e:	441a      	add	r2, r3
 8002f70:	0053      	lsls	r3, r2, #1
 8002f72:	461a      	mov	r2, r3
 8002f74:	460b      	mov	r3, r1
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	4413      	add	r3, r2
 8002f7e:	442b      	add	r3, r5
 8002f80:	3308      	adds	r3, #8
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	b29d      	uxth	r5, r3
 8002f8a:	7ff9      	ldrb	r1, [r7, #31]
 8002f8c:	7fbb      	ldrb	r3, [r7, #30]
 8002f8e:	4e15      	ldr	r6, [pc, #84]	; (8002fe4 <fonction_affichage+0x340>)
 8002f90:	461a      	mov	r2, r3
 8002f92:	0092      	lsls	r2, r2, #2
 8002f94:	441a      	add	r2, r3
 8002f96:	0053      	lsls	r3, r2, #1
 8002f98:	461a      	mov	r2, r3
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	440b      	add	r3, r1
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	4413      	add	r3, r2
 8002fa4:	4433      	add	r3, r6
 8002fa6:	3308      	adds	r3, #8
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	462a      	mov	r2, r5
 8002fb2:	4621      	mov	r1, r4
 8002fb4:	f001 fb54 	bl	8004660 <BSP_LCD_FillRect>
				  xSemaphoreGive(mutexEcran);
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <fonction_affichage+0x344>)
 8002fba:	6818      	ldr	r0, [r3, #0]
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	f00a f899 	bl	800d0f8 <xQueueGenericSend>
 8002fc6:	e067      	b.n	8003098 <fonction_affichage+0x3f4>
 8002fc8:	20008058 	.word	0x20008058
 8002fcc:	40021c00 	.word	0x40021c00
 8002fd0:	20000028 	.word	0x20000028
 8002fd4:	2000038a 	.word	0x2000038a
 8002fd8:	0800f6c0 	.word	0x0800f6c0
 8002fdc:	ff0000ff 	.word	0xff0000ff
 8002fe0:	0800f6d8 	.word	0x0800f6d8
 8002fe4:	200080f8 	.word	0x200080f8
 8002fe8:	200085d8 	.word	0x200085d8
			  }
			  //Case possible
			  else if (possible != 0)
 8002fec:	7b7b      	ldrb	r3, [r7, #13]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d052      	beq.n	8003098 <fonction_affichage+0x3f4>
			  {
				  if (change == 1) // Il y a eu une deselection, reinitialisation des possibles et pas d'affichage
 8002ff2:	4b37      	ldr	r3, [pc, #220]	; (80030d0 <fonction_affichage+0x42c>)
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d115      	bne.n	8003026 <fonction_affichage+0x382>
				  {
					  taskENTER_CRITICAL();
 8002ffa:	f00b ff17 	bl	800ee2c <vPortEnterCritical>
					  chessboard[i][j].isPossible = 0;
 8002ffe:	7ff9      	ldrb	r1, [r7, #31]
 8003000:	7fbb      	ldrb	r3, [r7, #30]
 8003002:	4834      	ldr	r0, [pc, #208]	; (80030d4 <fonction_affichage+0x430>)
 8003004:	461a      	mov	r2, r3
 8003006:	0092      	lsls	r2, r2, #2
 8003008:	441a      	add	r2, r3
 800300a:	0053      	lsls	r3, r2, #1
 800300c:	461a      	mov	r2, r3
 800300e:	460b      	mov	r3, r1
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	440b      	add	r3, r1
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	4413      	add	r3, r2
 8003018:	4403      	add	r3, r0
 800301a:	3304      	adds	r3, #4
 800301c:	2200      	movs	r2, #0
 800301e:	701a      	strb	r2, [r3, #0]
					  taskEXIT_CRITICAL();
 8003020:	f00b ff38 	bl	800ee94 <vPortExitCritical>
 8003024:	e038      	b.n	8003098 <fonction_affichage+0x3f4>
				  }
				  else
				  {
					  xSemaphoreTake(mutexEcran, portMAX_DELAY);
 8003026:	4b2c      	ldr	r3, [pc, #176]	; (80030d8 <fonction_affichage+0x434>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f04f 31ff 	mov.w	r1, #4294967295
 800302e:	4618      	mov	r0, r3
 8003030:	f00a fa4e 	bl	800d4d0 <xQueueSemaphoreTake>
					  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8003034:	4829      	ldr	r0, [pc, #164]	; (80030dc <fonction_affichage+0x438>)
 8003036:	f000 ff23 	bl	8003e80 <BSP_LCD_SetTextColor>
				      pointeurX = margeX + pasX / 2 + j * pasX;
 800303a:	7d7b      	ldrb	r3, [r7, #21]
 800303c:	b29a      	uxth	r2, r3
 800303e:	7dfb      	ldrb	r3, [r7, #23]
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	b2db      	uxtb	r3, r3
 8003044:	b29b      	uxth	r3, r3
 8003046:	4413      	add	r3, r2
 8003048:	b29a      	uxth	r2, r3
 800304a:	7fbb      	ldrb	r3, [r7, #30]
 800304c:	b299      	uxth	r1, r3
 800304e:	7dfb      	ldrb	r3, [r7, #23]
 8003050:	b29b      	uxth	r3, r3
 8003052:	fb11 f303 	smulbb	r3, r1, r3
 8003056:	b29b      	uxth	r3, r3
 8003058:	4413      	add	r3, r2
 800305a:	827b      	strh	r3, [r7, #18]
				      pointeurY = margeY + pasY / 2 + i * pasY;
 800305c:	7d3b      	ldrb	r3, [r7, #20]
 800305e:	b29a      	uxth	r2, r3
 8003060:	7dbb      	ldrb	r3, [r7, #22]
 8003062:	085b      	lsrs	r3, r3, #1
 8003064:	b2db      	uxtb	r3, r3
 8003066:	b29b      	uxth	r3, r3
 8003068:	4413      	add	r3, r2
 800306a:	b29a      	uxth	r2, r3
 800306c:	7ffb      	ldrb	r3, [r7, #31]
 800306e:	b299      	uxth	r1, r3
 8003070:	7dbb      	ldrb	r3, [r7, #22]
 8003072:	b29b      	uxth	r3, r3
 8003074:	fb11 f303 	smulbb	r3, r1, r3
 8003078:	b29b      	uxth	r3, r3
 800307a:	4413      	add	r3, r2
 800307c:	823b      	strh	r3, [r7, #16]
					  BSP_LCD_FillCircle(pointeurX, pointeurY, 9);
 800307e:	8a39      	ldrh	r1, [r7, #16]
 8003080:	8a7b      	ldrh	r3, [r7, #18]
 8003082:	2209      	movs	r2, #9
 8003084:	4618      	mov	r0, r3
 8003086:	f001 fb65 	bl	8004754 <BSP_LCD_FillCircle>
					  xSemaphoreGive(mutexEcran);
 800308a:	4b13      	ldr	r3, [pc, #76]	; (80030d8 <fonction_affichage+0x434>)
 800308c:	6818      	ldr	r0, [r3, #0]
 800308e:	2300      	movs	r3, #0
 8003090:	2200      	movs	r2, #0
 8003092:	2100      	movs	r1, #0
 8003094:	f00a f830 	bl	800d0f8 <xQueueGenericSend>
		  for (j = 0; j < 8; j++)
 8003098:	7fbb      	ldrb	r3, [r7, #30]
 800309a:	3301      	adds	r3, #1
 800309c:	77bb      	strb	r3, [r7, #30]
 800309e:	7fbb      	ldrb	r3, [r7, #30]
 80030a0:	2b07      	cmp	r3, #7
 80030a2:	f67f ae9a 	bls.w	8002dda <fonction_affichage+0x136>
	  for (i = 0; i < 8; i++)
 80030a6:	7ffb      	ldrb	r3, [r7, #31]
 80030a8:	3301      	adds	r3, #1
 80030aa:	77fb      	strb	r3, [r7, #31]
 80030ac:	7ffb      	ldrb	r3, [r7, #31]
 80030ae:	2b07      	cmp	r3, #7
 80030b0:	f67f ae90 	bls.w	8002dd4 <fonction_affichage+0x130>
				  }

			  }
		  }
	  }
	taskENTER_CRITICAL();
 80030b4:	f00b feba 	bl	800ee2c <vPortEnterCritical>
	change = 0; // S'il y avait des changements, ils on ete pris en compte
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <fonction_affichage+0x42c>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	701a      	strb	r2, [r3, #0]
	taskEXIT_CRITICAL();
 80030be:	f00b fee9 	bl	800ee94 <vPortExitCritical>

    vTaskDelayUntil(&xLastWakeTime, (TickType_t) xFrequency);
 80030c2:	f107 0308 	add.w	r3, r7, #8
 80030c6:	69b9      	ldr	r1, [r7, #24]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f00a fe81 	bl	800ddd0 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 80030ce:	e614      	b.n	8002cfa <fonction_affichage+0x56>
 80030d0:	20000028 	.word	0x20000028
 80030d4:	200080f8 	.word	0x200080f8
 80030d8:	200085d8 	.word	0x200085d8
 80030dc:	ffff0000 	.word	0xffff0000

080030e0 <fonction_select>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_select */
void fonction_select(void const * argument)
{
 80030e0:	b5b0      	push	{r4, r5, r7, lr}
 80030e2:	b090      	sub	sp, #64	; 0x40
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fonction_select */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 100;
 80030e8:	2364      	movs	r3, #100	; 0x64
 80030ea:	63bb      	str	r3, [r7, #56]	; 0x38
	static TS_StateTypeDef TS_State;
	//flag = 0;
	uint8_t posx = 0, posy = 0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80030f2:	2300      	movs	r3, #0
 80030f4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	uint8_t line = 0, col = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80030fe:	2300      	movs	r3, #0
 8003100:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	const uint8_t pas 			= 30;
 8003104:	231e      	movs	r3, #30
 8003106:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	const uint8_t marge			= 15;
 800310a:	230f      	movs	r3, #15
 800310c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint8_t selected 			= 0;
 8003110:	2300      	movs	r3, #0
 8003112:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t line_selected		= 8;
 8003116:	2308      	movs	r3, #8
 8003118:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	uint8_t col_selected		= 8;
 800311c:	2308      	movs	r3, #8
 800311e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint16_t message[1];
  /* Infinite loop */
  for(;;)
  {

	  BSP_TS_GetState(&TS_State);
 8003122:	489b      	ldr	r0, [pc, #620]	; (8003390 <fonction_select+0x2b0>)
 8003124:	f002 f836 	bl	8005194 <BSP_TS_GetState>
	  if(TS_State.touchDetected)
 8003128:	4b99      	ldr	r3, [pc, #612]	; (8003390 <fonction_select+0x2b0>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 823a 	beq.w	80035a6 <fonction_select+0x4c6>
	  {
		  posx = TS_State.touchX[0];
 8003132:	4b97      	ldr	r3, [pc, #604]	; (8003390 <fonction_select+0x2b0>)
 8003134:	885b      	ldrh	r3, [r3, #2]
 8003136:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  posy = TS_State.touchY[0];
 800313a:	4b95      	ldr	r3, [pc, #596]	; (8003390 <fonction_select+0x2b0>)
 800313c:	899b      	ldrh	r3, [r3, #12]
 800313e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

		  col = (posx - marge) / pas;
 8003142:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8003146:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800314a:	1ad2      	subs	r2, r2, r3
 800314c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003150:	fb92 f3f3 	sdiv	r3, r2, r3
 8003154:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		  line = (posy - marge) / pas;
 8003158:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800315c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003160:	1ad2      	subs	r2, r2, r3
 8003162:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003166:	fb92 f3f3 	sdiv	r3, r2, r3
 800316a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		  taskENTER_CRITICAL();
 800316e:	f00b fe5d 	bl	800ee2c <vPortEnterCritical>
		  // Selection d'un pion
		  if(chessboard[line][col].isFilled && (chessboard[line][col].piece_color == isTurn))
 8003172:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8003176:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800317a:	4886      	ldr	r0, [pc, #536]	; (8003394 <fonction_select+0x2b4>)
 800317c:	461a      	mov	r2, r3
 800317e:	0092      	lsls	r2, r2, #2
 8003180:	441a      	add	r2, r3
 8003182:	0053      	lsls	r3, r2, #1
 8003184:	461a      	mov	r2, r3
 8003186:	460b      	mov	r3, r1
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	440b      	add	r3, r1
 800318c:	011b      	lsls	r3, r3, #4
 800318e:	4413      	add	r3, r2
 8003190:	4403      	add	r3, r0
 8003192:	3305      	adds	r3, #5
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	f000 808d 	beq.w	80032b6 <fonction_select+0x1d6>
 800319c:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80031a0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80031a4:	487b      	ldr	r0, [pc, #492]	; (8003394 <fonction_select+0x2b4>)
 80031a6:	461a      	mov	r2, r3
 80031a8:	0092      	lsls	r2, r2, #2
 80031aa:	441a      	add	r2, r3
 80031ac:	0053      	lsls	r3, r2, #1
 80031ae:	461a      	mov	r2, r3
 80031b0:	460b      	mov	r3, r1
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	4413      	add	r3, r2
 80031ba:	4403      	add	r3, r0
 80031bc:	3307      	adds	r3, #7
 80031be:	781a      	ldrb	r2, [r3, #0]
 80031c0:	4b75      	ldr	r3, [pc, #468]	; (8003398 <fonction_select+0x2b8>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d176      	bne.n	80032b6 <fonction_select+0x1d6>
		  {
			  // Aucun pion n'etait selectionne
			  if(chessboard[line][col].rayon < 12 && selected == 0)
 80031c8:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80031cc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80031d0:	4870      	ldr	r0, [pc, #448]	; (8003394 <fonction_select+0x2b4>)
 80031d2:	461a      	mov	r2, r3
 80031d4:	0092      	lsls	r2, r2, #2
 80031d6:	441a      	add	r2, r3
 80031d8:	0053      	lsls	r3, r2, #1
 80031da:	461a      	mov	r2, r3
 80031dc:	460b      	mov	r3, r1
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	440b      	add	r3, r1
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	4413      	add	r3, r2
 80031e6:	4403      	add	r3, r0
 80031e8:	3308      	adds	r3, #8
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b0b      	cmp	r3, #11
 80031ee:	d835      	bhi.n	800325c <fonction_select+0x17c>
 80031f0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d131      	bne.n	800325c <fonction_select+0x17c>
			  {
				  chessboard[line][col].rayon = 12;
 80031f8:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80031fc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003200:	4864      	ldr	r0, [pc, #400]	; (8003394 <fonction_select+0x2b4>)
 8003202:	461a      	mov	r2, r3
 8003204:	0092      	lsls	r2, r2, #2
 8003206:	441a      	add	r2, r3
 8003208:	0053      	lsls	r3, r2, #1
 800320a:	461a      	mov	r2, r3
 800320c:	460b      	mov	r3, r1
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	440b      	add	r3, r1
 8003212:	011b      	lsls	r3, r3, #4
 8003214:	4413      	add	r3, r2
 8003216:	4403      	add	r3, r0
 8003218:	3308      	adds	r3, #8
 800321a:	220c      	movs	r2, #12
 800321c:	701a      	strb	r2, [r3, #0]
				  selected = 1;
 800321e:	2301      	movs	r3, #1
 8003220:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				  line_selected = line;
 8003224:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003228:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
				  col_selected = col;
 800322c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003230:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
				  message[0] = (line << 8) + col;
 8003234:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003238:	b29b      	uxth	r3, r3
 800323a:	021b      	lsls	r3, r3, #8
 800323c:	b29a      	uxth	r2, r3
 800323e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003242:	b29b      	uxth	r3, r3
 8003244:	4413      	add	r3, r2
 8003246:	b29b      	uxth	r3, r3
 8003248:	84bb      	strh	r3, [r7, #36]	; 0x24
				  xQueueSend(queueSelHandle, &message, 0);
 800324a:	4b54      	ldr	r3, [pc, #336]	; (800339c <fonction_select+0x2bc>)
 800324c:	6818      	ldr	r0, [r3, #0]
 800324e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8003252:	2300      	movs	r3, #0
 8003254:	2200      	movs	r2, #0
 8003256:	f009 ff4f 	bl	800d0f8 <xQueueGenericSend>
 800325a:	e02c      	b.n	80032b6 <fonction_select+0x1d6>
			  }
			  /// Ce pion etait selectionne
			  else if (chessboard[line][col].rayon == 12)
 800325c:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8003260:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003264:	484b      	ldr	r0, [pc, #300]	; (8003394 <fonction_select+0x2b4>)
 8003266:	461a      	mov	r2, r3
 8003268:	0092      	lsls	r2, r2, #2
 800326a:	441a      	add	r2, r3
 800326c:	0053      	lsls	r3, r2, #1
 800326e:	461a      	mov	r2, r3
 8003270:	460b      	mov	r3, r1
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	4413      	add	r3, r2
 800327a:	4403      	add	r3, r0
 800327c:	3308      	adds	r3, #8
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	2b0c      	cmp	r3, #12
 8003282:	d118      	bne.n	80032b6 <fonction_select+0x1d6>
			  {
				  chessboard[line][col].rayon = 9;
 8003284:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8003288:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800328c:	4841      	ldr	r0, [pc, #260]	; (8003394 <fonction_select+0x2b4>)
 800328e:	461a      	mov	r2, r3
 8003290:	0092      	lsls	r2, r2, #2
 8003292:	441a      	add	r2, r3
 8003294:	0053      	lsls	r3, r2, #1
 8003296:	461a      	mov	r2, r3
 8003298:	460b      	mov	r3, r1
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	440b      	add	r3, r1
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	4413      	add	r3, r2
 80032a2:	4403      	add	r3, r0
 80032a4:	3308      	adds	r3, #8
 80032a6:	2209      	movs	r2, #9
 80032a8:	701a      	strb	r2, [r3, #0]
				  change = 1;
 80032aa:	4b3d      	ldr	r3, [pc, #244]	; (80033a0 <fonction_select+0x2c0>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	701a      	strb	r2, [r3, #0]
				  selected = 0;
 80032b0:	2300      	movs	r3, #0
 80032b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			  }
		  }

		  // Case pour un deplacement
		  if(chessboard[line][col].isPossible > 0)
 80032b6:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80032ba:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80032be:	4835      	ldr	r0, [pc, #212]	; (8003394 <fonction_select+0x2b4>)
 80032c0:	461a      	mov	r2, r3
 80032c2:	0092      	lsls	r2, r2, #2
 80032c4:	441a      	add	r2, r3
 80032c6:	0053      	lsls	r3, r2, #1
 80032c8:	461a      	mov	r2, r3
 80032ca:	460b      	mov	r3, r1
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	440b      	add	r3, r1
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	4413      	add	r3, r2
 80032d4:	4403      	add	r3, r0
 80032d6:	3304      	adds	r3, #4
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 8161 	beq.w	80035a2 <fonction_select+0x4c2>
		  {
			  chessboard[line_selected][col_selected].isFilled = 0;
 80032e0:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 80032e4:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80032e8:	482a      	ldr	r0, [pc, #168]	; (8003394 <fonction_select+0x2b4>)
 80032ea:	461a      	mov	r2, r3
 80032ec:	0092      	lsls	r2, r2, #2
 80032ee:	441a      	add	r2, r3
 80032f0:	0053      	lsls	r3, r2, #1
 80032f2:	461a      	mov	r2, r3
 80032f4:	460b      	mov	r3, r1
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	4413      	add	r3, r2
 80032fe:	4403      	add	r3, r0
 8003300:	3305      	adds	r3, #5
 8003302:	2200      	movs	r2, #0
 8003304:	701a      	strb	r2, [r3, #0]
			  // Suppression des pions manges
			  for (p = 0; p < 12; p++)
 8003306:	2300      	movs	r3, #0
 8003308:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800330c:	e059      	b.n	80033c2 <fonction_select+0x2e2>
			  {
				  eaten_piece = possible_eaten[chessboard[line][col].isPossible - 1][p];
 800330e:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8003312:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003316:	481f      	ldr	r0, [pc, #124]	; (8003394 <fonction_select+0x2b4>)
 8003318:	461a      	mov	r2, r3
 800331a:	0092      	lsls	r2, r2, #2
 800331c:	441a      	add	r2, r3
 800331e:	0053      	lsls	r3, r2, #1
 8003320:	461a      	mov	r2, r3
 8003322:	460b      	mov	r3, r1
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	440b      	add	r3, r1
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	4413      	add	r3, r2
 800332c:	4403      	add	r3, r0
 800332e:	3304      	adds	r3, #4
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	1e5a      	subs	r2, r3, #1
 8003334:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 8003338:	481a      	ldr	r0, [pc, #104]	; (80033a4 <fonction_select+0x2c4>)
 800333a:	4613      	mov	r3, r2
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	4413      	add	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	440b      	add	r3, r1
 8003344:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4403      	add	r3, r0
 800334c:	6818      	ldr	r0, [r3, #0]
 800334e:	6010      	str	r0, [r2, #0]
				  if(eaten_piece.ligne != 8)
 8003350:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003352:	2b08      	cmp	r3, #8
 8003354:	d030      	beq.n	80033b8 <fonction_select+0x2d8>
				  {
					  chessboard[eaten_piece.ligne][eaten_piece.colonne].isFilled = 0;
 8003356:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003358:	4618      	mov	r0, r3
 800335a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800335c:	490d      	ldr	r1, [pc, #52]	; (8003394 <fonction_select+0x2b4>)
 800335e:	461a      	mov	r2, r3
 8003360:	0092      	lsls	r2, r2, #2
 8003362:	441a      	add	r2, r3
 8003364:	0053      	lsls	r3, r2, #1
 8003366:	461a      	mov	r2, r3
 8003368:	4603      	mov	r3, r0
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	4403      	add	r3, r0
 800336e:	011b      	lsls	r3, r3, #4
 8003370:	4413      	add	r3, r2
 8003372:	440b      	add	r3, r1
 8003374:	3305      	adds	r3, #5
 8003376:	2200      	movs	r2, #0
 8003378:	701a      	strb	r2, [r3, #0]
			          if(isTurn == 0)
 800337a:	4b07      	ldr	r3, [pc, #28]	; (8003398 <fonction_select+0x2b8>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d114      	bne.n	80033ac <fonction_select+0x2cc>
			              nb_blue--;
 8003382:	4b09      	ldr	r3, [pc, #36]	; (80033a8 <fonction_select+0x2c8>)
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	3b01      	subs	r3, #1
 8003388:	b2da      	uxtb	r2, r3
 800338a:	4b07      	ldr	r3, [pc, #28]	; (80033a8 <fonction_select+0x2c8>)
 800338c:	701a      	strb	r2, [r3, #0]
 800338e:	e013      	b.n	80033b8 <fonction_select+0x2d8>
 8003390:	2000038c 	.word	0x2000038c
 8003394:	200080f8 	.word	0x200080f8
 8003398:	2000038a 	.word	0x2000038a
 800339c:	200080a8 	.word	0x200080a8
 80033a0:	20000028 	.word	0x20000028
 80033a4:	20008614 	.word	0x20008614
 80033a8:	20000029 	.word	0x20000029
			          else
			              nb_white--;
 80033ac:	4b81      	ldr	r3, [pc, #516]	; (80035b4 <fonction_select+0x4d4>)
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b2da      	uxtb	r2, r3
 80033b4:	4b7f      	ldr	r3, [pc, #508]	; (80035b4 <fonction_select+0x4d4>)
 80033b6:	701a      	strb	r2, [r3, #0]
			  for (p = 0; p < 12; p++)
 80033b8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80033bc:	3301      	adds	r3, #1
 80033be:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 80033c2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80033c6:	2b0b      	cmp	r3, #11
 80033c8:	d9a1      	bls.n	800330e <fonction_select+0x22e>
				  }
			  }

			  chessboard[line][col].isFilled = 1;
 80033ca:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80033ce:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80033d2:	4879      	ldr	r0, [pc, #484]	; (80035b8 <fonction_select+0x4d8>)
 80033d4:	461a      	mov	r2, r3
 80033d6:	0092      	lsls	r2, r2, #2
 80033d8:	441a      	add	r2, r3
 80033da:	0053      	lsls	r3, r2, #1
 80033dc:	461a      	mov	r2, r3
 80033de:	460b      	mov	r3, r1
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	440b      	add	r3, r1
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	4413      	add	r3, r2
 80033e8:	4403      	add	r3, r0
 80033ea:	3305      	adds	r3, #5
 80033ec:	2201      	movs	r2, #1
 80033ee:	701a      	strb	r2, [r3, #0]
			  chessboard[line][col].isPossible = 0;
 80033f0:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80033f4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80033f8:	486f      	ldr	r0, [pc, #444]	; (80035b8 <fonction_select+0x4d8>)
 80033fa:	461a      	mov	r2, r3
 80033fc:	0092      	lsls	r2, r2, #2
 80033fe:	441a      	add	r2, r3
 8003400:	0053      	lsls	r3, r2, #1
 8003402:	461a      	mov	r2, r3
 8003404:	460b      	mov	r3, r1
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	4413      	add	r3, r2
 800340e:	4403      	add	r3, r0
 8003410:	3304      	adds	r3, #4
 8003412:	2200      	movs	r2, #0
 8003414:	701a      	strb	r2, [r3, #0]
			  chessboard[line][col].piece_color = chessboard[line_selected][col_selected].piece_color;
 8003416:	f897 403e 	ldrb.w	r4, [r7, #62]	; 0x3e
 800341a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800341e:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8003422:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 8003426:	4d64      	ldr	r5, [pc, #400]	; (80035b8 <fonction_select+0x4d8>)
 8003428:	461a      	mov	r2, r3
 800342a:	0092      	lsls	r2, r2, #2
 800342c:	441a      	add	r2, r3
 800342e:	0053      	lsls	r3, r2, #1
 8003430:	461a      	mov	r2, r3
 8003432:	4623      	mov	r3, r4
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4423      	add	r3, r4
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	4413      	add	r3, r2
 800343c:	442b      	add	r3, r5
 800343e:	3307      	adds	r3, #7
 8003440:	781d      	ldrb	r5, [r3, #0]
 8003442:	4c5d      	ldr	r4, [pc, #372]	; (80035b8 <fonction_select+0x4d8>)
 8003444:	4602      	mov	r2, r0
 8003446:	0092      	lsls	r2, r2, #2
 8003448:	4402      	add	r2, r0
 800344a:	0053      	lsls	r3, r2, #1
 800344c:	461a      	mov	r2, r3
 800344e:	460b      	mov	r3, r1
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	4413      	add	r3, r2
 8003458:	4423      	add	r3, r4
 800345a:	3307      	adds	r3, #7
 800345c:	462a      	mov	r2, r5
 800345e:	701a      	strb	r2, [r3, #0]
			  chessboard[line][col].rayon = 9;
 8003460:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8003464:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003468:	4853      	ldr	r0, [pc, #332]	; (80035b8 <fonction_select+0x4d8>)
 800346a:	461a      	mov	r2, r3
 800346c:	0092      	lsls	r2, r2, #2
 800346e:	441a      	add	r2, r3
 8003470:	0053      	lsls	r3, r2, #1
 8003472:	461a      	mov	r2, r3
 8003474:	460b      	mov	r3, r1
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	011b      	lsls	r3, r3, #4
 800347c:	4413      	add	r3, r2
 800347e:	4403      	add	r3, r0
 8003480:	3308      	adds	r3, #8
 8003482:	2209      	movs	r2, #9
 8003484:	701a      	strb	r2, [r3, #0]
			  // La ligne de la dame est atteinte !
			  if((isTurn == 0 && line == 7) || (isTurn == 1 && line == 0)) chessboard[line][col].isDame = 1;
 8003486:	4b4d      	ldr	r3, [pc, #308]	; (80035bc <fonction_select+0x4dc>)
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d103      	bne.n	8003496 <fonction_select+0x3b6>
 800348e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003492:	2b07      	cmp	r3, #7
 8003494:	d007      	beq.n	80034a6 <fonction_select+0x3c6>
 8003496:	4b49      	ldr	r3, [pc, #292]	; (80035bc <fonction_select+0x4dc>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d116      	bne.n	80034cc <fonction_select+0x3ec>
 800349e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d112      	bne.n	80034cc <fonction_select+0x3ec>
 80034a6:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80034aa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80034ae:	4842      	ldr	r0, [pc, #264]	; (80035b8 <fonction_select+0x4d8>)
 80034b0:	461a      	mov	r2, r3
 80034b2:	0092      	lsls	r2, r2, #2
 80034b4:	441a      	add	r2, r3
 80034b6:	0053      	lsls	r3, r2, #1
 80034b8:	461a      	mov	r2, r3
 80034ba:	460b      	mov	r3, r1
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	4413      	add	r3, r2
 80034c4:	4403      	add	r3, r0
 80034c6:	3306      	adds	r3, #6
 80034c8:	2201      	movs	r2, #1
 80034ca:	701a      	strb	r2, [r3, #0]
			  // Si le pion etait une dame, il le reste
			  if(chessboard[line_selected][col_selected].isDame == 1)
 80034cc:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 80034d0:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80034d4:	4838      	ldr	r0, [pc, #224]	; (80035b8 <fonction_select+0x4d8>)
 80034d6:	461a      	mov	r2, r3
 80034d8:	0092      	lsls	r2, r2, #2
 80034da:	441a      	add	r2, r3
 80034dc:	0053      	lsls	r3, r2, #1
 80034de:	461a      	mov	r2, r3
 80034e0:	460b      	mov	r3, r1
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	440b      	add	r3, r1
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	4413      	add	r3, r2
 80034ea:	4403      	add	r3, r0
 80034ec:	3306      	adds	r3, #6
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d125      	bne.n	8003540 <fonction_select+0x460>
			  {
				  chessboard[line][col].isDame = 1;
 80034f4:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80034f8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80034fc:	482e      	ldr	r0, [pc, #184]	; (80035b8 <fonction_select+0x4d8>)
 80034fe:	461a      	mov	r2, r3
 8003500:	0092      	lsls	r2, r2, #2
 8003502:	441a      	add	r2, r3
 8003504:	0053      	lsls	r3, r2, #1
 8003506:	461a      	mov	r2, r3
 8003508:	460b      	mov	r3, r1
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	4413      	add	r3, r2
 8003512:	4403      	add	r3, r0
 8003514:	3306      	adds	r3, #6
 8003516:	2201      	movs	r2, #1
 8003518:	701a      	strb	r2, [r3, #0]
				  chessboard[line_selected][col_selected].isDame = 0;
 800351a:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 800351e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003522:	4825      	ldr	r0, [pc, #148]	; (80035b8 <fonction_select+0x4d8>)
 8003524:	461a      	mov	r2, r3
 8003526:	0092      	lsls	r2, r2, #2
 8003528:	441a      	add	r2, r3
 800352a:	0053      	lsls	r3, r2, #1
 800352c:	461a      	mov	r2, r3
 800352e:	460b      	mov	r3, r1
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	440b      	add	r3, r1
 8003534:	011b      	lsls	r3, r3, #4
 8003536:	4413      	add	r3, r2
 8003538:	4403      	add	r3, r0
 800353a:	3306      	adds	r3, #6
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]
			  }
			  selected = 0;
 8003540:	2300      	movs	r3, #0
 8003542:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			  change = 1;
 8003546:	4b1e      	ldr	r3, [pc, #120]	; (80035c0 <fonction_select+0x4e0>)
 8003548:	2201      	movs	r2, #1
 800354a:	701a      	strb	r2, [r3, #0]

	          // Check la fin de jeu
	          if(nb_blue == 0 || nb_white == 0)
 800354c:	4b1d      	ldr	r3, [pc, #116]	; (80035c4 <fonction_select+0x4e4>)
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <fonction_select+0x47c>
 8003554:	4b17      	ldr	r3, [pc, #92]	; (80035b4 <fonction_select+0x4d4>)
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d118      	bne.n	800358e <fonction_select+0x4ae>
	          {

	        	  osThreadDef(task_victory, fonctionVictory, osPriorityNormal, 0, 1024);
 800355c:	4b1a      	ldr	r3, [pc, #104]	; (80035c8 <fonction_select+0x4e8>)
 800355e:	f107 0408 	add.w	r4, r7, #8
 8003562:	461d      	mov	r5, r3
 8003564:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003566:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003568:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800356c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	        	  task_victoryHandle = osThreadCreate(osThread(task_victory), NULL);
 8003570:	f107 0308 	add.w	r3, r7, #8
 8003574:	2100      	movs	r1, #0
 8003576:	4618      	mov	r0, r3
 8003578:	f009 faf5 	bl	800cb66 <osThreadCreate>
 800357c:	4603      	mov	r3, r0
 800357e:	4a13      	ldr	r2, [pc, #76]	; (80035cc <fonction_select+0x4ec>)
 8003580:	6013      	str	r3, [r2, #0]
				  nb_blue = 12;
 8003582:	4b10      	ldr	r3, [pc, #64]	; (80035c4 <fonction_select+0x4e4>)
 8003584:	220c      	movs	r2, #12
 8003586:	701a      	strb	r2, [r3, #0]
				  nb_white = 12;
 8003588:	4b0a      	ldr	r3, [pc, #40]	; (80035b4 <fonction_select+0x4d4>)
 800358a:	220c      	movs	r2, #12
 800358c:	701a      	strb	r2, [r3, #0]
				  }
*/
	          }

			  // Changement de tour
			  isTurn = (isTurn == 0) ? 1 : 0;
 800358e:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <fonction_select+0x4dc>)
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	2b00      	cmp	r3, #0
 8003594:	bf0c      	ite	eq
 8003596:	2301      	moveq	r3, #1
 8003598:	2300      	movne	r3, #0
 800359a:	b2db      	uxtb	r3, r3
 800359c:	461a      	mov	r2, r3
 800359e:	4b07      	ldr	r3, [pc, #28]	; (80035bc <fonction_select+0x4dc>)
 80035a0:	701a      	strb	r2, [r3, #0]
		  }

		  taskEXIT_CRITICAL();
 80035a2:	f00b fc77 	bl	800ee94 <vPortExitCritical>

	  }

    vTaskDelayUntil(&xLastWakeTime, (TickType_t) xFrequency);
 80035a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035ac:	4618      	mov	r0, r3
 80035ae:	f00a fc0f 	bl	800ddd0 <vTaskDelayUntil>
	  BSP_TS_GetState(&TS_State);
 80035b2:	e5b6      	b.n	8003122 <fonction_select+0x42>
 80035b4:	2000002a 	.word	0x2000002a
 80035b8:	200080f8 	.word	0x200080f8
 80035bc:	2000038a 	.word	0x2000038a
 80035c0:	20000028 	.word	0x20000028
 80035c4:	20000029 	.word	0x20000029
 80035c8:	0800f6a4 	.word	0x0800f6a4
 80035cc:	200085f0 	.word	0x200085f0

080035d0 <fonction_calculPossibilites>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_calculPossibilites */
void fonction_calculPossibilites(void const * argument)
{
 80035d0:	b5b0      	push	{r4, r5, r7, lr}
 80035d2:	b0a8      	sub	sp, #160	; 0xa0
 80035d4:	af02      	add	r7, sp, #8
 80035d6:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	  // Recuperation information selection
	  xQueueReceive(queueSelHandle, &message, portMAX_DELAY);
 80035d8:	4b6c      	ldr	r3, [pc, #432]	; (800378c <fonction_calculPossibilites+0x1bc>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295
 80035e4:	4618      	mov	r0, r3
 80035e6:	f009 fe8d 	bl	800d304 <xQueueReceive>
	  line = (uint8_t) (message[0] >> 8);
 80035ea:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 80035ee:	0a1b      	lsrs	r3, r3, #8
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
	  col  = (uint8_t)  message[0];
 80035f6:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 80035fa:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
	  taskENTER_CRITICAL();
 80035fe:	f00b fc15 	bl	800ee2c <vPortEnterCritical>
	  color  = chessboard[line][col].piece_color;
 8003602:	f897 1093 	ldrb.w	r1, [r7, #147]	; 0x93
 8003606:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 800360a:	4861      	ldr	r0, [pc, #388]	; (8003790 <fonction_calculPossibilites+0x1c0>)
 800360c:	461a      	mov	r2, r3
 800360e:	0092      	lsls	r2, r2, #2
 8003610:	441a      	add	r2, r3
 8003612:	0053      	lsls	r3, r2, #1
 8003614:	461a      	mov	r2, r3
 8003616:	460b      	mov	r3, r1
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	4413      	add	r3, r2
 8003620:	4403      	add	r3, r0
 8003622:	3307      	adds	r3, #7
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
	  isDame = chessboard[line][col].isDame;
 800362a:	f897 1093 	ldrb.w	r1, [r7, #147]	; 0x93
 800362e:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 8003632:	4857      	ldr	r0, [pc, #348]	; (8003790 <fonction_calculPossibilites+0x1c0>)
 8003634:	461a      	mov	r2, r3
 8003636:	0092      	lsls	r2, r2, #2
 8003638:	441a      	add	r2, r3
 800363a:	0053      	lsls	r3, r2, #1
 800363c:	461a      	mov	r2, r3
 800363e:	460b      	mov	r3, r1
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	440b      	add	r3, r1
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	4413      	add	r3, r2
 8003648:	4403      	add	r3, r0
 800364a:	3306      	adds	r3, #6
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	  taskEXIT_CRITICAL();
 8003652:	f00b fc1f 	bl	800ee94 <vPortExitCritical>

	  // Calcul des possibilites
	  	  // Reinitialisation des cases mangees possibles
	  for(m = 0; m < 32; m++)
 8003656:	2300      	movs	r3, #0
 8003658:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
 800365c:	e02c      	b.n	80036b8 <fonction_calculPossibilites+0xe8>
	  {
		  for(n = 0; n < 12; n++)
 800365e:	2300      	movs	r3, #0
 8003660:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
 8003664:	e01f      	b.n	80036a6 <fonction_calculPossibilites+0xd6>
		  {
			  possible_eaten[m][n].colonne = 8;
 8003666:	f897 2095 	ldrb.w	r2, [r7, #149]	; 0x95
 800366a:	f897 1094 	ldrb.w	r1, [r7, #148]	; 0x94
 800366e:	4849      	ldr	r0, [pc, #292]	; (8003794 <fonction_calculPossibilites+0x1c4>)
 8003670:	4613      	mov	r3, r2
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	4413      	add	r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	4403      	add	r3, r0
 800367e:	2208      	movs	r2, #8
 8003680:	805a      	strh	r2, [r3, #2]
			  possible_eaten[m][n].ligne   = 8;
 8003682:	f897 2095 	ldrb.w	r2, [r7, #149]	; 0x95
 8003686:	f897 1094 	ldrb.w	r1, [r7, #148]	; 0x94
 800368a:	4842      	ldr	r0, [pc, #264]	; (8003794 <fonction_calculPossibilites+0x1c4>)
 800368c:	4613      	mov	r3, r2
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	4413      	add	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	440b      	add	r3, r1
 8003696:	2208      	movs	r2, #8
 8003698:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
		  for(n = 0; n < 12; n++)
 800369c:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 80036a0:	3301      	adds	r3, #1
 80036a2:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
 80036a6:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 80036aa:	2b0b      	cmp	r3, #11
 80036ac:	d9db      	bls.n	8003666 <fonction_calculPossibilites+0x96>
	  for(m = 0; m < 32; m++)
 80036ae:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80036b2:	3301      	adds	r3, #1
 80036b4:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
 80036b8:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80036bc:	2b1f      	cmp	r3, #31
 80036be:	d9ce      	bls.n	800365e <fonction_calculPossibilites+0x8e>
		  }
	  }
	  	  // Calcul des possibilites
	  if(isDame == 0) length = calculPossibilitesRec(line, col, color, possibilites, 0, 0);
 80036c0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d114      	bne.n	80036f2 <fonction_calculPossibilites+0x122>
 80036c8:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80036cc:	b298      	uxth	r0, r3
 80036ce:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 80036d2:	b299      	uxth	r1, r3
 80036d4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	f107 030c 	add.w	r3, r7, #12
 80036de:	2400      	movs	r4, #0
 80036e0:	9401      	str	r4, [sp, #4]
 80036e2:	2400      	movs	r4, #0
 80036e4:	9400      	str	r4, [sp, #0]
 80036e6:	f7fd fa35 	bl	8000b54 <calculPossibilitesRec>
 80036ea:	4603      	mov	r3, r0
 80036ec:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80036f0:	e00f      	b.n	8003712 <fonction_calculPossibilites+0x142>
	  else 			  length = calculPossibilitesDame(line, col, color, possibilites);
 80036f2:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80036f6:	b298      	uxth	r0, r3
 80036f8:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 80036fc:	b299      	uxth	r1, r3
 80036fe:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8003702:	b2da      	uxtb	r2, r3
 8003704:	f107 030c 	add.w	r3, r7, #12
 8003708:	f7fd ff9c 	bl	8001644 <calculPossibilitesDame>
 800370c:	4603      	mov	r3, r0
 800370e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

	  // Modification de l'echiquier avec cases possibles
	  taskENTER_CRITICAL();
 8003712:	f00b fb8b 	bl	800ee2c <vPortEnterCritical>
	  for(i = 0; i < length; i++)
 8003716:	2300      	movs	r3, #0
 8003718:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800371c:	e029      	b.n	8003772 <fonction_calculPossibilites+0x1a2>
	  {
		  chessboard[possibilites[i].ligne][possibilites[i].colonne].isPossible = i + 1;
 800371e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8003728:	4413      	add	r3, r2
 800372a:	f833 3c8c 	ldrh.w	r3, [r3, #-140]
 800372e:	4618      	mov	r0, r3
 8003730:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800373a:	4413      	add	r3, r2
 800373c:	f833 3c8a 	ldrh.w	r3, [r3, #-138]
 8003740:	461c      	mov	r4, r3
 8003742:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003746:	3301      	adds	r3, #1
 8003748:	b2dd      	uxtb	r5, r3
 800374a:	4911      	ldr	r1, [pc, #68]	; (8003790 <fonction_calculPossibilites+0x1c0>)
 800374c:	4622      	mov	r2, r4
 800374e:	0092      	lsls	r2, r2, #2
 8003750:	4422      	add	r2, r4
 8003752:	0053      	lsls	r3, r2, #1
 8003754:	461a      	mov	r2, r3
 8003756:	4603      	mov	r3, r0
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4403      	add	r3, r0
 800375c:	011b      	lsls	r3, r3, #4
 800375e:	4413      	add	r3, r2
 8003760:	440b      	add	r3, r1
 8003762:	3304      	adds	r3, #4
 8003764:	462a      	mov	r2, r5
 8003766:	701a      	strb	r2, [r3, #0]
	  for(i = 0; i < length; i++)
 8003768:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800376c:	3301      	adds	r3, #1
 800376e:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8003772:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 8003776:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800377a:	429a      	cmp	r2, r3
 800377c:	d3cf      	bcc.n	800371e <fonction_calculPossibilites+0x14e>
	  }
	  taskEXIT_CRITICAL();
 800377e:	f00b fb89 	bl	800ee94 <vPortExitCritical>
      osDelay(1);
 8003782:	2001      	movs	r0, #1
 8003784:	f009 fa47 	bl	800cc16 <osDelay>
	  xQueueReceive(queueSelHandle, &message, portMAX_DELAY);
 8003788:	e726      	b.n	80035d8 <fonction_calculPossibilites+0x8>
 800378a:	bf00      	nop
 800378c:	200080a8 	.word	0x200080a8
 8003790:	200080f8 	.word	0x200080f8
 8003794:	20008614 	.word	0x20008614

08003798 <fonctionVictory>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonctionVictory */
void fonctionVictory(void const * argument)
{
 8003798:	b5b0      	push	{r4, r5, r7, lr}
 800379a:	b08c      	sub	sp, #48	; 0x30
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fonctionVictory */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 100;
 80037a0:	2364      	movs	r3, #100	; 0x64
 80037a2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t init = 1;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	static TS_StateTypeDef TS_State;
  /* Infinite loop */
  for(;;)
  {
	  if (init == 1)
 80037aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d107      	bne.n	80037c2 <fonctionVictory+0x2a>
	  {
		  osThreadTerminate(affichageHandle);
 80037b2:	4b43      	ldr	r3, [pc, #268]	; (80038c0 <fonctionVictory+0x128>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f009 fa21 	bl	800cbfe <osThreadTerminate>
		  init = 0;
 80037bc:	2300      	movs	r3, #0
 80037be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	  }
	  BSP_LCD_SelectLayer(0);
 80037c2:	2000      	movs	r0, #0
 80037c4:	f000 fb4c 	bl	8003e60 <BSP_LCD_SelectLayer>
	  if (isTurn == 1)
 80037c8:	4b3e      	ldr	r3, [pc, #248]	; (80038c4 <fonctionVictory+0x12c>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d121      	bne.n	8003814 <fonctionVictory+0x7c>
	  {
		  BSP_LCD_Clear(LCD_COLOR_WHITE);
 80037d0:	f04f 30ff 	mov.w	r0, #4294967295
 80037d4:	f000 fbb6 	bl	8003f44 <BSP_LCD_Clear>
		  BSP_LCD_SelectLayer(1);
 80037d8:	2001      	movs	r0, #1
 80037da:	f000 fb41 	bl	8003e60 <BSP_LCD_SelectLayer>
		  BSP_LCD_Clear(LCD_COLOR_WHITE);
 80037de:	f04f 30ff 	mov.w	r0, #4294967295
 80037e2:	f000 fbaf 	bl	8003f44 <BSP_LCD_Clear>
		  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80037e6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80037ea:	f000 fb49 	bl	8003e80 <BSP_LCD_SetTextColor>
		  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80037ee:	f04f 30ff 	mov.w	r0, #4294967295
 80037f2:	f000 fb5d 	bl	8003eb0 <BSP_LCD_SetBackColor>
		  BSP_LCD_DisplayStringAtLine(10, (uint8_t *)"VICTOIRE des BLANCS !");
 80037f6:	4934      	ldr	r1, [pc, #208]	; (80038c8 <fonctionVictory+0x130>)
 80037f8:	200a      	movs	r0, #10
 80037fa:	f000 fcd7 	bl	80041ac <BSP_LCD_DisplayStringAtLine>
		  BSP_LCD_DisplayStringAtLine(12, (uint8_t *)"Felicitations au gagnant !");
 80037fe:	4933      	ldr	r1, [pc, #204]	; (80038cc <fonctionVictory+0x134>)
 8003800:	200c      	movs	r0, #12
 8003802:	f000 fcd3 	bl	80041ac <BSP_LCD_DisplayStringAtLine>
		  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8003806:	4832      	ldr	r0, [pc, #200]	; (80038d0 <fonctionVictory+0x138>)
 8003808:	f000 fb3a 	bl	8003e80 <BSP_LCD_SetTextColor>
		  BSP_LCD_DisplayStringAtLine(14, (uint8_t *)"Touchez l'ecran pour rejouer");
 800380c:	4931      	ldr	r1, [pc, #196]	; (80038d4 <fonctionVictory+0x13c>)
 800380e:	200e      	movs	r0, #14
 8003810:	f000 fccc 	bl	80041ac <BSP_LCD_DisplayStringAtLine>
	  }
	  if (isTurn == 0)
 8003814:	4b2b      	ldr	r3, [pc, #172]	; (80038c4 <fonctionVictory+0x12c>)
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d12d      	bne.n	8003878 <fonctionVictory+0xe0>
	  {
		  BSP_LCD_Clear(LCD_COLOR_BLUE);
 800381c:	482e      	ldr	r0, [pc, #184]	; (80038d8 <fonctionVictory+0x140>)
 800381e:	f000 fb91 	bl	8003f44 <BSP_LCD_Clear>
		  BSP_LCD_SelectLayer(1);
 8003822:	2001      	movs	r0, #1
 8003824:	f000 fb1c 	bl	8003e60 <BSP_LCD_SelectLayer>
		  BSP_LCD_Clear(LCD_COLOR_BLUE);
 8003828:	482b      	ldr	r0, [pc, #172]	; (80038d8 <fonctionVictory+0x140>)
 800382a:	f000 fb8b 	bl	8003f44 <BSP_LCD_Clear>
		  BSP_LCD_Clear(LCD_COLOR_BLUE);
 800382e:	482a      	ldr	r0, [pc, #168]	; (80038d8 <fonctionVictory+0x140>)
 8003830:	f000 fb88 	bl	8003f44 <BSP_LCD_Clear>
		  BSP_LCD_SelectLayer(1);
 8003834:	2001      	movs	r0, #1
 8003836:	f000 fb13 	bl	8003e60 <BSP_LCD_SelectLayer>
		  BSP_LCD_Clear(LCD_COLOR_BLUE);
 800383a:	4827      	ldr	r0, [pc, #156]	; (80038d8 <fonctionVictory+0x140>)
 800383c:	f000 fb82 	bl	8003f44 <BSP_LCD_Clear>
		  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8003840:	f04f 30ff 	mov.w	r0, #4294967295
 8003844:	f000 fb1c 	bl	8003e80 <BSP_LCD_SetTextColor>
		  BSP_LCD_DisplayStringAtLine(10, (uint8_t *)"VICTOIRE des BLEUS !");
 8003848:	4924      	ldr	r1, [pc, #144]	; (80038dc <fonctionVictory+0x144>)
 800384a:	200a      	movs	r0, #10
 800384c:	f000 fcae 	bl	80041ac <BSP_LCD_DisplayStringAtLine>
		  BSP_LCD_DisplayStringAtLine(12, (uint8_t *)"Felicitations au gagnant !");
 8003850:	491e      	ldr	r1, [pc, #120]	; (80038cc <fonctionVictory+0x134>)
 8003852:	200c      	movs	r0, #12
 8003854:	f000 fcaa 	bl	80041ac <BSP_LCD_DisplayStringAtLine>
		  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8003858:	481d      	ldr	r0, [pc, #116]	; (80038d0 <fonctionVictory+0x138>)
 800385a:	f000 fb11 	bl	8003e80 <BSP_LCD_SetTextColor>
		  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 800385e:	481e      	ldr	r0, [pc, #120]	; (80038d8 <fonctionVictory+0x140>)
 8003860:	f000 fb26 	bl	8003eb0 <BSP_LCD_SetBackColor>
		  BSP_LCD_DisplayStringAtLine(14, (uint8_t *)"Touchez l'ecran pour rejouer");
 8003864:	491b      	ldr	r1, [pc, #108]	; (80038d4 <fonctionVictory+0x13c>)
 8003866:	200e      	movs	r0, #14
 8003868:	f000 fca0 	bl	80041ac <BSP_LCD_DisplayStringAtLine>
		  nb_blue = 1;
 800386c:	4b1c      	ldr	r3, [pc, #112]	; (80038e0 <fonctionVictory+0x148>)
 800386e:	2201      	movs	r2, #1
 8003870:	701a      	strb	r2, [r3, #0]
		  nb_white = 1;
 8003872:	4b1c      	ldr	r3, [pc, #112]	; (80038e4 <fonctionVictory+0x14c>)
 8003874:	2201      	movs	r2, #1
 8003876:	701a      	strb	r2, [r3, #0]
	  }
	  BSP_TS_GetState(&TS_State);
 8003878:	481b      	ldr	r0, [pc, #108]	; (80038e8 <fonctionVictory+0x150>)
 800387a:	f001 fc8b 	bl	8005194 <BSP_TS_GetState>
	  if(TS_State.touchDetected)
 800387e:	4b1a      	ldr	r3, [pc, #104]	; (80038e8 <fonctionVictory+0x150>)
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d015      	beq.n	80038b2 <fonctionVictory+0x11a>
	  {
		  victory = 1;
 8003886:	4b19      	ldr	r3, [pc, #100]	; (80038ec <fonctionVictory+0x154>)
 8003888:	2201      	movs	r2, #1
 800388a:	701a      	strb	r2, [r3, #0]
		  osThreadDef(task_init, fonction_init, osPriorityHigh, 0, 1024);
 800388c:	4b18      	ldr	r3, [pc, #96]	; (80038f0 <fonctionVictory+0x158>)
 800388e:	f107 0408 	add.w	r4, r7, #8
 8003892:	461d      	mov	r5, r3
 8003894:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003896:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003898:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800389c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		  task_initHandle = osThreadCreate(osThread(task_init), NULL);
 80038a0:	f107 0308 	add.w	r3, r7, #8
 80038a4:	2100      	movs	r1, #0
 80038a6:	4618      	mov	r0, r3
 80038a8:	f009 f95d 	bl	800cb66 <osThreadCreate>
 80038ac:	4603      	mov	r3, r0
 80038ae:	4a11      	ldr	r2, [pc, #68]	; (80038f4 <fonctionVictory+0x15c>)
 80038b0:	6013      	str	r3, [r2, #0]
	  }
	  vTaskDelayUntil(&xLastWakeTime, (TickType_t) xFrequency);
 80038b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038b8:	4618      	mov	r0, r3
 80038ba:	f00a fa89 	bl	800ddd0 <vTaskDelayUntil>
	  if (init == 1)
 80038be:	e774      	b.n	80037aa <fonctionVictory+0x12>
 80038c0:	20008508 	.word	0x20008508
 80038c4:	2000038a 	.word	0x2000038a
 80038c8:	0800f6f0 	.word	0x0800f6f0
 80038cc:	0800f708 	.word	0x0800f708
 80038d0:	ffff0000 	.word	0xffff0000
 80038d4:	0800f724 	.word	0x0800f724
 80038d8:	ff0000ff 	.word	0xff0000ff
 80038dc:	0800f744 	.word	0x0800f744
 80038e0:	20000029 	.word	0x20000029
 80038e4:	2000002a 	.word	0x2000002a
 80038e8:	200003b8 	.word	0x200003b8
 80038ec:	2000038b 	.word	0x2000038b
 80038f0:	0800f634 	.word	0x0800f634
 80038f4:	20008058 	.word	0x20008058

080038f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a04      	ldr	r2, [pc, #16]	; (8003918 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d101      	bne.n	800390e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800390a:	f002 fd53 	bl	80063b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	40001000 	.word	0x40001000

0800391c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003920:	b672      	cpsid	i
}
 8003922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003924:	e7fe      	b.n	8003924 <Error_Handler+0x8>
	...

08003928 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b08c      	sub	sp, #48	; 0x30
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a51      	ldr	r2, [pc, #324]	; (8003a78 <I2Cx_MspInit+0x150>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d14d      	bne.n	80039d4 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003938:	4b50      	ldr	r3, [pc, #320]	; (8003a7c <I2Cx_MspInit+0x154>)
 800393a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393c:	4a4f      	ldr	r2, [pc, #316]	; (8003a7c <I2Cx_MspInit+0x154>)
 800393e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003942:	6313      	str	r3, [r2, #48]	; 0x30
 8003944:	4b4d      	ldr	r3, [pc, #308]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800394c:	61bb      	str	r3, [r7, #24]
 800394e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8003950:	2380      	movs	r3, #128	; 0x80
 8003952:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003954:	2312      	movs	r3, #18
 8003956:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003958:	2300      	movs	r3, #0
 800395a:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800395c:	2302      	movs	r3, #2
 800395e:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8003960:	2304      	movs	r3, #4
 8003962:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003964:	f107 031c 	add.w	r3, r7, #28
 8003968:	4619      	mov	r1, r3
 800396a:	4845      	ldr	r0, [pc, #276]	; (8003a80 <I2Cx_MspInit+0x158>)
 800396c:	f004 f876 	bl	8007a5c <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8003970:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003974:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003976:	f107 031c 	add.w	r3, r7, #28
 800397a:	4619      	mov	r1, r3
 800397c:	4840      	ldr	r0, [pc, #256]	; (8003a80 <I2Cx_MspInit+0x158>)
 800397e:	f004 f86d 	bl	8007a5c <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8003982:	4b3e      	ldr	r3, [pc, #248]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	4a3d      	ldr	r2, [pc, #244]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003988:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800398c:	6413      	str	r3, [r2, #64]	; 0x40
 800398e:	4b3b      	ldr	r3, [pc, #236]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 800399a:	4b38      	ldr	r3, [pc, #224]	; (8003a7c <I2Cx_MspInit+0x154>)
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	4a37      	ldr	r2, [pc, #220]	; (8003a7c <I2Cx_MspInit+0x154>)
 80039a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80039a4:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80039a6:	4b35      	ldr	r3, [pc, #212]	; (8003a7c <I2Cx_MspInit+0x154>)
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	4a34      	ldr	r2, [pc, #208]	; (8003a7c <I2Cx_MspInit+0x154>)
 80039ac:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80039b0:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80039b2:	2200      	movs	r2, #0
 80039b4:	210f      	movs	r1, #15
 80039b6:	2048      	movs	r0, #72	; 0x48
 80039b8:	f003 f95a 	bl	8006c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80039bc:	2048      	movs	r0, #72	; 0x48
 80039be:	f003 f973 	bl	8006ca8 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80039c2:	2200      	movs	r2, #0
 80039c4:	210f      	movs	r1, #15
 80039c6:	2049      	movs	r0, #73	; 0x49
 80039c8:	f003 f952 	bl	8006c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80039cc:	2049      	movs	r0, #73	; 0x49
 80039ce:	f003 f96b 	bl	8006ca8 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80039d2:	e04d      	b.n	8003a70 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80039d4:	4b29      	ldr	r3, [pc, #164]	; (8003a7c <I2Cx_MspInit+0x154>)
 80039d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d8:	4a28      	ldr	r2, [pc, #160]	; (8003a7c <I2Cx_MspInit+0x154>)
 80039da:	f043 0302 	orr.w	r3, r3, #2
 80039de:	6313      	str	r3, [r2, #48]	; 0x30
 80039e0:	4b26      	ldr	r3, [pc, #152]	; (8003a7c <I2Cx_MspInit+0x154>)
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	613b      	str	r3, [r7, #16]
 80039ea:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80039ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039f0:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80039f2:	2312      	movs	r3, #18
 80039f4:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80039f6:	2300      	movs	r3, #0
 80039f8:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80039fa:	2302      	movs	r3, #2
 80039fc:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80039fe:	2304      	movs	r3, #4
 8003a00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003a02:	f107 031c 	add.w	r3, r7, #28
 8003a06:	4619      	mov	r1, r3
 8003a08:	481e      	ldr	r0, [pc, #120]	; (8003a84 <I2Cx_MspInit+0x15c>)
 8003a0a:	f004 f827 	bl	8007a5c <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8003a0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003a14:	f107 031c 	add.w	r3, r7, #28
 8003a18:	4619      	mov	r1, r3
 8003a1a:	481a      	ldr	r0, [pc, #104]	; (8003a84 <I2Cx_MspInit+0x15c>)
 8003a1c:	f004 f81e 	bl	8007a5c <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8003a20:	4b16      	ldr	r3, [pc, #88]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a24:	4a15      	ldr	r2, [pc, #84]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003a26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a2a:	6413      	str	r3, [r2, #64]	; 0x40
 8003a2c:	4b13      	ldr	r3, [pc, #76]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a34:	60fb      	str	r3, [r7, #12]
 8003a36:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8003a38:	4b10      	ldr	r3, [pc, #64]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	4a0f      	ldr	r2, [pc, #60]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003a3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a42:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8003a44:	4b0d      	ldr	r3, [pc, #52]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003a46:	6a1b      	ldr	r3, [r3, #32]
 8003a48:	4a0c      	ldr	r2, [pc, #48]	; (8003a7c <I2Cx_MspInit+0x154>)
 8003a4a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003a4e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8003a50:	2200      	movs	r2, #0
 8003a52:	210f      	movs	r1, #15
 8003a54:	201f      	movs	r0, #31
 8003a56:	f003 f90b 	bl	8006c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8003a5a:	201f      	movs	r0, #31
 8003a5c:	f003 f924 	bl	8006ca8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8003a60:	2200      	movs	r2, #0
 8003a62:	210f      	movs	r1, #15
 8003a64:	2020      	movs	r0, #32
 8003a66:	f003 f903 	bl	8006c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8003a6a:	2020      	movs	r0, #32
 8003a6c:	f003 f91c 	bl	8006ca8 <HAL_NVIC_EnableIRQ>
}
 8003a70:	bf00      	nop
 8003a72:	3730      	adds	r7, #48	; 0x30
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	200003e4 	.word	0x200003e4
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	40021c00 	.word	0x40021c00
 8003a84:	40020400 	.word	0x40020400

08003a88 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f004 fdd5 	bl	8008640 <HAL_I2C_GetState>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d125      	bne.n	8003ae8 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a14      	ldr	r2, [pc, #80]	; (8003af0 <I2Cx_Init+0x68>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d103      	bne.n	8003aac <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a13      	ldr	r2, [pc, #76]	; (8003af4 <I2Cx_Init+0x6c>)
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	e002      	b.n	8003ab2 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a12      	ldr	r2, [pc, #72]	; (8003af8 <I2Cx_Init+0x70>)
 8003ab0:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a11      	ldr	r2, [pc, #68]	; (8003afc <I2Cx_Init+0x74>)
 8003ab6:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f7ff ff23 	bl	8003928 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f004 fabe 	bl	8008064 <HAL_I2C_Init>
  }
}
 8003ae8:	bf00      	nop
 8003aea:	3708      	adds	r7, #8
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	200003e4 	.word	0x200003e4
 8003af4:	40005c00 	.word	0x40005c00
 8003af8:	40005400 	.word	0x40005400
 8003afc:	40912732 	.word	0x40912732

08003b00 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b08a      	sub	sp, #40	; 0x28
 8003b04:	af04      	add	r7, sp, #16
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	4608      	mov	r0, r1
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4603      	mov	r3, r0
 8003b10:	72fb      	strb	r3, [r7, #11]
 8003b12:	460b      	mov	r3, r1
 8003b14:	813b      	strh	r3, [r7, #8]
 8003b16:	4613      	mov	r3, r2
 8003b18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003b1e:	7afb      	ldrb	r3, [r7, #11]
 8003b20:	b299      	uxth	r1, r3
 8003b22:	88f8      	ldrh	r0, [r7, #6]
 8003b24:	893a      	ldrh	r2, [r7, #8]
 8003b26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b2a:	9302      	str	r3, [sp, #8]
 8003b2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003b2e:	9301      	str	r3, [sp, #4]
 8003b30:	6a3b      	ldr	r3, [r7, #32]
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	4603      	mov	r3, r0
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f004 fc68 	bl	800840c <HAL_I2C_Mem_Read>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003b40:	7dfb      	ldrb	r3, [r7, #23]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d004      	beq.n	8003b50 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003b46:	7afb      	ldrb	r3, [r7, #11]
 8003b48:	4619      	mov	r1, r3
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f832 	bl	8003bb4 <I2Cx_Error>
  }
  return status;    
 8003b50:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3718      	adds	r7, #24
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b08a      	sub	sp, #40	; 0x28
 8003b5e:	af04      	add	r7, sp, #16
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	4608      	mov	r0, r1
 8003b64:	4611      	mov	r1, r2
 8003b66:	461a      	mov	r2, r3
 8003b68:	4603      	mov	r3, r0
 8003b6a:	72fb      	strb	r3, [r7, #11]
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	813b      	strh	r3, [r7, #8]
 8003b70:	4613      	mov	r3, r2
 8003b72:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003b78:	7afb      	ldrb	r3, [r7, #11]
 8003b7a:	b299      	uxth	r1, r3
 8003b7c:	88f8      	ldrh	r0, [r7, #6]
 8003b7e:	893a      	ldrh	r2, [r7, #8]
 8003b80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b84:	9302      	str	r3, [sp, #8]
 8003b86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003b88:	9301      	str	r3, [sp, #4]
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	9300      	str	r3, [sp, #0]
 8003b8e:	4603      	mov	r3, r0
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f004 fb27 	bl	80081e4 <HAL_I2C_Mem_Write>
 8003b96:	4603      	mov	r3, r0
 8003b98:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003b9a:	7dfb      	ldrb	r3, [r7, #23]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d004      	beq.n	8003baa <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003ba0:	7afb      	ldrb	r3, [r7, #11]
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 f805 	bl	8003bb4 <I2Cx_Error>
  }
  return status;
 8003baa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f004 fadf 	bl	8008184 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f7ff ff5e 	bl	8003a88 <I2Cx_Init>
}
 8003bcc:	bf00      	nop
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8003bd8:	4802      	ldr	r0, [pc, #8]	; (8003be4 <TS_IO_Init+0x10>)
 8003bda:	f7ff ff55 	bl	8003a88 <I2Cx_Init>
}
 8003bde:	bf00      	nop
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	200003e4 	.word	0x200003e4

08003be8 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	4603      	mov	r3, r0
 8003bf0:	71fb      	strb	r3, [r7, #7]
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	71bb      	strb	r3, [r7, #6]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8003bfa:	79bb      	ldrb	r3, [r7, #6]
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	79f9      	ldrb	r1, [r7, #7]
 8003c00:	2301      	movs	r3, #1
 8003c02:	9301      	str	r3, [sp, #4]
 8003c04:	1d7b      	adds	r3, r7, #5
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	2301      	movs	r3, #1
 8003c0a:	4803      	ldr	r0, [pc, #12]	; (8003c18 <TS_IO_Write+0x30>)
 8003c0c:	f7ff ffa5 	bl	8003b5a <I2Cx_WriteMultiple>
}
 8003c10:	bf00      	nop
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	200003e4 	.word	0x200003e4

08003c1c <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af02      	add	r7, sp, #8
 8003c22:	4603      	mov	r3, r0
 8003c24:	460a      	mov	r2, r1
 8003c26:	71fb      	strb	r3, [r7, #7]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8003c30:	79bb      	ldrb	r3, [r7, #6]
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	79f9      	ldrb	r1, [r7, #7]
 8003c36:	2301      	movs	r3, #1
 8003c38:	9301      	str	r3, [sp, #4]
 8003c3a:	f107 030f 	add.w	r3, r7, #15
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	2301      	movs	r3, #1
 8003c42:	4804      	ldr	r0, [pc, #16]	; (8003c54 <TS_IO_Read+0x38>)
 8003c44:	f7ff ff5c 	bl	8003b00 <I2Cx_ReadMultiple>

  return read_value;
 8003c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	200003e4 	.word	0x200003e4

08003c58 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f002 fbc7 	bl	80063f4 <HAL_Delay>
}
 8003c66:	bf00      	nop
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
	...

08003c70 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8003c74:	4b31      	ldr	r3, [pc, #196]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003c76:	2228      	movs	r2, #40	; 0x28
 8003c78:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8003c7a:	4b30      	ldr	r3, [pc, #192]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003c7c:	2209      	movs	r2, #9
 8003c7e:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8003c80:	4b2e      	ldr	r3, [pc, #184]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003c82:	2235      	movs	r2, #53	; 0x35
 8003c84:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8003c86:	4b2d      	ldr	r3, [pc, #180]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003c88:	220b      	movs	r2, #11
 8003c8a:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8003c8c:	4b2b      	ldr	r3, [pc, #172]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003c8e:	f240 121b 	movw	r2, #283	; 0x11b
 8003c92:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8003c94:	4b29      	ldr	r3, [pc, #164]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003c96:	f240 2215 	movw	r2, #533	; 0x215
 8003c9a:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8003c9c:	4b27      	ldr	r3, [pc, #156]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003c9e:	f240 121d 	movw	r2, #285	; 0x11d
 8003ca2:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8003ca4:	4b25      	ldr	r3, [pc, #148]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003ca6:	f240 2235 	movw	r2, #565	; 0x235
 8003caa:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8003cac:	2100      	movs	r1, #0
 8003cae:	4823      	ldr	r0, [pc, #140]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cb0:	f000 fee8 	bl	8004a84 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8003cb4:	4b21      	ldr	r3, [pc, #132]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cb6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003cba:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8003cbc:	4b1f      	ldr	r3, [pc, #124]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cbe:	f44f 7288 	mov.w	r2, #272	; 0x110
 8003cc2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8003cc4:	4b1d      	ldr	r3, [pc, #116]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8003ccc:	4b1b      	ldr	r3, [pc, #108]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8003cd4:	4b19      	ldr	r3, [pc, #100]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8003cdc:	4b17      	ldr	r3, [pc, #92]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8003ce2:	4b16      	ldr	r3, [pc, #88]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8003ce8:	4b14      	ldr	r3, [pc, #80]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8003cee:	4b13      	ldr	r3, [pc, #76]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8003cf4:	4b11      	ldr	r3, [pc, #68]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cf6:	4a12      	ldr	r2, [pc, #72]	; (8003d40 <BSP_LCD_Init+0xd0>)
 8003cf8:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8003cfa:	4810      	ldr	r0, [pc, #64]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003cfc:	f005 f9bc 	bl	8009078 <HAL_LTDC_GetState>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d103      	bne.n	8003d0e <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8003d06:	2100      	movs	r1, #0
 8003d08:	480c      	ldr	r0, [pc, #48]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003d0a:	f000 fde1 	bl	80048d0 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8003d0e:	480b      	ldr	r0, [pc, #44]	; (8003d3c <BSP_LCD_Init+0xcc>)
 8003d10:	f004 ffe2 	bl	8008cd8 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8003d14:	2201      	movs	r2, #1
 8003d16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d1a:	480a      	ldr	r0, [pc, #40]	; (8003d44 <BSP_LCD_Init+0xd4>)
 8003d1c:	f004 f956 	bl	8007fcc <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8003d20:	2201      	movs	r2, #1
 8003d22:	2108      	movs	r1, #8
 8003d24:	4808      	ldr	r0, [pc, #32]	; (8003d48 <BSP_LCD_Init+0xd8>)
 8003d26:	f004 f951 	bl	8007fcc <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8003d2a:	f001 f80f 	bl	8004d4c <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8003d2e:	4807      	ldr	r0, [pc, #28]	; (8003d4c <BSP_LCD_Init+0xdc>)
 8003d30:	f000 f8d8 	bl	8003ee4 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	20008da4 	.word	0x20008da4
 8003d40:	40016800 	.word	0x40016800
 8003d44:	40022000 	.word	0x40022000
 8003d48:	40022800 	.word	0x40022800
 8003d4c:	2000002c 	.word	0x2000002c

08003d50 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <BSP_LCD_GetXSize+0x20>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a06      	ldr	r2, [pc, #24]	; (8003d74 <BSP_LCD_GetXSize+0x24>)
 8003d5a:	2134      	movs	r1, #52	; 0x34
 8003d5c:	fb01 f303 	mul.w	r3, r1, r3
 8003d60:	4413      	add	r3, r2
 8003d62:	3360      	adds	r3, #96	; 0x60
 8003d64:	681b      	ldr	r3, [r3, #0]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr
 8003d70:	20000470 	.word	0x20000470
 8003d74:	20008da4 	.word	0x20008da4

08003d78 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8003d7c:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <BSP_LCD_GetYSize+0x20>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a06      	ldr	r2, [pc, #24]	; (8003d9c <BSP_LCD_GetYSize+0x24>)
 8003d82:	2134      	movs	r1, #52	; 0x34
 8003d84:	fb01 f303 	mul.w	r3, r1, r3
 8003d88:	4413      	add	r3, r2
 8003d8a:	3364      	adds	r3, #100	; 0x64
 8003d8c:	681b      	ldr	r3, [r3, #0]
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	20000470 	.word	0x20000470
 8003d9c:	20008da4 	.word	0x20008da4

08003da0 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b090      	sub	sp, #64	; 0x40
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	6039      	str	r1, [r7, #0]
 8003daa:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8003dac:	2300      	movs	r3, #0
 8003dae:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8003db0:	f7ff ffce 	bl	8003d50 <BSP_LCD_GetXSize>
 8003db4:	4603      	mov	r3, r0
 8003db6:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8003db8:	2300      	movs	r3, #0
 8003dba:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8003dbc:	f7ff ffdc 	bl	8003d78 <BSP_LCD_GetYSize>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8003dcc:	23ff      	movs	r3, #255	; 0xff
 8003dce:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8003de0:	2300      	movs	r3, #0
 8003de2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8003de6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003dea:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8003dec:	2307      	movs	r3, #7
 8003dee:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8003df0:	f7ff ffae 	bl	8003d50 <BSP_LCD_GetXSize>
 8003df4:	4603      	mov	r3, r0
 8003df6:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8003df8:	f7ff ffbe 	bl	8003d78 <BSP_LCD_GetYSize>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8003e00:	88fa      	ldrh	r2, [r7, #6]
 8003e02:	f107 030c 	add.w	r3, r7, #12
 8003e06:	4619      	mov	r1, r3
 8003e08:	4812      	ldr	r0, [pc, #72]	; (8003e54 <BSP_LCD_LayerDefaultInit+0xb4>)
 8003e0a:	f005 f8f7 	bl	8008ffc <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8003e0e:	88fa      	ldrh	r2, [r7, #6]
 8003e10:	4911      	ldr	r1, [pc, #68]	; (8003e58 <BSP_LCD_LayerDefaultInit+0xb8>)
 8003e12:	4613      	mov	r3, r2
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	4413      	add	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	440b      	add	r3, r1
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003e22:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8003e24:	88fa      	ldrh	r2, [r7, #6]
 8003e26:	490c      	ldr	r1, [pc, #48]	; (8003e58 <BSP_LCD_LayerDefaultInit+0xb8>)
 8003e28:	4613      	mov	r3, r2
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	4413      	add	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	440b      	add	r3, r1
 8003e32:	3308      	adds	r3, #8
 8003e34:	4a09      	ldr	r2, [pc, #36]	; (8003e5c <BSP_LCD_LayerDefaultInit+0xbc>)
 8003e36:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8003e38:	88fa      	ldrh	r2, [r7, #6]
 8003e3a:	4907      	ldr	r1, [pc, #28]	; (8003e58 <BSP_LCD_LayerDefaultInit+0xb8>)
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	4413      	add	r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	440b      	add	r3, r1
 8003e46:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8003e4a:	601a      	str	r2, [r3, #0]
}
 8003e4c:	bf00      	nop
 8003e4e:	3740      	adds	r7, #64	; 0x40
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20008da4 	.word	0x20008da4
 8003e58:	20000474 	.word	0x20000474
 8003e5c:	2000002c 	.word	0x2000002c

08003e60 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8003e68:	4a04      	ldr	r2, [pc, #16]	; (8003e7c <BSP_LCD_SelectLayer+0x1c>)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6013      	str	r3, [r2, #0]
} 
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	20000470 	.word	0x20000470

08003e80 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8003e88:	4b07      	ldr	r3, [pc, #28]	; (8003ea8 <BSP_LCD_SetTextColor+0x28>)
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	4907      	ldr	r1, [pc, #28]	; (8003eac <BSP_LCD_SetTextColor+0x2c>)
 8003e8e:	4613      	mov	r3, r2
 8003e90:	005b      	lsls	r3, r3, #1
 8003e92:	4413      	add	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	440b      	add	r3, r1
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	601a      	str	r2, [r3, #0]
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	20000470 	.word	0x20000470
 8003eac:	20000474 	.word	0x20000474

08003eb0 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8003eb8:	4b08      	ldr	r3, [pc, #32]	; (8003edc <BSP_LCD_SetBackColor+0x2c>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	4908      	ldr	r1, [pc, #32]	; (8003ee0 <BSP_LCD_SetBackColor+0x30>)
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	4413      	add	r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	440b      	add	r3, r1
 8003ec8:	3304      	adds	r3, #4
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	601a      	str	r2, [r3, #0]
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	20000470 	.word	0x20000470
 8003ee0:	20000474 	.word	0x20000474

08003ee4 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8003eec:	4b08      	ldr	r3, [pc, #32]	; (8003f10 <BSP_LCD_SetFont+0x2c>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	4908      	ldr	r1, [pc, #32]	; (8003f14 <BSP_LCD_SetFont+0x30>)
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	4413      	add	r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	3308      	adds	r3, #8
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	601a      	str	r2, [r3, #0]
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	20000470 	.word	0x20000470
 8003f14:	20000474 	.word	0x20000474

08003f18 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8003f1c:	4b07      	ldr	r3, [pc, #28]	; (8003f3c <BSP_LCD_GetFont+0x24>)
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	4907      	ldr	r1, [pc, #28]	; (8003f40 <BSP_LCD_GetFont+0x28>)
 8003f22:	4613      	mov	r3, r2
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	4413      	add	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	440b      	add	r3, r1
 8003f2c:	3308      	adds	r3, #8
 8003f2e:	681b      	ldr	r3, [r3, #0]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	20000470 	.word	0x20000470
 8003f40:	20000474 	.word	0x20000474

08003f44 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8003f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af02      	add	r7, sp, #8
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003f4c:	4b0f      	ldr	r3, [pc, #60]	; (8003f8c <BSP_LCD_Clear+0x48>)
 8003f4e:	681c      	ldr	r4, [r3, #0]
 8003f50:	4b0e      	ldr	r3, [pc, #56]	; (8003f8c <BSP_LCD_Clear+0x48>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a0e      	ldr	r2, [pc, #56]	; (8003f90 <BSP_LCD_Clear+0x4c>)
 8003f56:	2134      	movs	r1, #52	; 0x34
 8003f58:	fb01 f303 	mul.w	r3, r1, r3
 8003f5c:	4413      	add	r3, r2
 8003f5e:	335c      	adds	r3, #92	; 0x5c
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	461e      	mov	r6, r3
 8003f64:	f7ff fef4 	bl	8003d50 <BSP_LCD_GetXSize>
 8003f68:	4605      	mov	r5, r0
 8003f6a:	f7ff ff05 	bl	8003d78 <BSP_LCD_GetYSize>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	9301      	str	r3, [sp, #4]
 8003f74:	2300      	movs	r3, #0
 8003f76:	9300      	str	r3, [sp, #0]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	462a      	mov	r2, r5
 8003f7c:	4631      	mov	r1, r6
 8003f7e:	4620      	mov	r0, r4
 8003f80:	f000 fe54 	bl	8004c2c <LL_FillBuffer>
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f8c:	20000470 	.word	0x20000470
 8003f90:	20008da4 	.word	0x20008da4

08003f94 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003f94:	b590      	push	{r4, r7, lr}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	80fb      	strh	r3, [r7, #6]
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	80bb      	strh	r3, [r7, #4]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003fa6:	4b1b      	ldr	r3, [pc, #108]	; (8004014 <BSP_LCD_DisplayChar+0x80>)
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	491b      	ldr	r1, [pc, #108]	; (8004018 <BSP_LCD_DisplayChar+0x84>)
 8003fac:	4613      	mov	r3, r2
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	4413      	add	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	3308      	adds	r3, #8
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	6819      	ldr	r1, [r3, #0]
 8003fbc:	78fb      	ldrb	r3, [r7, #3]
 8003fbe:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003fc2:	4b14      	ldr	r3, [pc, #80]	; (8004014 <BSP_LCD_DisplayChar+0x80>)
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	4c14      	ldr	r4, [pc, #80]	; (8004018 <BSP_LCD_DisplayChar+0x84>)
 8003fc8:	4613      	mov	r3, r2
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	4413      	add	r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4423      	add	r3, r4
 8003fd2:	3308      	adds	r3, #8
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003fd8:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003fdc:	4b0d      	ldr	r3, [pc, #52]	; (8004014 <BSP_LCD_DisplayChar+0x80>)
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	4c0d      	ldr	r4, [pc, #52]	; (8004018 <BSP_LCD_DisplayChar+0x84>)
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	4413      	add	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	4423      	add	r3, r4
 8003fec:	3308      	adds	r3, #8
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	889b      	ldrh	r3, [r3, #4]
 8003ff2:	3307      	adds	r3, #7
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	da00      	bge.n	8003ffa <BSP_LCD_DisplayChar+0x66>
 8003ff8:	3307      	adds	r3, #7
 8003ffa:	10db      	asrs	r3, r3, #3
 8003ffc:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004000:	18ca      	adds	r2, r1, r3
 8004002:	88b9      	ldrh	r1, [r7, #4]
 8004004:	88fb      	ldrh	r3, [r7, #6]
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fd58 	bl	8004abc <DrawChar>
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	bd90      	pop	{r4, r7, pc}
 8004014:	20000470 	.word	0x20000470
 8004018:	20000474 	.word	0x20000474

0800401c <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 800401c:	b5b0      	push	{r4, r5, r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af00      	add	r7, sp, #0
 8004022:	60ba      	str	r2, [r7, #8]
 8004024:	461a      	mov	r2, r3
 8004026:	4603      	mov	r3, r0
 8004028:	81fb      	strh	r3, [r7, #14]
 800402a:	460b      	mov	r3, r1
 800402c:	81bb      	strh	r3, [r7, #12]
 800402e:	4613      	mov	r3, r2
 8004030:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8004032:	2301      	movs	r3, #1
 8004034:	83fb      	strh	r3, [r7, #30]
 8004036:	2300      	movs	r3, #0
 8004038:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800403a:	2300      	movs	r3, #0
 800403c:	61bb      	str	r3, [r7, #24]
 800403e:	2300      	movs	r3, #0
 8004040:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8004046:	e002      	b.n	800404e <BSP_LCD_DisplayStringAt+0x32>
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	3301      	adds	r3, #1
 800404c:	61bb      	str	r3, [r7, #24]
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	1c5a      	adds	r2, r3, #1
 8004052:	617a      	str	r2, [r7, #20]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f6      	bne.n	8004048 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800405a:	f7ff fe79 	bl	8003d50 <BSP_LCD_GetXSize>
 800405e:	4601      	mov	r1, r0
 8004060:	4b50      	ldr	r3, [pc, #320]	; (80041a4 <BSP_LCD_DisplayStringAt+0x188>)
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	4850      	ldr	r0, [pc, #320]	; (80041a8 <BSP_LCD_DisplayStringAt+0x18c>)
 8004066:	4613      	mov	r3, r2
 8004068:	005b      	lsls	r3, r3, #1
 800406a:	4413      	add	r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4403      	add	r3, r0
 8004070:	3308      	adds	r3, #8
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	889b      	ldrh	r3, [r3, #4]
 8004076:	fbb1 f3f3 	udiv	r3, r1, r3
 800407a:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	2b03      	cmp	r3, #3
 8004080:	d01c      	beq.n	80040bc <BSP_LCD_DisplayStringAt+0xa0>
 8004082:	2b03      	cmp	r3, #3
 8004084:	dc33      	bgt.n	80040ee <BSP_LCD_DisplayStringAt+0xd2>
 8004086:	2b01      	cmp	r3, #1
 8004088:	d002      	beq.n	8004090 <BSP_LCD_DisplayStringAt+0x74>
 800408a:	2b02      	cmp	r3, #2
 800408c:	d019      	beq.n	80040c2 <BSP_LCD_DisplayStringAt+0xa6>
 800408e:	e02e      	b.n	80040ee <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	1ad1      	subs	r1, r2, r3
 8004096:	4b43      	ldr	r3, [pc, #268]	; (80041a4 <BSP_LCD_DisplayStringAt+0x188>)
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	4843      	ldr	r0, [pc, #268]	; (80041a8 <BSP_LCD_DisplayStringAt+0x18c>)
 800409c:	4613      	mov	r3, r2
 800409e:	005b      	lsls	r3, r3, #1
 80040a0:	4413      	add	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4403      	add	r3, r0
 80040a6:	3308      	adds	r3, #8
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	889b      	ldrh	r3, [r3, #4]
 80040ac:	fb03 f301 	mul.w	r3, r3, r1
 80040b0:	085b      	lsrs	r3, r3, #1
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	89fb      	ldrh	r3, [r7, #14]
 80040b6:	4413      	add	r3, r2
 80040b8:	83fb      	strh	r3, [r7, #30]
      break;
 80040ba:	e01b      	b.n	80040f4 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 80040bc:	89fb      	ldrh	r3, [r7, #14]
 80040be:	83fb      	strh	r3, [r7, #30]
      break;
 80040c0:	e018      	b.n	80040f4 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	b299      	uxth	r1, r3
 80040ca:	4b36      	ldr	r3, [pc, #216]	; (80041a4 <BSP_LCD_DisplayStringAt+0x188>)
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	4836      	ldr	r0, [pc, #216]	; (80041a8 <BSP_LCD_DisplayStringAt+0x18c>)
 80040d0:	4613      	mov	r3, r2
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	4413      	add	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	4403      	add	r3, r0
 80040da:	3308      	adds	r3, #8
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	889b      	ldrh	r3, [r3, #4]
 80040e0:	fb11 f303 	smulbb	r3, r1, r3
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	89fb      	ldrh	r3, [r7, #14]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	83fb      	strh	r3, [r7, #30]
      break;
 80040ec:	e002      	b.n	80040f4 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 80040ee:	89fb      	ldrh	r3, [r7, #14]
 80040f0:	83fb      	strh	r3, [r7, #30]
      break;
 80040f2:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 80040f4:	8bfb      	ldrh	r3, [r7, #30]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d003      	beq.n	8004102 <BSP_LCD_DisplayStringAt+0xe6>
 80040fa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	da1d      	bge.n	800413e <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8004102:	2301      	movs	r3, #1
 8004104:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8004106:	e01a      	b.n	800413e <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	781a      	ldrb	r2, [r3, #0]
 800410c:	89b9      	ldrh	r1, [r7, #12]
 800410e:	8bfb      	ldrh	r3, [r7, #30]
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff ff3f 	bl	8003f94 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8004116:	4b23      	ldr	r3, [pc, #140]	; (80041a4 <BSP_LCD_DisplayStringAt+0x188>)
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	4923      	ldr	r1, [pc, #140]	; (80041a8 <BSP_LCD_DisplayStringAt+0x18c>)
 800411c:	4613      	mov	r3, r2
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	4413      	add	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	440b      	add	r3, r1
 8004126:	3308      	adds	r3, #8
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	889a      	ldrh	r2, [r3, #4]
 800412c:	8bfb      	ldrh	r3, [r7, #30]
 800412e:	4413      	add	r3, r2
 8004130:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	3301      	adds	r3, #1
 8004136:	60bb      	str	r3, [r7, #8]
    i++;
 8004138:	8bbb      	ldrh	r3, [r7, #28]
 800413a:	3301      	adds	r3, #1
 800413c:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	bf14      	ite	ne
 8004146:	2301      	movne	r3, #1
 8004148:	2300      	moveq	r3, #0
 800414a:	b2dc      	uxtb	r4, r3
 800414c:	f7ff fe00 	bl	8003d50 <BSP_LCD_GetXSize>
 8004150:	8bb9      	ldrh	r1, [r7, #28]
 8004152:	4b14      	ldr	r3, [pc, #80]	; (80041a4 <BSP_LCD_DisplayStringAt+0x188>)
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	4d14      	ldr	r5, [pc, #80]	; (80041a8 <BSP_LCD_DisplayStringAt+0x18c>)
 8004158:	4613      	mov	r3, r2
 800415a:	005b      	lsls	r3, r3, #1
 800415c:	4413      	add	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	442b      	add	r3, r5
 8004162:	3308      	adds	r3, #8
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	889b      	ldrh	r3, [r3, #4]
 8004168:	fb03 f301 	mul.w	r3, r3, r1
 800416c:	1ac3      	subs	r3, r0, r3
 800416e:	b299      	uxth	r1, r3
 8004170:	4b0c      	ldr	r3, [pc, #48]	; (80041a4 <BSP_LCD_DisplayStringAt+0x188>)
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	480c      	ldr	r0, [pc, #48]	; (80041a8 <BSP_LCD_DisplayStringAt+0x18c>)
 8004176:	4613      	mov	r3, r2
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	4413      	add	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4403      	add	r3, r0
 8004180:	3308      	adds	r3, #8
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	889b      	ldrh	r3, [r3, #4]
 8004186:	4299      	cmp	r1, r3
 8004188:	bf2c      	ite	cs
 800418a:	2301      	movcs	r3, #1
 800418c:	2300      	movcc	r3, #0
 800418e:	b2db      	uxtb	r3, r3
 8004190:	4023      	ands	r3, r4
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1b7      	bne.n	8004108 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8004198:	bf00      	nop
 800419a:	bf00      	nop
 800419c:	3720      	adds	r7, #32
 800419e:	46bd      	mov	sp, r7
 80041a0:	bdb0      	pop	{r4, r5, r7, pc}
 80041a2:	bf00      	nop
 80041a4:	20000470 	.word	0x20000470
 80041a8:	20000474 	.word	0x20000474

080041ac <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	6039      	str	r1, [r7, #0]
 80041b6:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 80041b8:	f7ff feae 	bl	8003f18 <BSP_LCD_GetFont>
 80041bc:	4603      	mov	r3, r0
 80041be:	88db      	ldrh	r3, [r3, #6]
 80041c0:	88fa      	ldrh	r2, [r7, #6]
 80041c2:	fb12 f303 	smulbb	r3, r2, r3
 80041c6:	b299      	uxth	r1, r3
 80041c8:	2303      	movs	r3, #3
 80041ca:	683a      	ldr	r2, [r7, #0]
 80041cc:	2000      	movs	r0, #0
 80041ce:	f7ff ff25 	bl	800401c <BSP_LCD_DisplayStringAt>
}
 80041d2:	bf00      	nop
 80041d4:	3708      	adds	r7, #8
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
	...

080041dc <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80041dc:	b5b0      	push	{r4, r5, r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af02      	add	r7, sp, #8
 80041e2:	4603      	mov	r3, r0
 80041e4:	80fb      	strh	r3, [r7, #6]
 80041e6:	460b      	mov	r3, r1
 80041e8:	80bb      	strh	r3, [r7, #4]
 80041ea:	4613      	mov	r3, r2
 80041ec:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80041ee:	2300      	movs	r3, #0
 80041f0:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80041f2:	4b26      	ldr	r3, [pc, #152]	; (800428c <BSP_LCD_DrawHLine+0xb0>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a26      	ldr	r2, [pc, #152]	; (8004290 <BSP_LCD_DrawHLine+0xb4>)
 80041f8:	2134      	movs	r1, #52	; 0x34
 80041fa:	fb01 f303 	mul.w	r3, r1, r3
 80041fe:	4413      	add	r3, r2
 8004200:	3348      	adds	r3, #72	; 0x48
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b02      	cmp	r3, #2
 8004206:	d114      	bne.n	8004232 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004208:	4b20      	ldr	r3, [pc, #128]	; (800428c <BSP_LCD_DrawHLine+0xb0>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a20      	ldr	r2, [pc, #128]	; (8004290 <BSP_LCD_DrawHLine+0xb4>)
 800420e:	2134      	movs	r1, #52	; 0x34
 8004210:	fb01 f303 	mul.w	r3, r1, r3
 8004214:	4413      	add	r3, r2
 8004216:	335c      	adds	r3, #92	; 0x5c
 8004218:	681c      	ldr	r4, [r3, #0]
 800421a:	f7ff fd99 	bl	8003d50 <BSP_LCD_GetXSize>
 800421e:	4602      	mov	r2, r0
 8004220:	88bb      	ldrh	r3, [r7, #4]
 8004222:	fb03 f202 	mul.w	r2, r3, r2
 8004226:	88fb      	ldrh	r3, [r7, #6]
 8004228:	4413      	add	r3, r2
 800422a:	005b      	lsls	r3, r3, #1
 800422c:	4423      	add	r3, r4
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	e013      	b.n	800425a <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004232:	4b16      	ldr	r3, [pc, #88]	; (800428c <BSP_LCD_DrawHLine+0xb0>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a16      	ldr	r2, [pc, #88]	; (8004290 <BSP_LCD_DrawHLine+0xb4>)
 8004238:	2134      	movs	r1, #52	; 0x34
 800423a:	fb01 f303 	mul.w	r3, r1, r3
 800423e:	4413      	add	r3, r2
 8004240:	335c      	adds	r3, #92	; 0x5c
 8004242:	681c      	ldr	r4, [r3, #0]
 8004244:	f7ff fd84 	bl	8003d50 <BSP_LCD_GetXSize>
 8004248:	4602      	mov	r2, r0
 800424a:	88bb      	ldrh	r3, [r7, #4]
 800424c:	fb03 f202 	mul.w	r2, r3, r2
 8004250:	88fb      	ldrh	r3, [r7, #6]
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	4423      	add	r3, r4
 8004258:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800425a:	4b0c      	ldr	r3, [pc, #48]	; (800428c <BSP_LCD_DrawHLine+0xb0>)
 800425c:	6818      	ldr	r0, [r3, #0]
 800425e:	68f9      	ldr	r1, [r7, #12]
 8004260:	887c      	ldrh	r4, [r7, #2]
 8004262:	4b0a      	ldr	r3, [pc, #40]	; (800428c <BSP_LCD_DrawHLine+0xb0>)
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	4d0b      	ldr	r5, [pc, #44]	; (8004294 <BSP_LCD_DrawHLine+0xb8>)
 8004268:	4613      	mov	r3, r2
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	442b      	add	r3, r5
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	9301      	str	r3, [sp, #4]
 8004276:	2300      	movs	r3, #0
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	2301      	movs	r3, #1
 800427c:	4622      	mov	r2, r4
 800427e:	f000 fcd5 	bl	8004c2c <LL_FillBuffer>
}
 8004282:	bf00      	nop
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bdb0      	pop	{r4, r5, r7, pc}
 800428a:	bf00      	nop
 800428c:	20000470 	.word	0x20000470
 8004290:	20008da4 	.word	0x20008da4
 8004294:	20000474 	.word	0x20000474

08004298 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8004298:	b590      	push	{r4, r7, lr}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	4603      	mov	r3, r0
 80042a0:	80fb      	strh	r3, [r7, #6]
 80042a2:	460b      	mov	r3, r1
 80042a4:	80bb      	strh	r3, [r7, #4]
 80042a6:	4613      	mov	r3, r2
 80042a8:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 80042aa:	887b      	ldrh	r3, [r7, #2]
 80042ac:	005b      	lsls	r3, r3, #1
 80042ae:	f1c3 0303 	rsb	r3, r3, #3
 80042b2:	617b      	str	r3, [r7, #20]
  current_x = 0;
 80042b4:	2300      	movs	r3, #0
 80042b6:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 80042b8:	887b      	ldrh	r3, [r7, #2]
 80042ba:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 80042bc:	e0c7      	b.n	800444e <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	88fb      	ldrh	r3, [r7, #6]
 80042c4:	4413      	add	r3, r2
 80042c6:	b298      	uxth	r0, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	88ba      	ldrh	r2, [r7, #4]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	b299      	uxth	r1, r3
 80042d2:	4b64      	ldr	r3, [pc, #400]	; (8004464 <BSP_LCD_DrawCircle+0x1cc>)
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	4c64      	ldr	r4, [pc, #400]	; (8004468 <BSP_LCD_DrawCircle+0x1d0>)
 80042d8:	4613      	mov	r3, r2
 80042da:	005b      	lsls	r3, r3, #1
 80042dc:	4413      	add	r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	4423      	add	r3, r4
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	461a      	mov	r2, r3
 80042e6:	f000 f8c1 	bl	800446c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	88fa      	ldrh	r2, [r7, #6]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	b298      	uxth	r0, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	88ba      	ldrh	r2, [r7, #4]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	b299      	uxth	r1, r3
 80042fe:	4b59      	ldr	r3, [pc, #356]	; (8004464 <BSP_LCD_DrawCircle+0x1cc>)
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	4c59      	ldr	r4, [pc, #356]	; (8004468 <BSP_LCD_DrawCircle+0x1d0>)
 8004304:	4613      	mov	r3, r2
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	4413      	add	r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4423      	add	r3, r4
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	461a      	mov	r2, r3
 8004312:	f000 f8ab 	bl	800446c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	b29a      	uxth	r2, r3
 800431a:	88fb      	ldrh	r3, [r7, #6]
 800431c:	4413      	add	r3, r2
 800431e:	b298      	uxth	r0, r3
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	b29b      	uxth	r3, r3
 8004324:	88ba      	ldrh	r2, [r7, #4]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	b299      	uxth	r1, r3
 800432a:	4b4e      	ldr	r3, [pc, #312]	; (8004464 <BSP_LCD_DrawCircle+0x1cc>)
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	4c4e      	ldr	r4, [pc, #312]	; (8004468 <BSP_LCD_DrawCircle+0x1d0>)
 8004330:	4613      	mov	r3, r2
 8004332:	005b      	lsls	r3, r3, #1
 8004334:	4413      	add	r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4423      	add	r3, r4
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	461a      	mov	r2, r3
 800433e:	f000 f895 	bl	800446c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	b29b      	uxth	r3, r3
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	b298      	uxth	r0, r3
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	b29b      	uxth	r3, r3
 8004350:	88ba      	ldrh	r2, [r7, #4]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	b299      	uxth	r1, r3
 8004356:	4b43      	ldr	r3, [pc, #268]	; (8004464 <BSP_LCD_DrawCircle+0x1cc>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	4c43      	ldr	r4, [pc, #268]	; (8004468 <BSP_LCD_DrawCircle+0x1d0>)
 800435c:	4613      	mov	r3, r2
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	4413      	add	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4423      	add	r3, r4
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	461a      	mov	r2, r3
 800436a:	f000 f87f 	bl	800446c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	b29a      	uxth	r2, r3
 8004372:	88fb      	ldrh	r3, [r7, #6]
 8004374:	4413      	add	r3, r2
 8004376:	b298      	uxth	r0, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	b29a      	uxth	r2, r3
 800437c:	88bb      	ldrh	r3, [r7, #4]
 800437e:	4413      	add	r3, r2
 8004380:	b299      	uxth	r1, r3
 8004382:	4b38      	ldr	r3, [pc, #224]	; (8004464 <BSP_LCD_DrawCircle+0x1cc>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	4c38      	ldr	r4, [pc, #224]	; (8004468 <BSP_LCD_DrawCircle+0x1d0>)
 8004388:	4613      	mov	r3, r2
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	4413      	add	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4423      	add	r3, r4
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	461a      	mov	r2, r3
 8004396:	f000 f869 	bl	800446c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	b29b      	uxth	r3, r3
 800439e:	88fa      	ldrh	r2, [r7, #6]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	b298      	uxth	r0, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	88bb      	ldrh	r3, [r7, #4]
 80043aa:	4413      	add	r3, r2
 80043ac:	b299      	uxth	r1, r3
 80043ae:	4b2d      	ldr	r3, [pc, #180]	; (8004464 <BSP_LCD_DrawCircle+0x1cc>)
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	4c2d      	ldr	r4, [pc, #180]	; (8004468 <BSP_LCD_DrawCircle+0x1d0>)
 80043b4:	4613      	mov	r3, r2
 80043b6:	005b      	lsls	r3, r3, #1
 80043b8:	4413      	add	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4423      	add	r3, r4
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	461a      	mov	r2, r3
 80043c2:	f000 f853 	bl	800446c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	88fb      	ldrh	r3, [r7, #6]
 80043cc:	4413      	add	r3, r2
 80043ce:	b298      	uxth	r0, r3
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	88bb      	ldrh	r3, [r7, #4]
 80043d6:	4413      	add	r3, r2
 80043d8:	b299      	uxth	r1, r3
 80043da:	4b22      	ldr	r3, [pc, #136]	; (8004464 <BSP_LCD_DrawCircle+0x1cc>)
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	4c22      	ldr	r4, [pc, #136]	; (8004468 <BSP_LCD_DrawCircle+0x1d0>)
 80043e0:	4613      	mov	r3, r2
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	4413      	add	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4423      	add	r3, r4
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	461a      	mov	r2, r3
 80043ee:	f000 f83d 	bl	800446c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	88fa      	ldrh	r2, [r7, #6]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	b298      	uxth	r0, r3
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	b29a      	uxth	r2, r3
 8004400:	88bb      	ldrh	r3, [r7, #4]
 8004402:	4413      	add	r3, r2
 8004404:	b299      	uxth	r1, r3
 8004406:	4b17      	ldr	r3, [pc, #92]	; (8004464 <BSP_LCD_DrawCircle+0x1cc>)
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	4c17      	ldr	r4, [pc, #92]	; (8004468 <BSP_LCD_DrawCircle+0x1d0>)
 800440c:	4613      	mov	r3, r2
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	4413      	add	r3, r2
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	4423      	add	r3, r4
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	461a      	mov	r2, r3
 800441a:	f000 f827 	bl	800446c <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	2b00      	cmp	r3, #0
 8004422:	da06      	bge.n	8004432 <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	009a      	lsls	r2, r3, #2
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	4413      	add	r3, r2
 800442c:	3306      	adds	r3, #6
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	e00a      	b.n	8004448 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	009a      	lsls	r2, r3, #2
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	4413      	add	r3, r2
 800443e:	330a      	adds	r3, #10
 8004440:	617b      	str	r3, [r7, #20]
      current_y--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	3b01      	subs	r3, #1
 8004446:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	3301      	adds	r3, #1
 800444c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	429a      	cmp	r2, r3
 8004454:	f67f af33 	bls.w	80042be <BSP_LCD_DrawCircle+0x26>
  } 
}
 8004458:	bf00      	nop
 800445a:	bf00      	nop
 800445c:	371c      	adds	r7, #28
 800445e:	46bd      	mov	sp, r7
 8004460:	bd90      	pop	{r4, r7, pc}
 8004462:	bf00      	nop
 8004464:	20000470 	.word	0x20000470
 8004468:	20000474 	.word	0x20000474

0800446c <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800446c:	b5b0      	push	{r4, r5, r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	603a      	str	r2, [r7, #0]
 8004476:	80fb      	strh	r3, [r7, #6]
 8004478:	460b      	mov	r3, r1
 800447a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800447c:	4b1d      	ldr	r3, [pc, #116]	; (80044f4 <BSP_LCD_DrawPixel+0x88>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a1d      	ldr	r2, [pc, #116]	; (80044f8 <BSP_LCD_DrawPixel+0x8c>)
 8004482:	2134      	movs	r1, #52	; 0x34
 8004484:	fb01 f303 	mul.w	r3, r1, r3
 8004488:	4413      	add	r3, r2
 800448a:	3348      	adds	r3, #72	; 0x48
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2b02      	cmp	r3, #2
 8004490:	d116      	bne.n	80044c0 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8004492:	4b18      	ldr	r3, [pc, #96]	; (80044f4 <BSP_LCD_DrawPixel+0x88>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a18      	ldr	r2, [pc, #96]	; (80044f8 <BSP_LCD_DrawPixel+0x8c>)
 8004498:	2134      	movs	r1, #52	; 0x34
 800449a:	fb01 f303 	mul.w	r3, r1, r3
 800449e:	4413      	add	r3, r2
 80044a0:	335c      	adds	r3, #92	; 0x5c
 80044a2:	681c      	ldr	r4, [r3, #0]
 80044a4:	88bd      	ldrh	r5, [r7, #4]
 80044a6:	f7ff fc53 	bl	8003d50 <BSP_LCD_GetXSize>
 80044aa:	4603      	mov	r3, r0
 80044ac:	fb03 f205 	mul.w	r2, r3, r5
 80044b0:	88fb      	ldrh	r3, [r7, #6]
 80044b2:	4413      	add	r3, r2
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	4423      	add	r3, r4
 80044b8:	683a      	ldr	r2, [r7, #0]
 80044ba:	b292      	uxth	r2, r2
 80044bc:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80044be:	e015      	b.n	80044ec <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80044c0:	4b0c      	ldr	r3, [pc, #48]	; (80044f4 <BSP_LCD_DrawPixel+0x88>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a0c      	ldr	r2, [pc, #48]	; (80044f8 <BSP_LCD_DrawPixel+0x8c>)
 80044c6:	2134      	movs	r1, #52	; 0x34
 80044c8:	fb01 f303 	mul.w	r3, r1, r3
 80044cc:	4413      	add	r3, r2
 80044ce:	335c      	adds	r3, #92	; 0x5c
 80044d0:	681c      	ldr	r4, [r3, #0]
 80044d2:	88bd      	ldrh	r5, [r7, #4]
 80044d4:	f7ff fc3c 	bl	8003d50 <BSP_LCD_GetXSize>
 80044d8:	4603      	mov	r3, r0
 80044da:	fb03 f205 	mul.w	r2, r3, r5
 80044de:	88fb      	ldrh	r3, [r7, #6]
 80044e0:	4413      	add	r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4423      	add	r3, r4
 80044e6:	461a      	mov	r2, r3
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	6013      	str	r3, [r2, #0]
}
 80044ec:	bf00      	nop
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bdb0      	pop	{r4, r5, r7, pc}
 80044f4:	20000470 	.word	0x20000470
 80044f8:	20008da4 	.word	0x20008da4

080044fc <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 80044fc:	b590      	push	{r4, r7, lr}
 80044fe:	b08b      	sub	sp, #44	; 0x2c
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8004508:	2300      	movs	r3, #0
 800450a:	627b      	str	r3, [r7, #36]	; 0x24
 800450c:	2300      	movs	r3, #0
 800450e:	61bb      	str	r3, [r7, #24]
 8004510:	2300      	movs	r3, #0
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	2300      	movs	r3, #0
 8004516:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 8004518:	2300      	movs	r3, #0
 800451a:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	330a      	adds	r3, #10
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	461a      	mov	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	330b      	adds	r3, #11
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	021b      	lsls	r3, r3, #8
 800452c:	441a      	add	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	330c      	adds	r3, #12
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	041b      	lsls	r3, r3, #16
 8004536:	441a      	add	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	330d      	adds	r3, #13
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	061b      	lsls	r3, r3, #24
 8004540:	4413      	add	r3, r2
 8004542:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3312      	adds	r3, #18
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	461a      	mov	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3313      	adds	r3, #19
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	021b      	lsls	r3, r3, #8
 8004554:	441a      	add	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	3314      	adds	r3, #20
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	041b      	lsls	r3, r3, #16
 800455e:	441a      	add	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3315      	adds	r3, #21
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	061b      	lsls	r3, r3, #24
 8004568:	4413      	add	r3, r2
 800456a:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	3316      	adds	r3, #22
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	461a      	mov	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	3317      	adds	r3, #23
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	021b      	lsls	r3, r3, #8
 800457c:	441a      	add	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	3318      	adds	r3, #24
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	041b      	lsls	r3, r3, #16
 8004586:	441a      	add	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	3319      	adds	r3, #25
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	061b      	lsls	r3, r3, #24
 8004590:	4413      	add	r3, r2
 8004592:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	331c      	adds	r3, #28
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	461a      	mov	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	331d      	adds	r3, #29
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	021b      	lsls	r3, r3, #8
 80045a4:	4413      	add	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 80045a8:	4b2b      	ldr	r3, [pc, #172]	; (8004658 <BSP_LCD_DrawBitmap+0x15c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a2b      	ldr	r2, [pc, #172]	; (800465c <BSP_LCD_DrawBitmap+0x160>)
 80045ae:	2134      	movs	r1, #52	; 0x34
 80045b0:	fb01 f303 	mul.w	r3, r1, r3
 80045b4:	4413      	add	r3, r2
 80045b6:	335c      	adds	r3, #92	; 0x5c
 80045b8:	681c      	ldr	r4, [r3, #0]
 80045ba:	f7ff fbc9 	bl	8003d50 <BSP_LCD_GetXSize>
 80045be:	4602      	mov	r2, r0
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	fb03 f202 	mul.w	r2, r3, r2
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	4413      	add	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4423      	add	r3, r4
 80045ce:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	3b20      	subs	r3, #32
 80045d4:	2b07      	cmp	r3, #7
 80045d6:	d802      	bhi.n	80045de <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 80045d8:	2300      	movs	r3, #0
 80045da:	61fb      	str	r3, [r7, #28]
 80045dc:	e008      	b.n	80045f0 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	3b10      	subs	r3, #16
 80045e2:	2b07      	cmp	r3, #7
 80045e4:	d802      	bhi.n	80045ec <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 80045e6:	2302      	movs	r3, #2
 80045e8:	61fb      	str	r3, [r7, #28]
 80045ea:	e001      	b.n	80045f0 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 80045ec:	2301      	movs	r3, #1
 80045ee:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	3b01      	subs	r3, #1
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	fb02 f303 	mul.w	r3, r2, r3
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	08d2      	lsrs	r2, r2, #3
 80045fe:	fb02 f203 	mul.w	r2, r2, r3
 8004602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004604:	4413      	add	r3, r2
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	4413      	add	r3, r2
 800460a:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 800460c:	2300      	movs	r3, #0
 800460e:	627b      	str	r3, [r7, #36]	; 0x24
 8004610:	e018      	b.n	8004644 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 8004612:	6a39      	ldr	r1, [r7, #32]
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 fb53 	bl	8004cc4 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 800461e:	f7ff fb97 	bl	8003d50 <BSP_LCD_GetXSize>
 8004622:	4603      	mov	r3, r0
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	6a3a      	ldr	r2, [r7, #32]
 8004628:	4413      	add	r3, r2
 800462a:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	08db      	lsrs	r3, r3, #3
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	425b      	negs	r3, r3
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	4413      	add	r3, r2
 800463c:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 800463e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004640:	3301      	adds	r3, #1
 8004642:	627b      	str	r3, [r7, #36]	; 0x24
 8004644:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	429a      	cmp	r2, r3
 800464a:	d3e2      	bcc.n	8004612 <BSP_LCD_DrawBitmap+0x116>
  } 
}
 800464c:	bf00      	nop
 800464e:	bf00      	nop
 8004650:	372c      	adds	r7, #44	; 0x2c
 8004652:	46bd      	mov	sp, r7
 8004654:	bd90      	pop	{r4, r7, pc}
 8004656:	bf00      	nop
 8004658:	20000470 	.word	0x20000470
 800465c:	20008da4 	.word	0x20008da4

08004660 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8004660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004664:	b086      	sub	sp, #24
 8004666:	af02      	add	r7, sp, #8
 8004668:	4604      	mov	r4, r0
 800466a:	4608      	mov	r0, r1
 800466c:	4611      	mov	r1, r2
 800466e:	461a      	mov	r2, r3
 8004670:	4623      	mov	r3, r4
 8004672:	80fb      	strh	r3, [r7, #6]
 8004674:	4603      	mov	r3, r0
 8004676:	80bb      	strh	r3, [r7, #4]
 8004678:	460b      	mov	r3, r1
 800467a:	807b      	strh	r3, [r7, #2]
 800467c:	4613      	mov	r3, r2
 800467e:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8004680:	2300      	movs	r3, #0
 8004682:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8004684:	4b30      	ldr	r3, [pc, #192]	; (8004748 <BSP_LCD_FillRect+0xe8>)
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	4930      	ldr	r1, [pc, #192]	; (800474c <BSP_LCD_FillRect+0xec>)
 800468a:	4613      	mov	r3, r2
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	4413      	add	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	440b      	add	r3, r1
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4618      	mov	r0, r3
 8004698:	f7ff fbf2 	bl	8003e80 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800469c:	4b2a      	ldr	r3, [pc, #168]	; (8004748 <BSP_LCD_FillRect+0xe8>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a2b      	ldr	r2, [pc, #172]	; (8004750 <BSP_LCD_FillRect+0xf0>)
 80046a2:	2134      	movs	r1, #52	; 0x34
 80046a4:	fb01 f303 	mul.w	r3, r1, r3
 80046a8:	4413      	add	r3, r2
 80046aa:	3348      	adds	r3, #72	; 0x48
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d114      	bne.n	80046dc <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80046b2:	4b25      	ldr	r3, [pc, #148]	; (8004748 <BSP_LCD_FillRect+0xe8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a26      	ldr	r2, [pc, #152]	; (8004750 <BSP_LCD_FillRect+0xf0>)
 80046b8:	2134      	movs	r1, #52	; 0x34
 80046ba:	fb01 f303 	mul.w	r3, r1, r3
 80046be:	4413      	add	r3, r2
 80046c0:	335c      	adds	r3, #92	; 0x5c
 80046c2:	681c      	ldr	r4, [r3, #0]
 80046c4:	f7ff fb44 	bl	8003d50 <BSP_LCD_GetXSize>
 80046c8:	4602      	mov	r2, r0
 80046ca:	88bb      	ldrh	r3, [r7, #4]
 80046cc:	fb03 f202 	mul.w	r2, r3, r2
 80046d0:	88fb      	ldrh	r3, [r7, #6]
 80046d2:	4413      	add	r3, r2
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	4423      	add	r3, r4
 80046d8:	60fb      	str	r3, [r7, #12]
 80046da:	e013      	b.n	8004704 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80046dc:	4b1a      	ldr	r3, [pc, #104]	; (8004748 <BSP_LCD_FillRect+0xe8>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a1b      	ldr	r2, [pc, #108]	; (8004750 <BSP_LCD_FillRect+0xf0>)
 80046e2:	2134      	movs	r1, #52	; 0x34
 80046e4:	fb01 f303 	mul.w	r3, r1, r3
 80046e8:	4413      	add	r3, r2
 80046ea:	335c      	adds	r3, #92	; 0x5c
 80046ec:	681c      	ldr	r4, [r3, #0]
 80046ee:	f7ff fb2f 	bl	8003d50 <BSP_LCD_GetXSize>
 80046f2:	4602      	mov	r2, r0
 80046f4:	88bb      	ldrh	r3, [r7, #4]
 80046f6:	fb03 f202 	mul.w	r2, r3, r2
 80046fa:	88fb      	ldrh	r3, [r7, #6]
 80046fc:	4413      	add	r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	4423      	add	r3, r4
 8004702:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8004704:	4b10      	ldr	r3, [pc, #64]	; (8004748 <BSP_LCD_FillRect+0xe8>)
 8004706:	681c      	ldr	r4, [r3, #0]
 8004708:	68fd      	ldr	r5, [r7, #12]
 800470a:	887e      	ldrh	r6, [r7, #2]
 800470c:	f8b7 8000 	ldrh.w	r8, [r7]
 8004710:	f7ff fb1e 	bl	8003d50 <BSP_LCD_GetXSize>
 8004714:	4602      	mov	r2, r0
 8004716:	887b      	ldrh	r3, [r7, #2]
 8004718:	1ad1      	subs	r1, r2, r3
 800471a:	4b0b      	ldr	r3, [pc, #44]	; (8004748 <BSP_LCD_FillRect+0xe8>)
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	480b      	ldr	r0, [pc, #44]	; (800474c <BSP_LCD_FillRect+0xec>)
 8004720:	4613      	mov	r3, r2
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	4413      	add	r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	4403      	add	r3, r0
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	9301      	str	r3, [sp, #4]
 800472e:	9100      	str	r1, [sp, #0]
 8004730:	4643      	mov	r3, r8
 8004732:	4632      	mov	r2, r6
 8004734:	4629      	mov	r1, r5
 8004736:	4620      	mov	r0, r4
 8004738:	f000 fa78 	bl	8004c2c <LL_FillBuffer>
}
 800473c:	bf00      	nop
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004746:	bf00      	nop
 8004748:	20000470 	.word	0x20000470
 800474c:	20000474 	.word	0x20000474
 8004750:	20008da4 	.word	0x20008da4

08004754 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b086      	sub	sp, #24
 8004758:	af00      	add	r7, sp, #0
 800475a:	4603      	mov	r3, r0
 800475c:	80fb      	strh	r3, [r7, #6]
 800475e:	460b      	mov	r3, r1
 8004760:	80bb      	strh	r3, [r7, #4]
 8004762:	4613      	mov	r3, r2
 8004764:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8004766:	887b      	ldrh	r3, [r7, #2]
 8004768:	005b      	lsls	r3, r3, #1
 800476a:	f1c3 0303 	rsb	r3, r3, #3
 800476e:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8004770:	2300      	movs	r3, #0
 8004772:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8004774:	887b      	ldrh	r3, [r7, #2]
 8004776:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8004778:	4b44      	ldr	r3, [pc, #272]	; (800488c <BSP_LCD_FillCircle+0x138>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	4944      	ldr	r1, [pc, #272]	; (8004890 <BSP_LCD_FillCircle+0x13c>)
 800477e:	4613      	mov	r3, r2
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	4413      	add	r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	440b      	add	r3, r1
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4618      	mov	r0, r3
 800478c:	f7ff fb78 	bl	8003e80 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8004790:	e061      	b.n	8004856 <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d021      	beq.n	80047dc <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	b29b      	uxth	r3, r3
 800479c:	88fa      	ldrh	r2, [r7, #6]
 800479e:	1ad3      	subs	r3, r2, r3
 80047a0:	b298      	uxth	r0, r3
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	88bb      	ldrh	r3, [r7, #4]
 80047a8:	4413      	add	r3, r2
 80047aa:	b299      	uxth	r1, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	461a      	mov	r2, r3
 80047b6:	f7ff fd11 	bl	80041dc <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	b29b      	uxth	r3, r3
 80047be:	88fa      	ldrh	r2, [r7, #6]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	b298      	uxth	r0, r3
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	88ba      	ldrh	r2, [r7, #4]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	b299      	uxth	r1, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	005b      	lsls	r3, r3, #1
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	461a      	mov	r2, r3
 80047d8:	f7ff fd00 	bl	80041dc <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d021      	beq.n	8004826 <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	88fa      	ldrh	r2, [r7, #6]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	b298      	uxth	r0, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	88ba      	ldrh	r2, [r7, #4]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	b299      	uxth	r1, r3
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	461a      	mov	r2, r3
 8004800:	f7ff fcec 	bl	80041dc <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	b29b      	uxth	r3, r3
 8004808:	88fa      	ldrh	r2, [r7, #6]
 800480a:	1ad3      	subs	r3, r2, r3
 800480c:	b298      	uxth	r0, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	b29a      	uxth	r2, r3
 8004812:	88bb      	ldrh	r3, [r7, #4]
 8004814:	4413      	add	r3, r2
 8004816:	b299      	uxth	r1, r3
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	b29b      	uxth	r3, r3
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	b29b      	uxth	r3, r3
 8004820:	461a      	mov	r2, r3
 8004822:	f7ff fcdb 	bl	80041dc <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	2b00      	cmp	r3, #0
 800482a:	da06      	bge.n	800483a <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	009a      	lsls	r2, r3, #2
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	4413      	add	r3, r2
 8004834:	3306      	adds	r3, #6
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	e00a      	b.n	8004850 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	009a      	lsls	r2, r3, #2
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	4413      	add	r3, r2
 8004846:	330a      	adds	r3, #10
 8004848:	617b      	str	r3, [r7, #20]
      current_y--;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	3b01      	subs	r3, #1
 800484e:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	3301      	adds	r3, #1
 8004854:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8004856:	693a      	ldr	r2, [r7, #16]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	429a      	cmp	r2, r3
 800485c:	d999      	bls.n	8004792 <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800485e:	4b0b      	ldr	r3, [pc, #44]	; (800488c <BSP_LCD_FillCircle+0x138>)
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	490b      	ldr	r1, [pc, #44]	; (8004890 <BSP_LCD_FillCircle+0x13c>)
 8004864:	4613      	mov	r3, r2
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	4413      	add	r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	440b      	add	r3, r1
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff fb05 	bl	8003e80 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8004876:	887a      	ldrh	r2, [r7, #2]
 8004878:	88b9      	ldrh	r1, [r7, #4]
 800487a:	88fb      	ldrh	r3, [r7, #6]
 800487c:	4618      	mov	r0, r3
 800487e:	f7ff fd0b 	bl	8004298 <BSP_LCD_DrawCircle>
}
 8004882:	bf00      	nop
 8004884:	3718      	adds	r7, #24
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	20000470 	.word	0x20000470
 8004890:	20000474 	.word	0x20000474

08004894 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8004898:	4b0a      	ldr	r3, [pc, #40]	; (80048c4 <BSP_LCD_DisplayOn+0x30>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699a      	ldr	r2, [r3, #24]
 800489e:	4b09      	ldr	r3, [pc, #36]	; (80048c4 <BSP_LCD_DisplayOn+0x30>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0201 	orr.w	r2, r2, #1
 80048a6:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80048a8:	2201      	movs	r2, #1
 80048aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80048ae:	4806      	ldr	r0, [pc, #24]	; (80048c8 <BSP_LCD_DisplayOn+0x34>)
 80048b0:	f003 fb8c 	bl	8007fcc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80048b4:	2201      	movs	r2, #1
 80048b6:	2108      	movs	r1, #8
 80048b8:	4804      	ldr	r0, [pc, #16]	; (80048cc <BSP_LCD_DisplayOn+0x38>)
 80048ba:	f003 fb87 	bl	8007fcc <HAL_GPIO_WritePin>
}
 80048be:	bf00      	nop
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	20008da4 	.word	0x20008da4
 80048c8:	40022000 	.word	0x40022000
 80048cc:	40022800 	.word	0x40022800

080048d0 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b090      	sub	sp, #64	; 0x40
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80048da:	4b64      	ldr	r3, [pc, #400]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 80048dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048de:	4a63      	ldr	r2, [pc, #396]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 80048e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80048e4:	6453      	str	r3, [r2, #68]	; 0x44
 80048e6:	4b61      	ldr	r3, [pc, #388]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 80048e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80048ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80048f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80048f2:	4b5e      	ldr	r3, [pc, #376]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 80048f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f6:	4a5d      	ldr	r2, [pc, #372]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 80048f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80048fc:	6313      	str	r3, [r2, #48]	; 0x30
 80048fe:	4b5b      	ldr	r3, [pc, #364]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004902:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004906:	627b      	str	r3, [r7, #36]	; 0x24
 8004908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800490a:	4b58      	ldr	r3, [pc, #352]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490e:	4a57      	ldr	r2, [pc, #348]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004910:	f043 0310 	orr.w	r3, r3, #16
 8004914:	6313      	str	r3, [r2, #48]	; 0x30
 8004916:	4b55      	ldr	r3, [pc, #340]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491a:	f003 0310 	and.w	r3, r3, #16
 800491e:	623b      	str	r3, [r7, #32]
 8004920:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004922:	4b52      	ldr	r3, [pc, #328]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004926:	4a51      	ldr	r2, [pc, #324]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800492c:	6313      	str	r3, [r2, #48]	; 0x30
 800492e:	4b4f      	ldr	r3, [pc, #316]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004936:	61fb      	str	r3, [r7, #28]
 8004938:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800493a:	4b4c      	ldr	r3, [pc, #304]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 800493c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493e:	4a4b      	ldr	r2, [pc, #300]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004944:	6313      	str	r3, [r2, #48]	; 0x30
 8004946:	4b49      	ldr	r3, [pc, #292]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800494e:	61bb      	str	r3, [r7, #24]
 8004950:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004952:	4b46      	ldr	r3, [pc, #280]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	4a45      	ldr	r2, [pc, #276]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004958:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800495c:	6313      	str	r3, [r2, #48]	; 0x30
 800495e:	4b43      	ldr	r3, [pc, #268]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004962:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004966:	617b      	str	r3, [r7, #20]
 8004968:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800496a:	4b40      	ldr	r3, [pc, #256]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 800496c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496e:	4a3f      	ldr	r2, [pc, #252]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004970:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004974:	6313      	str	r3, [r2, #48]	; 0x30
 8004976:	4b3d      	ldr	r3, [pc, #244]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800497e:	613b      	str	r3, [r7, #16]
 8004980:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8004982:	4b3a      	ldr	r3, [pc, #232]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004986:	4a39      	ldr	r2, [pc, #228]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004988:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800498c:	6313      	str	r3, [r2, #48]	; 0x30
 800498e:	4b37      	ldr	r3, [pc, #220]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 8004990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004996:	60fb      	str	r3, [r7, #12]
 8004998:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800499a:	4b34      	ldr	r3, [pc, #208]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 800499c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499e:	4a33      	ldr	r2, [pc, #204]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 80049a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049a4:	6313      	str	r3, [r2, #48]	; 0x30
 80049a6:	4b31      	ldr	r3, [pc, #196]	; (8004a6c <BSP_LCD_MspInit+0x19c>)
 80049a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049ae:	60bb      	str	r3, [r7, #8]
 80049b0:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80049b2:	2310      	movs	r3, #16
 80049b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80049b6:	2302      	movs	r3, #2
 80049b8:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80049ba:	2300      	movs	r3, #0
 80049bc:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80049be:	2302      	movs	r3, #2
 80049c0:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80049c2:	230e      	movs	r3, #14
 80049c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80049c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049ca:	4619      	mov	r1, r3
 80049cc:	4828      	ldr	r0, [pc, #160]	; (8004a70 <BSP_LCD_MspInit+0x1a0>)
 80049ce:	f003 f845 	bl	8007a5c <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80049d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80049d8:	2302      	movs	r3, #2
 80049da:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80049dc:	2309      	movs	r3, #9
 80049de:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80049e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049e4:	4619      	mov	r1, r3
 80049e6:	4823      	ldr	r0, [pc, #140]	; (8004a74 <BSP_LCD_MspInit+0x1a4>)
 80049e8:	f003 f838 	bl	8007a5c <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80049ec:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80049f0:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80049f2:	2302      	movs	r3, #2
 80049f4:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80049f6:	230e      	movs	r3, #14
 80049f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80049fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049fe:	4619      	mov	r1, r3
 8004a00:	481d      	ldr	r0, [pc, #116]	; (8004a78 <BSP_LCD_MspInit+0x1a8>)
 8004a02:	f003 f82b 	bl	8007a5c <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8004a06:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8004a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004a0c:	2302      	movs	r3, #2
 8004a0e:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8004a10:	230e      	movs	r3, #14
 8004a12:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8004a14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4818      	ldr	r0, [pc, #96]	; (8004a7c <BSP_LCD_MspInit+0x1ac>)
 8004a1c:	f003 f81e 	bl	8007a5c <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8004a20:	23f7      	movs	r3, #247	; 0xf7
 8004a22:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004a24:	2302      	movs	r3, #2
 8004a26:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8004a28:	230e      	movs	r3, #14
 8004a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8004a2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a30:	4619      	mov	r1, r3
 8004a32:	4813      	ldr	r0, [pc, #76]	; (8004a80 <BSP_LCD_MspInit+0x1b0>)
 8004a34:	f003 f812 	bl	8007a5c <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8004a38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8004a42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a46:	4619      	mov	r1, r3
 8004a48:	480b      	ldr	r0, [pc, #44]	; (8004a78 <BSP_LCD_MspInit+0x1a8>)
 8004a4a:	f003 f807 	bl	8007a5c <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8004a4e:	2308      	movs	r3, #8
 8004a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8004a52:	2301      	movs	r3, #1
 8004a54:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8004a56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	4808      	ldr	r0, [pc, #32]	; (8004a80 <BSP_LCD_MspInit+0x1b0>)
 8004a5e:	f002 fffd 	bl	8007a5c <HAL_GPIO_Init>
}
 8004a62:	bf00      	nop
 8004a64:	3740      	adds	r7, #64	; 0x40
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	40023800 	.word	0x40023800
 8004a70:	40021000 	.word	0x40021000
 8004a74:	40021800 	.word	0x40021800
 8004a78:	40022000 	.word	0x40022000
 8004a7c:	40022400 	.word	0x40022400
 8004a80:	40022800 	.word	0x40022800

08004a84 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <BSP_LCD_ClockConfig+0x34>)
 8004a90:	2208      	movs	r2, #8
 8004a92:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8004a94:	4b08      	ldr	r3, [pc, #32]	; (8004ab8 <BSP_LCD_ClockConfig+0x34>)
 8004a96:	22c0      	movs	r2, #192	; 0xc0
 8004a98:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8004a9a:	4b07      	ldr	r3, [pc, #28]	; (8004ab8 <BSP_LCD_ClockConfig+0x34>)
 8004a9c:	2205      	movs	r2, #5
 8004a9e:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8004aa0:	4b05      	ldr	r3, [pc, #20]	; (8004ab8 <BSP_LCD_ClockConfig+0x34>)
 8004aa2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8004aa8:	4803      	ldr	r0, [pc, #12]	; (8004ab8 <BSP_LCD_ClockConfig+0x34>)
 8004aaa:	f005 f999 	bl	8009de0 <HAL_RCCEx_PeriphCLKConfig>
}
 8004aae:	bf00      	nop
 8004ab0:	3708      	adds	r7, #8
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	2000048c 	.word	0x2000048c

08004abc <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	603a      	str	r2, [r7, #0]
 8004ac6:	80fb      	strh	r3, [r7, #6]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8004acc:	2300      	movs	r3, #0
 8004ace:	61fb      	str	r3, [r7, #28]
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8004ad4:	4b53      	ldr	r3, [pc, #332]	; (8004c24 <DrawChar+0x168>)
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	4953      	ldr	r1, [pc, #332]	; (8004c28 <DrawChar+0x16c>)
 8004ada:	4613      	mov	r3, r2
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	4413      	add	r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	440b      	add	r3, r1
 8004ae4:	3308      	adds	r3, #8
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	88db      	ldrh	r3, [r3, #6]
 8004aea:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8004aec:	4b4d      	ldr	r3, [pc, #308]	; (8004c24 <DrawChar+0x168>)
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	494d      	ldr	r1, [pc, #308]	; (8004c28 <DrawChar+0x16c>)
 8004af2:	4613      	mov	r3, r2
 8004af4:	005b      	lsls	r3, r3, #1
 8004af6:	4413      	add	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	440b      	add	r3, r1
 8004afc:	3308      	adds	r3, #8
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	889b      	ldrh	r3, [r3, #4]
 8004b02:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8004b04:	8a3b      	ldrh	r3, [r7, #16]
 8004b06:	3307      	adds	r3, #7
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	da00      	bge.n	8004b0e <DrawChar+0x52>
 8004b0c:	3307      	adds	r3, #7
 8004b0e:	10db      	asrs	r3, r3, #3
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	b2da      	uxtb	r2, r3
 8004b16:	8a3b      	ldrh	r3, [r7, #16]
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8004b1e:	2300      	movs	r3, #0
 8004b20:	61fb      	str	r3, [r7, #28]
 8004b22:	e076      	b.n	8004c12 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8004b24:	8a3b      	ldrh	r3, [r7, #16]
 8004b26:	3307      	adds	r3, #7
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	da00      	bge.n	8004b2e <DrawChar+0x72>
 8004b2c:	3307      	adds	r3, #7
 8004b2e:	10db      	asrs	r3, r3, #3
 8004b30:	461a      	mov	r2, r3
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	fb03 f302 	mul.w	r3, r3, r2
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8004b3e:	8a3b      	ldrh	r3, [r7, #16]
 8004b40:	3307      	adds	r3, #7
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	da00      	bge.n	8004b48 <DrawChar+0x8c>
 8004b46:	3307      	adds	r3, #7
 8004b48:	10db      	asrs	r3, r3, #3
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d002      	beq.n	8004b54 <DrawChar+0x98>
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d004      	beq.n	8004b5c <DrawChar+0xa0>
 8004b52:	e00c      	b.n	8004b6e <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	617b      	str	r3, [r7, #20]
      break;
 8004b5a:	e016      	b.n	8004b8a <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	3201      	adds	r2, #1
 8004b66:	7812      	ldrb	r2, [r2, #0]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]
      break;
 8004b6c:	e00d      	b.n	8004b8a <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	041a      	lsls	r2, r3, #16
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	3301      	adds	r3, #1
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	021b      	lsls	r3, r3, #8
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	3202      	adds	r2, #2
 8004b82:	7812      	ldrb	r2, [r2, #0]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	617b      	str	r3, [r7, #20]
      break;
 8004b88:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	e036      	b.n	8004bfe <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8004b90:	8a3a      	ldrh	r2, [r7, #16]
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	1ad2      	subs	r2, r2, r3
 8004b96:	7bfb      	ldrb	r3, [r7, #15]
 8004b98:	4413      	add	r3, r2
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d012      	beq.n	8004bd2 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	88fb      	ldrh	r3, [r7, #6]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	b298      	uxth	r0, r3
 8004bb6:	4b1b      	ldr	r3, [pc, #108]	; (8004c24 <DrawChar+0x168>)
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	491b      	ldr	r1, [pc, #108]	; (8004c28 <DrawChar+0x16c>)
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	4413      	add	r3, r2
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	440b      	add	r3, r1
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	88bb      	ldrh	r3, [r7, #4]
 8004bca:	4619      	mov	r1, r3
 8004bcc:	f7ff fc4e 	bl	800446c <BSP_LCD_DrawPixel>
 8004bd0:	e012      	b.n	8004bf8 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	88fb      	ldrh	r3, [r7, #6]
 8004bd8:	4413      	add	r3, r2
 8004bda:	b298      	uxth	r0, r3
 8004bdc:	4b11      	ldr	r3, [pc, #68]	; (8004c24 <DrawChar+0x168>)
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	4911      	ldr	r1, [pc, #68]	; (8004c28 <DrawChar+0x16c>)
 8004be2:	4613      	mov	r3, r2
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	4413      	add	r3, r2
 8004be8:	009b      	lsls	r3, r3, #2
 8004bea:	440b      	add	r3, r1
 8004bec:	3304      	adds	r3, #4
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	88bb      	ldrh	r3, [r7, #4]
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	f7ff fc3a 	bl	800446c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	61bb      	str	r3, [r7, #24]
 8004bfe:	8a3b      	ldrh	r3, [r7, #16]
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d3c4      	bcc.n	8004b90 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8004c06:	88bb      	ldrh	r3, [r7, #4]
 8004c08:	3301      	adds	r3, #1
 8004c0a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	61fb      	str	r3, [r7, #28]
 8004c12:	8a7b      	ldrh	r3, [r7, #18]
 8004c14:	69fa      	ldr	r2, [r7, #28]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d384      	bcc.n	8004b24 <DrawChar+0x68>
  }
}
 8004c1a:	bf00      	nop
 8004c1c:	bf00      	nop
 8004c1e:	3720      	adds	r7, #32
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	20000470 	.word	0x20000470
 8004c28:	20000474 	.word	0x20000474

08004c2c <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af02      	add	r7, sp, #8
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
 8004c38:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8004c3a:	4b1e      	ldr	r3, [pc, #120]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004c3c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004c40:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8004c42:	4b1d      	ldr	r3, [pc, #116]	; (8004cb8 <LL_FillBuffer+0x8c>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a1d      	ldr	r2, [pc, #116]	; (8004cbc <LL_FillBuffer+0x90>)
 8004c48:	2134      	movs	r1, #52	; 0x34
 8004c4a:	fb01 f303 	mul.w	r3, r1, r3
 8004c4e:	4413      	add	r3, r2
 8004c50:	3348      	adds	r3, #72	; 0x48
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d103      	bne.n	8004c60 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8004c58:	4b16      	ldr	r3, [pc, #88]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	609a      	str	r2, [r3, #8]
 8004c5e:	e002      	b.n	8004c66 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8004c60:	4b14      	ldr	r3, [pc, #80]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8004c66:	4a13      	ldr	r2, [pc, #76]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8004c6c:	4b11      	ldr	r3, [pc, #68]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004c6e:	4a14      	ldr	r2, [pc, #80]	; (8004cc0 <LL_FillBuffer+0x94>)
 8004c70:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8004c72:	4810      	ldr	r0, [pc, #64]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004c74:	f002 fb56 	bl	8007324 <HAL_DMA2D_Init>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d115      	bne.n	8004caa <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8004c7e:	68f9      	ldr	r1, [r7, #12]
 8004c80:	480c      	ldr	r0, [pc, #48]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004c82:	f002 fdbd 	bl	8007800 <HAL_DMA2D_ConfigLayer>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d10e      	bne.n	8004caa <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69f9      	ldr	r1, [r7, #28]
 8004c96:	4807      	ldr	r0, [pc, #28]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004c98:	f002 fb8e 	bl	80073b8 <HAL_DMA2D_Start>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d103      	bne.n	8004caa <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8004ca2:	210a      	movs	r1, #10
 8004ca4:	4803      	ldr	r0, [pc, #12]	; (8004cb4 <LL_FillBuffer+0x88>)
 8004ca6:	f002 fbb2 	bl	800740e <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8004caa:	bf00      	nop
 8004cac:	3710      	adds	r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20000430 	.word	0x20000430
 8004cb8:	20000470 	.word	0x20000470
 8004cbc:	20008da4 	.word	0x20008da4
 8004cc0:	4002b000 	.word	0x4002b000

08004cc4 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
 8004cd0:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8004cd2:	4b1c      	ldr	r3, [pc, #112]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004cd4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004cd8:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8004cda:	4b1a      	ldr	r3, [pc, #104]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 8004ce0:	4b18      	ldr	r3, [pc, #96]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8004ce6:	4b17      	ldr	r3, [pc, #92]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	631a      	str	r2, [r3, #48]	; 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8004cec:	4b15      	ldr	r3, [pc, #84]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004cee:	22ff      	movs	r2, #255	; 0xff
 8004cf0:	635a      	str	r2, [r3, #52]	; 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 8004cf2:	4a14      	ldr	r2, [pc, #80]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	62d3      	str	r3, [r2, #44]	; 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 8004cf8:	4b12      	ldr	r3, [pc, #72]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	629a      	str	r2, [r3, #40]	; 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 8004cfe:	4b11      	ldr	r3, [pc, #68]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004d00:	4a11      	ldr	r2, [pc, #68]	; (8004d48 <LL_ConvertLineToARGB8888+0x84>)
 8004d02:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8004d04:	480f      	ldr	r0, [pc, #60]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004d06:	f002 fb0d 	bl	8007324 <HAL_DMA2D_Init>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d115      	bne.n	8004d3c <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 8004d10:	2101      	movs	r1, #1
 8004d12:	480c      	ldr	r0, [pc, #48]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004d14:	f002 fd74 	bl	8007800 <HAL_DMA2D_ConfigLayer>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d10e      	bne.n	8004d3c <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8004d1e:	68f9      	ldr	r1, [r7, #12]
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	2301      	movs	r3, #1
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4806      	ldr	r0, [pc, #24]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004d2a:	f002 fb45 	bl	80073b8 <HAL_DMA2D_Start>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d103      	bne.n	8004d3c <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8004d34:	210a      	movs	r1, #10
 8004d36:	4803      	ldr	r0, [pc, #12]	; (8004d44 <LL_ConvertLineToARGB8888+0x80>)
 8004d38:	f002 fb69 	bl	800740e <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8004d3c:	bf00      	nop
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	20000430 	.word	0x20000430
 8004d48:	4002b000 	.word	0x4002b000

08004d4c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8004d50:	4b29      	ldr	r3, [pc, #164]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004d52:	4a2a      	ldr	r2, [pc, #168]	; (8004dfc <BSP_SDRAM_Init+0xb0>)
 8004d54:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8004d56:	4b2a      	ldr	r3, [pc, #168]	; (8004e00 <BSP_SDRAM_Init+0xb4>)
 8004d58:	2202      	movs	r2, #2
 8004d5a:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8004d5c:	4b28      	ldr	r3, [pc, #160]	; (8004e00 <BSP_SDRAM_Init+0xb4>)
 8004d5e:	2207      	movs	r2, #7
 8004d60:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8004d62:	4b27      	ldr	r3, [pc, #156]	; (8004e00 <BSP_SDRAM_Init+0xb4>)
 8004d64:	2204      	movs	r2, #4
 8004d66:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8004d68:	4b25      	ldr	r3, [pc, #148]	; (8004e00 <BSP_SDRAM_Init+0xb4>)
 8004d6a:	2207      	movs	r2, #7
 8004d6c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8004d6e:	4b24      	ldr	r3, [pc, #144]	; (8004e00 <BSP_SDRAM_Init+0xb4>)
 8004d70:	2202      	movs	r2, #2
 8004d72:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8004d74:	4b22      	ldr	r3, [pc, #136]	; (8004e00 <BSP_SDRAM_Init+0xb4>)
 8004d76:	2202      	movs	r2, #2
 8004d78:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8004d7a:	4b21      	ldr	r3, [pc, #132]	; (8004e00 <BSP_SDRAM_Init+0xb4>)
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8004d80:	4b1d      	ldr	r3, [pc, #116]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8004d86:	4b1c      	ldr	r3, [pc, #112]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8004d8c:	4b1a      	ldr	r3, [pc, #104]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004d8e:	2204      	movs	r2, #4
 8004d90:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8004d92:	4b19      	ldr	r3, [pc, #100]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004d94:	2210      	movs	r2, #16
 8004d96:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8004d98:	4b17      	ldr	r3, [pc, #92]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004d9a:	2240      	movs	r2, #64	; 0x40
 8004d9c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8004d9e:	4b16      	ldr	r3, [pc, #88]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004da0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004da4:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8004da6:	4b14      	ldr	r3, [pc, #80]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8004dac:	4b12      	ldr	r3, [pc, #72]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004dae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004db2:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8004db4:	4b10      	ldr	r3, [pc, #64]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004db6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004dba:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8004dbc:	4b0e      	ldr	r3, [pc, #56]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	480c      	ldr	r0, [pc, #48]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004dc6:	f000 f87f 	bl	8004ec8 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8004dca:	490d      	ldr	r1, [pc, #52]	; (8004e00 <BSP_SDRAM_Init+0xb4>)
 8004dcc:	480a      	ldr	r0, [pc, #40]	; (8004df8 <BSP_SDRAM_Init+0xac>)
 8004dce:	f005 ffcf 	bl	800ad70 <HAL_SDRAM_Init>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d003      	beq.n	8004de0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8004dd8:	4b0a      	ldr	r3, [pc, #40]	; (8004e04 <BSP_SDRAM_Init+0xb8>)
 8004dda:	2201      	movs	r2, #1
 8004ddc:	701a      	strb	r2, [r3, #0]
 8004dde:	e002      	b.n	8004de6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8004de0:	4b08      	ldr	r3, [pc, #32]	; (8004e04 <BSP_SDRAM_Init+0xb8>)
 8004de2:	2200      	movs	r2, #0
 8004de4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8004de6:	f240 6003 	movw	r0, #1539	; 0x603
 8004dea:	f000 f80d 	bl	8004e08 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8004dee:	4b05      	ldr	r3, [pc, #20]	; (8004e04 <BSP_SDRAM_Init+0xb8>)
 8004df0:	781b      	ldrb	r3, [r3, #0]
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	20008e4c 	.word	0x20008e4c
 8004dfc:	a0000140 	.word	0xa0000140
 8004e00:	20000510 	.word	0x20000510
 8004e04:	2000003c 	.word	0x2000003c

08004e08 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8004e10:	2300      	movs	r3, #0
 8004e12:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8004e14:	4b2a      	ldr	r3, [pc, #168]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e16:	2201      	movs	r2, #1
 8004e18:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004e1a:	4b29      	ldr	r3, [pc, #164]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e1c:	2210      	movs	r2, #16
 8004e1e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004e20:	4b27      	ldr	r3, [pc, #156]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e22:	2201      	movs	r2, #1
 8004e24:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004e26:	4b26      	ldr	r3, [pc, #152]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004e2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e30:	4923      	ldr	r1, [pc, #140]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e32:	4824      	ldr	r0, [pc, #144]	; (8004ec4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004e34:	f005 ffd0 	bl	800add8 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8004e38:	2001      	movs	r0, #1
 8004e3a:	f001 fadb 	bl	80063f4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8004e3e:	4b20      	ldr	r3, [pc, #128]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e40:	2202      	movs	r2, #2
 8004e42:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004e44:	4b1e      	ldr	r3, [pc, #120]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e46:	2210      	movs	r2, #16
 8004e48:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004e4a:	4b1d      	ldr	r3, [pc, #116]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004e50:	4b1b      	ldr	r3, [pc, #108]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8004e56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e5a:	4919      	ldr	r1, [pc, #100]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e5c:	4819      	ldr	r0, [pc, #100]	; (8004ec4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004e5e:	f005 ffbb 	bl	800add8 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8004e62:	4b17      	ldr	r3, [pc, #92]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e64:	2203      	movs	r2, #3
 8004e66:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004e68:	4b15      	ldr	r3, [pc, #84]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e6a:	2210      	movs	r2, #16
 8004e6c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8004e6e:	4b14      	ldr	r3, [pc, #80]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e70:	2208      	movs	r2, #8
 8004e72:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004e74:	4b12      	ldr	r3, [pc, #72]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004e7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e7e:	4910      	ldr	r1, [pc, #64]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e80:	4810      	ldr	r0, [pc, #64]	; (8004ec4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004e82:	f005 ffa9 	bl	800add8 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8004e86:	f44f 7308 	mov.w	r3, #544	; 0x220
 8004e8a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8004e8c:	4b0c      	ldr	r3, [pc, #48]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e8e:	2204      	movs	r2, #4
 8004e90:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004e92:	4b0b      	ldr	r3, [pc, #44]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e94:	2210      	movs	r2, #16
 8004e96:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004e98:	4b09      	ldr	r3, [pc, #36]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	4a07      	ldr	r2, [pc, #28]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004ea2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004ea4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004ea8:	4905      	ldr	r1, [pc, #20]	; (8004ec0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004eaa:	4806      	ldr	r0, [pc, #24]	; (8004ec4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004eac:	f005 ff94 	bl	800add8 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8004eb0:	6879      	ldr	r1, [r7, #4]
 8004eb2:	4804      	ldr	r0, [pc, #16]	; (8004ec4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004eb4:	f005 ffc5 	bl	800ae42 <HAL_SDRAM_ProgramRefreshRate>
}
 8004eb8:	bf00      	nop
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	2000052c 	.word	0x2000052c
 8004ec4:	20008e4c 	.word	0x20008e4c

08004ec8 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b090      	sub	sp, #64	; 0x40
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004ed2:	4b70      	ldr	r3, [pc, #448]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed6:	4a6f      	ldr	r2, [pc, #444]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004ed8:	f043 0301 	orr.w	r3, r3, #1
 8004edc:	6393      	str	r3, [r2, #56]	; 0x38
 8004ede:	4b6d      	ldr	r3, [pc, #436]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	f003 0301 	and.w	r3, r3, #1
 8004ee6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8004eea:	4b6a      	ldr	r3, [pc, #424]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eee:	4a69      	ldr	r2, [pc, #420]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004ef0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ef6:	4b67      	ldr	r3, [pc, #412]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004efe:	627b      	str	r3, [r7, #36]	; 0x24
 8004f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f02:	4b64      	ldr	r3, [pc, #400]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f06:	4a63      	ldr	r2, [pc, #396]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f08:	f043 0304 	orr.w	r3, r3, #4
 8004f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f0e:	4b61      	ldr	r3, [pc, #388]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f12:	f003 0304 	and.w	r3, r3, #4
 8004f16:	623b      	str	r3, [r7, #32]
 8004f18:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f1a:	4b5e      	ldr	r3, [pc, #376]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1e:	4a5d      	ldr	r2, [pc, #372]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f20:	f043 0308 	orr.w	r3, r3, #8
 8004f24:	6313      	str	r3, [r2, #48]	; 0x30
 8004f26:	4b5b      	ldr	r3, [pc, #364]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f2a:	f003 0308 	and.w	r3, r3, #8
 8004f2e:	61fb      	str	r3, [r7, #28]
 8004f30:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f32:	4b58      	ldr	r3, [pc, #352]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f36:	4a57      	ldr	r2, [pc, #348]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f38:	f043 0310 	orr.w	r3, r3, #16
 8004f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f3e:	4b55      	ldr	r3, [pc, #340]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f42:	f003 0310 	and.w	r3, r3, #16
 8004f46:	61bb      	str	r3, [r7, #24]
 8004f48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f4a:	4b52      	ldr	r3, [pc, #328]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4e:	4a51      	ldr	r2, [pc, #324]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f50:	f043 0320 	orr.w	r3, r3, #32
 8004f54:	6313      	str	r3, [r2, #48]	; 0x30
 8004f56:	4b4f      	ldr	r3, [pc, #316]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5a:	f003 0320 	and.w	r3, r3, #32
 8004f5e:	617b      	str	r3, [r7, #20]
 8004f60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004f62:	4b4c      	ldr	r3, [pc, #304]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f66:	4a4b      	ldr	r2, [pc, #300]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f6e:	4b49      	ldr	r3, [pc, #292]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f76:	613b      	str	r3, [r7, #16]
 8004f78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004f7a:	4b46      	ldr	r3, [pc, #280]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7e:	4a45      	ldr	r2, [pc, #276]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f84:	6313      	str	r3, [r2, #48]	; 0x30
 8004f86:	4b43      	ldr	r3, [pc, #268]	; (8005094 <BSP_SDRAM_MspInit+0x1cc>)
 8004f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f8e:	60fb      	str	r3, [r7, #12]
 8004f90:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004f92:	2302      	movs	r3, #2
 8004f94:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8004f96:	2301      	movs	r3, #1
 8004f98:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8004f9a:	2302      	movs	r3, #2
 8004f9c:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8004f9e:	230c      	movs	r3, #12
 8004fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8004fa2:	2308      	movs	r3, #8
 8004fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8004fa6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004faa:	4619      	mov	r1, r3
 8004fac:	483a      	ldr	r0, [pc, #232]	; (8005098 <BSP_SDRAM_MspInit+0x1d0>)
 8004fae:	f002 fd55 	bl	8007a5c <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8004fb2:	f24c 7303 	movw	r3, #50947	; 0xc703
 8004fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8004fb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	4837      	ldr	r0, [pc, #220]	; (800509c <BSP_SDRAM_MspInit+0x1d4>)
 8004fc0:	f002 fd4c 	bl	8007a5c <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8004fc4:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8004fca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004fce:	4619      	mov	r1, r3
 8004fd0:	4833      	ldr	r0, [pc, #204]	; (80050a0 <BSP_SDRAM_MspInit+0x1d8>)
 8004fd2:	f002 fd43 	bl	8007a5c <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8004fd6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004fda:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8004fdc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	4830      	ldr	r0, [pc, #192]	; (80050a4 <BSP_SDRAM_MspInit+0x1dc>)
 8004fe4:	f002 fd3a 	bl	8007a5c <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8004fe8:	f248 1333 	movw	r3, #33075	; 0x8133
 8004fec:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8004fee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	482c      	ldr	r0, [pc, #176]	; (80050a8 <BSP_SDRAM_MspInit+0x1e0>)
 8004ff6:	f002 fd31 	bl	8007a5c <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8004ffa:	2328      	movs	r3, #40	; 0x28
 8004ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8004ffe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005002:	4619      	mov	r1, r3
 8005004:	4829      	ldr	r0, [pc, #164]	; (80050ac <BSP_SDRAM_MspInit+0x1e4>)
 8005006:	f002 fd29 	bl	8007a5c <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800500a:	4b29      	ldr	r3, [pc, #164]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 800500c:	2200      	movs	r2, #0
 800500e:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8005010:	4b27      	ldr	r3, [pc, #156]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005012:	2280      	movs	r2, #128	; 0x80
 8005014:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8005016:	4b26      	ldr	r3, [pc, #152]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005018:	f44f 7200 	mov.w	r2, #512	; 0x200
 800501c:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800501e:	4b24      	ldr	r3, [pc, #144]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005020:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005024:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005026:	4b22      	ldr	r3, [pc, #136]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005028:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800502c:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800502e:	4b20      	ldr	r3, [pc, #128]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005030:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005034:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8005036:	4b1e      	ldr	r3, [pc, #120]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005038:	2200      	movs	r2, #0
 800503a:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 800503c:	4b1c      	ldr	r3, [pc, #112]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 800503e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005042:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8005044:	4b1a      	ldr	r3, [pc, #104]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005046:	2200      	movs	r2, #0
 8005048:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800504a:	4b19      	ldr	r3, [pc, #100]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 800504c:	2203      	movs	r2, #3
 800504e:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005050:	4b17      	ldr	r3, [pc, #92]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005052:	2200      	movs	r2, #0
 8005054:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8005056:	4b16      	ldr	r3, [pc, #88]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005058:	2200      	movs	r2, #0
 800505a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 800505c:	4b14      	ldr	r3, [pc, #80]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 800505e:	4a15      	ldr	r2, [pc, #84]	; (80050b4 <BSP_SDRAM_MspInit+0x1ec>)
 8005060:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a12      	ldr	r2, [pc, #72]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005066:	631a      	str	r2, [r3, #48]	; 0x30
 8005068:	4a11      	ldr	r2, [pc, #68]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 800506e:	4810      	ldr	r0, [pc, #64]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005070:	f001 ffb6 	bl	8006fe0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8005074:	480e      	ldr	r0, [pc, #56]	; (80050b0 <BSP_SDRAM_MspInit+0x1e8>)
 8005076:	f001 ff05 	bl	8006e84 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800507a:	2200      	movs	r2, #0
 800507c:	210f      	movs	r1, #15
 800507e:	2038      	movs	r0, #56	; 0x38
 8005080:	f001 fdf6 	bl	8006c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8005084:	2038      	movs	r0, #56	; 0x38
 8005086:	f001 fe0f 	bl	8006ca8 <HAL_NVIC_EnableIRQ>
}
 800508a:	bf00      	nop
 800508c:	3740      	adds	r7, #64	; 0x40
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	40023800 	.word	0x40023800
 8005098:	40020800 	.word	0x40020800
 800509c:	40020c00 	.word	0x40020c00
 80050a0:	40021000 	.word	0x40021000
 80050a4:	40021400 	.word	0x40021400
 80050a8:	40021800 	.word	0x40021800
 80050ac:	40021c00 	.word	0x40021c00
 80050b0:	2000053c 	.word	0x2000053c
 80050b4:	40026410 	.word	0x40026410

080050b8 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	4603      	mov	r3, r0
 80050c0:	460a      	mov	r2, r1
 80050c2:	80fb      	strh	r3, [r7, #6]
 80050c4:	4613      	mov	r3, r2
 80050c6:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 80050cc:	4a14      	ldr	r2, [pc, #80]	; (8005120 <BSP_TS_Init+0x68>)
 80050ce:	88fb      	ldrh	r3, [r7, #6]
 80050d0:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 80050d2:	4a14      	ldr	r2, [pc, #80]	; (8005124 <BSP_TS_Init+0x6c>)
 80050d4:	88bb      	ldrh	r3, [r7, #4]
 80050d6:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 80050d8:	4b13      	ldr	r3, [pc, #76]	; (8005128 <BSP_TS_Init+0x70>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2070      	movs	r0, #112	; 0x70
 80050de:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 80050e0:	4b11      	ldr	r3, [pc, #68]	; (8005128 <BSP_TS_Init+0x70>)
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2070      	movs	r0, #112	; 0x70
 80050e6:	4798      	blx	r3
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b51      	cmp	r3, #81	; 0x51
 80050ec:	d111      	bne.n	8005112 <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 80050ee:	4b0f      	ldr	r3, [pc, #60]	; (800512c <BSP_TS_Init+0x74>)
 80050f0:	4a0d      	ldr	r2, [pc, #52]	; (8005128 <BSP_TS_Init+0x70>)
 80050f2:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 80050f4:	4b0e      	ldr	r3, [pc, #56]	; (8005130 <BSP_TS_Init+0x78>)
 80050f6:	2270      	movs	r2, #112	; 0x70
 80050f8:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 80050fa:	4b0e      	ldr	r3, [pc, #56]	; (8005134 <BSP_TS_Init+0x7c>)
 80050fc:	2208      	movs	r2, #8
 80050fe:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8005100:	4b0a      	ldr	r3, [pc, #40]	; (800512c <BSP_TS_Init+0x74>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	4a0a      	ldr	r2, [pc, #40]	; (8005130 <BSP_TS_Init+0x78>)
 8005108:	7812      	ldrb	r2, [r2, #0]
 800510a:	b292      	uxth	r2, r2
 800510c:	4610      	mov	r0, r2
 800510e:	4798      	blx	r3
 8005110:	e001      	b.n	8005116 <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8005112:	2303      	movs	r3, #3
 8005114:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005116:	7bfb      	ldrb	r3, [r7, #15]
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	200005a0 	.word	0x200005a0
 8005124:	200005a2 	.word	0x200005a2
 8005128:	20000000 	.word	0x20000000
 800512c:	2000059c 	.word	0x2000059c
 8005130:	200005a5 	.word	0x200005a5
 8005134:	200005a4 	.word	0x200005a4

08005138 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Configure Interrupt mode for SD detection pin */
  gpio_init_structure.Pin = TS_INT_PIN;
 800513e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005142:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8005144:	2300      	movs	r3, #0
 8005146:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8005148:	2302      	movs	r3, #2
 800514a:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800514c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8005150:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8005152:	1d3b      	adds	r3, r7, #4
 8005154:	4619      	mov	r1, r3
 8005156:	480c      	ldr	r0, [pc, #48]	; (8005188 <BSP_TS_ITConfig+0x50>)
 8005158:	f002 fc80 	bl	8007a5c <HAL_GPIO_Init>

  /* Enable and set Touch screen EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 800515c:	2200      	movs	r2, #0
 800515e:	210f      	movs	r1, #15
 8005160:	2028      	movs	r0, #40	; 0x28
 8005162:	f001 fd85 	bl	8006c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8005166:	2028      	movs	r0, #40	; 0x28
 8005168:	f001 fd9e 	bl	8006ca8 <HAL_NVIC_EnableIRQ>

  /* Enable the TS ITs */
  tsDriver->EnableIT(I2cAddress);
 800516c:	4b07      	ldr	r3, [pc, #28]	; (800518c <BSP_TS_ITConfig+0x54>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	4a07      	ldr	r2, [pc, #28]	; (8005190 <BSP_TS_ITConfig+0x58>)
 8005174:	7812      	ldrb	r2, [r2, #0]
 8005176:	b292      	uxth	r2, r2
 8005178:	4610      	mov	r0, r2
 800517a:	4798      	blx	r3

  return TS_OK;  
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3718      	adds	r7, #24
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	40022000 	.word	0x40022000
 800518c:	2000059c 	.word	0x2000059c
 8005190:	200005a5 	.word	0x200005a5

08005194 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8005194:	b590      	push	{r4, r7, lr}
 8005196:	b097      	sub	sp, #92	; 0x5c
 8005198:	af02      	add	r7, sp, #8
 800519a:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 800519c:	2300      	movs	r3, #0
 800519e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 80051a6:	2300      	movs	r3, #0
 80051a8:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 80051aa:	2300      	movs	r3, #0
 80051ac:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 80051ae:	4b97      	ldr	r3, [pc, #604]	; (800540c <BSP_TS_GetState+0x278>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	4a96      	ldr	r2, [pc, #600]	; (8005410 <BSP_TS_GetState+0x27c>)
 80051b6:	7812      	ldrb	r2, [r2, #0]
 80051b8:	b292      	uxth	r2, r2
 80051ba:	4610      	mov	r0, r2
 80051bc:	4798      	blx	r3
 80051be:	4603      	mov	r3, r0
 80051c0:	461a      	mov	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f000 81a8 	beq.w	8005520 <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 80051d0:	2300      	movs	r3, #0
 80051d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80051d4:	e197      	b.n	8005506 <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 80051d6:	4b8d      	ldr	r3, [pc, #564]	; (800540c <BSP_TS_GetState+0x278>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	695b      	ldr	r3, [r3, #20]
 80051dc:	4a8c      	ldr	r2, [pc, #560]	; (8005410 <BSP_TS_GetState+0x27c>)
 80051de:	7812      	ldrb	r2, [r2, #0]
 80051e0:	b290      	uxth	r0, r2
 80051e2:	f107 0120 	add.w	r1, r7, #32
 80051e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051e8:	0052      	lsls	r2, r2, #1
 80051ea:	188c      	adds	r4, r1, r2
 80051ec:	f107 0114 	add.w	r1, r7, #20
 80051f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051f2:	0052      	lsls	r2, r2, #1
 80051f4:	440a      	add	r2, r1
 80051f6:	4621      	mov	r1, r4
 80051f8:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 80051fa:	4b86      	ldr	r3, [pc, #536]	; (8005414 <BSP_TS_GetState+0x280>)
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d11b      	bne.n	800523a <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 8005202:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005204:	005b      	lsls	r3, r3, #1
 8005206:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800520a:	4413      	add	r3, r2
 800520c:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8005210:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005212:	005b      	lsls	r3, r3, #1
 8005214:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8005218:	440b      	add	r3, r1
 800521a:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 800521e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8005226:	4413      	add	r3, r2
 8005228:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 800522c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8005234:	440b      	add	r3, r1
 8005236:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 800523a:	4b76      	ldr	r3, [pc, #472]	; (8005414 <BSP_TS_GetState+0x280>)
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	f003 0302 	and.w	r3, r3, #2
 8005242:	2b00      	cmp	r3, #0
 8005244:	d010      	beq.n	8005268 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 8005246:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005248:	005b      	lsls	r3, r3, #1
 800524a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800524e:	4413      	add	r3, r2
 8005250:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8005254:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005258:	b29a      	uxth	r2, r3
 800525a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8005262:	440b      	add	r3, r1
 8005264:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8005268:	4b6a      	ldr	r3, [pc, #424]	; (8005414 <BSP_TS_GetState+0x280>)
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	f003 0304 	and.w	r3, r3, #4
 8005270:	2b00      	cmp	r3, #0
 8005272:	d010      	beq.n	8005296 <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 8005274:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005276:	005b      	lsls	r3, r3, #1
 8005278:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800527c:	4413      	add	r3, r2
 800527e:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8005282:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005286:	b29a      	uxth	r2, r3
 8005288:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8005290:	440b      	add	r3, r1
 8005292:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8005296:	4b5f      	ldr	r3, [pc, #380]	; (8005414 <BSP_TS_GetState+0x280>)
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	f003 0308 	and.w	r3, r3, #8
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d01b      	beq.n	80052da <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 80052a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052a4:	005b      	lsls	r3, r3, #1
 80052a6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80052aa:	4413      	add	r3, r2
 80052ac:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80052b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052b2:	005b      	lsls	r3, r3, #1
 80052b4:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80052b8:	440b      	add	r3, r1
 80052ba:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 80052be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80052c6:	4413      	add	r3, r2
 80052c8:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 80052cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80052d4:	440b      	add	r3, r1
 80052d6:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 80052da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80052e2:	4413      	add	r3, r2
 80052e4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80052e8:	4619      	mov	r1, r3
 80052ea:	4a4b      	ldr	r2, [pc, #300]	; (8005418 <BSP_TS_GetState+0x284>)
 80052ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052f2:	4299      	cmp	r1, r3
 80052f4:	d90e      	bls.n	8005314 <BSP_TS_GetState+0x180>
 80052f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052f8:	005b      	lsls	r3, r3, #1
 80052fa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80052fe:	4413      	add	r3, r2
 8005300:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8005304:	4944      	ldr	r1, [pc, #272]	; (8005418 <BSP_TS_GetState+0x284>)
 8005306:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005308:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800530c:	b29b      	uxth	r3, r3
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	b29b      	uxth	r3, r3
 8005312:	e00d      	b.n	8005330 <BSP_TS_GetState+0x19c>
 8005314:	4a40      	ldr	r2, [pc, #256]	; (8005418 <BSP_TS_GetState+0x284>)
 8005316:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800531c:	b29a      	uxth	r2, r3
 800531e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005320:	005b      	lsls	r3, r3, #1
 8005322:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8005326:	440b      	add	r3, r1
 8005328:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	b29b      	uxth	r3, r3
 8005330:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8005334:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800533c:	4413      	add	r3, r2
 800533e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005342:	4619      	mov	r1, r3
 8005344:	4a35      	ldr	r2, [pc, #212]	; (800541c <BSP_TS_GetState+0x288>)
 8005346:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800534c:	4299      	cmp	r1, r3
 800534e:	d90e      	bls.n	800536e <BSP_TS_GetState+0x1da>
 8005350:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005352:	005b      	lsls	r3, r3, #1
 8005354:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8005358:	4413      	add	r3, r2
 800535a:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 800535e:	492f      	ldr	r1, [pc, #188]	; (800541c <BSP_TS_GetState+0x288>)
 8005360:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005362:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005366:	b29b      	uxth	r3, r3
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	b29b      	uxth	r3, r3
 800536c:	e00d      	b.n	800538a <BSP_TS_GetState+0x1f6>
 800536e:	4a2b      	ldr	r2, [pc, #172]	; (800541c <BSP_TS_GetState+0x288>)
 8005370:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005376:	b29a      	uxth	r2, r3
 8005378:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8005380:	440b      	add	r3, r1
 8005382:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	b29b      	uxth	r3, r3
 800538a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 800538e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8005392:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005396:	4413      	add	r3, r2
 8005398:	2b05      	cmp	r3, #5
 800539a:	dd17      	ble.n	80053cc <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 800539c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80053a4:	4413      	add	r3, r2
 80053a6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80053aa:	4619      	mov	r1, r3
 80053ac:	4a1a      	ldr	r2, [pc, #104]	; (8005418 <BSP_TS_GetState+0x284>)
 80053ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 80053b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80053bc:	4413      	add	r3, r2
 80053be:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80053c2:	4619      	mov	r1, r3
 80053c4:	4a15      	ldr	r2, [pc, #84]	; (800541c <BSP_TS_GetState+0x288>)
 80053c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 80053cc:	4b10      	ldr	r3, [pc, #64]	; (8005410 <BSP_TS_GetState+0x27c>)
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	2b70      	cmp	r3, #112	; 0x70
 80053d2:	d125      	bne.n	8005420 <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 80053d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80053dc:	4413      	add	r3, r2
 80053de:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053e6:	005b      	lsls	r3, r3, #1
 80053e8:	4413      	add	r3, r2
 80053ea:	460a      	mov	r2, r1
 80053ec:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 80053ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053f0:	005b      	lsls	r3, r3, #1
 80053f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80053f6:	4413      	add	r3, r2
 80053f8:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005400:	3304      	adds	r3, #4
 8005402:	005b      	lsls	r3, r3, #1
 8005404:	4413      	add	r3, r2
 8005406:	460a      	mov	r2, r1
 8005408:	809a      	strh	r2, [r3, #4]
 800540a:	e02c      	b.n	8005466 <BSP_TS_GetState+0x2d2>
 800540c:	2000059c 	.word	0x2000059c
 8005410:	200005a5 	.word	0x200005a5
 8005414:	200005a4 	.word	0x200005a4
 8005418:	200005a8 	.word	0x200005a8
 800541c:	200005bc 	.word	0x200005bc
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8005420:	4b42      	ldr	r3, [pc, #264]	; (800552c <BSP_TS_GetState+0x398>)
 8005422:	881b      	ldrh	r3, [r3, #0]
 8005424:	4619      	mov	r1, r3
 8005426:	4a42      	ldr	r2, [pc, #264]	; (8005530 <BSP_TS_GetState+0x39c>)
 8005428:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800542a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800542e:	fb03 f301 	mul.w	r3, r3, r1
 8005432:	0b1b      	lsrs	r3, r3, #12
 8005434:	b299      	uxth	r1, r3
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800543a:	005b      	lsls	r3, r3, #1
 800543c:	4413      	add	r3, r2
 800543e:	460a      	mov	r2, r1
 8005440:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8005442:	4b3c      	ldr	r3, [pc, #240]	; (8005534 <BSP_TS_GetState+0x3a0>)
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	4619      	mov	r1, r3
 8005448:	4a3b      	ldr	r2, [pc, #236]	; (8005538 <BSP_TS_GetState+0x3a4>)
 800544a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800544c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005450:	fb03 f301 	mul.w	r3, r3, r1
 8005454:	0b1b      	lsrs	r3, r3, #12
 8005456:	b299      	uxth	r1, r3
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800545c:	3304      	adds	r3, #4
 800545e:	005b      	lsls	r3, r3, #1
 8005460:	4413      	add	r3, r2
 8005462:	460a      	mov	r2, r1
 8005464:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8005466:	4b35      	ldr	r3, [pc, #212]	; (800553c <BSP_TS_GetState+0x3a8>)
 8005468:	781b      	ldrb	r3, [r3, #0]
 800546a:	b298      	uxth	r0, r3
 800546c:	f107 010c 	add.w	r1, r7, #12
 8005470:	f107 0210 	add.w	r2, r7, #16
 8005474:	f107 0308 	add.w	r3, r7, #8
 8005478:	9300      	str	r3, [sp, #0]
 800547a:	460b      	mov	r3, r1
 800547c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800547e:	f7fb fa27 	bl	80008d0 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	b2d9      	uxtb	r1, r3
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800548a:	4413      	add	r3, r2
 800548c:	3316      	adds	r3, #22
 800548e:	460a      	mov	r2, r1
 8005490:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	b2d9      	uxtb	r1, r3
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800549a:	4413      	add	r3, r2
 800549c:	3320      	adds	r3, #32
 800549e:	460a      	mov	r2, r1
 80054a0:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	2b03      	cmp	r3, #3
 80054a6:	d827      	bhi.n	80054f8 <BSP_TS_GetState+0x364>
 80054a8:	a201      	add	r2, pc, #4	; (adr r2, 80054b0 <BSP_TS_GetState+0x31c>)
 80054aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ae:	bf00      	nop
 80054b0:	080054c1 	.word	0x080054c1
 80054b4:	080054cf 	.word	0x080054cf
 80054b8:	080054dd 	.word	0x080054dd
 80054bc:	080054eb 	.word	0x080054eb
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054c4:	4413      	add	r3, r2
 80054c6:	331b      	adds	r3, #27
 80054c8:	2201      	movs	r2, #1
 80054ca:	701a      	strb	r2, [r3, #0]
          break;
 80054cc:	e018      	b.n	8005500 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054d2:	4413      	add	r3, r2
 80054d4:	331b      	adds	r3, #27
 80054d6:	2202      	movs	r2, #2
 80054d8:	701a      	strb	r2, [r3, #0]
          break;
 80054da:	e011      	b.n	8005500 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054e0:	4413      	add	r3, r2
 80054e2:	331b      	adds	r3, #27
 80054e4:	2203      	movs	r2, #3
 80054e6:	701a      	strb	r2, [r3, #0]
          break;
 80054e8:	e00a      	b.n	8005500 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054ee:	4413      	add	r3, r2
 80054f0:	331b      	adds	r3, #27
 80054f2:	2200      	movs	r2, #0
 80054f4:	701a      	strb	r2, [r3, #0]
          break;
 80054f6:	e003      	b.n	8005500 <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 80054fe:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8005500:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005502:	3301      	adds	r3, #1
 8005504:	64bb      	str	r3, [r7, #72]	; 0x48
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	461a      	mov	r2, r3
 800550c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800550e:	4293      	cmp	r3, r2
 8005510:	f4ff ae61 	bcc.w	80051d6 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 f813 	bl	8005540 <BSP_TS_Get_GestureId>
 800551a:	4603      	mov	r3, r0
 800551c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8005520:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8005524:	4618      	mov	r0, r3
 8005526:	3754      	adds	r7, #84	; 0x54
 8005528:	46bd      	mov	sp, r7
 800552a:	bd90      	pop	{r4, r7, pc}
 800552c:	200005a0 	.word	0x200005a0
 8005530:	200005a8 	.word	0x200005a8
 8005534:	200005a2 	.word	0x200005a2
 8005538:	200005bc 	.word	0x200005bc
 800553c:	200005a5 	.word	0x200005a5

08005540 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8005548:	2300      	movs	r3, #0
 800554a:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 800554c:	2300      	movs	r3, #0
 800554e:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8005550:	4b3b      	ldr	r3, [pc, #236]	; (8005640 <BSP_TS_Get_GestureId+0x100>)
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	b29b      	uxth	r3, r3
 8005556:	f107 0208 	add.w	r2, r7, #8
 800555a:	4611      	mov	r1, r2
 800555c:	4618      	mov	r0, r3
 800555e:	f7fb f99e 	bl	800089e <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	2b49      	cmp	r3, #73	; 0x49
 8005566:	d05e      	beq.n	8005626 <BSP_TS_Get_GestureId+0xe6>
 8005568:	2b49      	cmp	r3, #73	; 0x49
 800556a:	d860      	bhi.n	800562e <BSP_TS_Get_GestureId+0xee>
 800556c:	2b1c      	cmp	r3, #28
 800556e:	d83f      	bhi.n	80055f0 <BSP_TS_Get_GestureId+0xb0>
 8005570:	2b1c      	cmp	r3, #28
 8005572:	d85c      	bhi.n	800562e <BSP_TS_Get_GestureId+0xee>
 8005574:	a201      	add	r2, pc, #4	; (adr r2, 800557c <BSP_TS_Get_GestureId+0x3c>)
 8005576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800557a:	bf00      	nop
 800557c:	080055f7 	.word	0x080055f7
 8005580:	0800562f 	.word	0x0800562f
 8005584:	0800562f 	.word	0x0800562f
 8005588:	0800562f 	.word	0x0800562f
 800558c:	0800562f 	.word	0x0800562f
 8005590:	0800562f 	.word	0x0800562f
 8005594:	0800562f 	.word	0x0800562f
 8005598:	0800562f 	.word	0x0800562f
 800559c:	0800562f 	.word	0x0800562f
 80055a0:	0800562f 	.word	0x0800562f
 80055a4:	0800562f 	.word	0x0800562f
 80055a8:	0800562f 	.word	0x0800562f
 80055ac:	0800562f 	.word	0x0800562f
 80055b0:	0800562f 	.word	0x0800562f
 80055b4:	0800562f 	.word	0x0800562f
 80055b8:	0800562f 	.word	0x0800562f
 80055bc:	080055ff 	.word	0x080055ff
 80055c0:	0800562f 	.word	0x0800562f
 80055c4:	0800562f 	.word	0x0800562f
 80055c8:	0800562f 	.word	0x0800562f
 80055cc:	08005607 	.word	0x08005607
 80055d0:	0800562f 	.word	0x0800562f
 80055d4:	0800562f 	.word	0x0800562f
 80055d8:	0800562f 	.word	0x0800562f
 80055dc:	0800560f 	.word	0x0800560f
 80055e0:	0800562f 	.word	0x0800562f
 80055e4:	0800562f 	.word	0x0800562f
 80055e8:	0800562f 	.word	0x0800562f
 80055ec:	08005617 	.word	0x08005617
 80055f0:	2b40      	cmp	r3, #64	; 0x40
 80055f2:	d014      	beq.n	800561e <BSP_TS_Get_GestureId+0xde>
 80055f4:	e01b      	b.n	800562e <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80055fc:	e01a      	b.n	8005634 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2201      	movs	r2, #1
 8005602:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005604:	e016      	b.n	8005634 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2202      	movs	r2, #2
 800560a:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 800560c:	e012      	b.n	8005634 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2203      	movs	r2, #3
 8005612:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005614:	e00e      	b.n	8005634 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2204      	movs	r2, #4
 800561a:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 800561c:	e00a      	b.n	8005634 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2205      	movs	r2, #5
 8005622:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005624:	e006      	b.n	8005634 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2206      	movs	r2, #6
 800562a:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 800562c:	e002      	b.n	8005634 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	73fb      	strb	r3, [r7, #15]
      break;
 8005632:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8005634:	7bfb      	ldrb	r3, [r7, #15]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	200005a5 	.word	0x200005a5

08005644 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800564a:	4b11      	ldr	r3, [pc, #68]	; (8005690 <HAL_MspInit+0x4c>)
 800564c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564e:	4a10      	ldr	r2, [pc, #64]	; (8005690 <HAL_MspInit+0x4c>)
 8005650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005654:	6413      	str	r3, [r2, #64]	; 0x40
 8005656:	4b0e      	ldr	r3, [pc, #56]	; (8005690 <HAL_MspInit+0x4c>)
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800565e:	607b      	str	r3, [r7, #4]
 8005660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005662:	4b0b      	ldr	r3, [pc, #44]	; (8005690 <HAL_MspInit+0x4c>)
 8005664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005666:	4a0a      	ldr	r2, [pc, #40]	; (8005690 <HAL_MspInit+0x4c>)
 8005668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800566c:	6453      	str	r3, [r2, #68]	; 0x44
 800566e:	4b08      	ldr	r3, [pc, #32]	; (8005690 <HAL_MspInit+0x4c>)
 8005670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005676:	603b      	str	r3, [r7, #0]
 8005678:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800567a:	2200      	movs	r2, #0
 800567c:	210f      	movs	r1, #15
 800567e:	f06f 0001 	mvn.w	r0, #1
 8005682:	f001 faf5 	bl	8006c70 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005686:	bf00      	nop
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	40023800 	.word	0x40023800

08005694 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b08c      	sub	sp, #48	; 0x30
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800569c:	f107 031c 	add.w	r3, r7, #28
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	605a      	str	r2, [r3, #4]
 80056a6:	609a      	str	r2, [r3, #8]
 80056a8:	60da      	str	r2, [r3, #12]
 80056aa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a2a      	ldr	r2, [pc, #168]	; (800575c <HAL_ADC_MspInit+0xc8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d124      	bne.n	8005700 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80056b6:	4b2a      	ldr	r3, [pc, #168]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 80056b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ba:	4a29      	ldr	r2, [pc, #164]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 80056bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056c0:	6453      	str	r3, [r2, #68]	; 0x44
 80056c2:	4b27      	ldr	r3, [pc, #156]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 80056c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ca:	61bb      	str	r3, [r7, #24]
 80056cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056ce:	4b24      	ldr	r3, [pc, #144]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 80056d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d2:	4a23      	ldr	r2, [pc, #140]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 80056d4:	f043 0301 	orr.w	r3, r3, #1
 80056d8:	6313      	str	r3, [r2, #48]	; 0x30
 80056da:	4b21      	ldr	r3, [pc, #132]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 80056dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80056e6:	2301      	movs	r3, #1
 80056e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80056ea:	2303      	movs	r3, #3
 80056ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056f2:	f107 031c 	add.w	r3, r7, #28
 80056f6:	4619      	mov	r1, r3
 80056f8:	481a      	ldr	r0, [pc, #104]	; (8005764 <HAL_ADC_MspInit+0xd0>)
 80056fa:	f002 f9af 	bl	8007a5c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80056fe:	e029      	b.n	8005754 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a18      	ldr	r2, [pc, #96]	; (8005768 <HAL_ADC_MspInit+0xd4>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d124      	bne.n	8005754 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800570a:	4b15      	ldr	r3, [pc, #84]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 800570c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800570e:	4a14      	ldr	r2, [pc, #80]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 8005710:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005714:	6453      	str	r3, [r2, #68]	; 0x44
 8005716:	4b12      	ldr	r3, [pc, #72]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 8005718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800571a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800571e:	613b      	str	r3, [r7, #16]
 8005720:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005722:	4b0f      	ldr	r3, [pc, #60]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 8005724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005726:	4a0e      	ldr	r2, [pc, #56]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 8005728:	f043 0320 	orr.w	r3, r3, #32
 800572c:	6313      	str	r3, [r2, #48]	; 0x30
 800572e:	4b0c      	ldr	r3, [pc, #48]	; (8005760 <HAL_ADC_MspInit+0xcc>)
 8005730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005732:	f003 0320 	and.w	r3, r3, #32
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 800573a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800573e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005740:	2303      	movs	r3, #3
 8005742:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005744:	2300      	movs	r3, #0
 8005746:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005748:	f107 031c 	add.w	r3, r7, #28
 800574c:	4619      	mov	r1, r3
 800574e:	4807      	ldr	r0, [pc, #28]	; (800576c <HAL_ADC_MspInit+0xd8>)
 8005750:	f002 f984 	bl	8007a5c <HAL_GPIO_Init>
}
 8005754:	bf00      	nop
 8005756:	3730      	adds	r7, #48	; 0x30
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40012000 	.word	0x40012000
 8005760:	40023800 	.word	0x40023800
 8005764:	40020000 	.word	0x40020000
 8005768:	40012200 	.word	0x40012200
 800576c:	40021400 	.word	0x40021400

08005770 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b08a      	sub	sp, #40	; 0x28
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005778:	f107 0314 	add.w	r3, r7, #20
 800577c:	2200      	movs	r2, #0
 800577e:	601a      	str	r2, [r3, #0]
 8005780:	605a      	str	r2, [r3, #4]
 8005782:	609a      	str	r2, [r3, #8]
 8005784:	60da      	str	r2, [r3, #12]
 8005786:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a19      	ldr	r2, [pc, #100]	; (80057f4 <HAL_DAC_MspInit+0x84>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d12b      	bne.n	80057ea <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8005792:	4b19      	ldr	r3, [pc, #100]	; (80057f8 <HAL_DAC_MspInit+0x88>)
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	4a18      	ldr	r2, [pc, #96]	; (80057f8 <HAL_DAC_MspInit+0x88>)
 8005798:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800579c:	6413      	str	r3, [r2, #64]	; 0x40
 800579e:	4b16      	ldr	r3, [pc, #88]	; (80057f8 <HAL_DAC_MspInit+0x88>)
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057a6:	613b      	str	r3, [r7, #16]
 80057a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80057aa:	4b13      	ldr	r3, [pc, #76]	; (80057f8 <HAL_DAC_MspInit+0x88>)
 80057ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ae:	4a12      	ldr	r2, [pc, #72]	; (80057f8 <HAL_DAC_MspInit+0x88>)
 80057b0:	f043 0301 	orr.w	r3, r3, #1
 80057b4:	6313      	str	r3, [r2, #48]	; 0x30
 80057b6:	4b10      	ldr	r3, [pc, #64]	; (80057f8 <HAL_DAC_MspInit+0x88>)
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	60fb      	str	r3, [r7, #12]
 80057c0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80057c2:	2310      	movs	r3, #16
 80057c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057c6:	2303      	movs	r3, #3
 80057c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057ca:	2300      	movs	r3, #0
 80057cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057ce:	f107 0314 	add.w	r3, r7, #20
 80057d2:	4619      	mov	r1, r3
 80057d4:	4809      	ldr	r0, [pc, #36]	; (80057fc <HAL_DAC_MspInit+0x8c>)
 80057d6:	f002 f941 	bl	8007a5c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80057da:	2200      	movs	r2, #0
 80057dc:	210f      	movs	r1, #15
 80057de:	2036      	movs	r0, #54	; 0x36
 80057e0:	f001 fa46 	bl	8006c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80057e4:	2036      	movs	r0, #54	; 0x36
 80057e6:	f001 fa5f 	bl	8006ca8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80057ea:	bf00      	nop
 80057ec:	3728      	adds	r7, #40	; 0x28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	40007400 	.word	0x40007400
 80057f8:	40023800 	.word	0x40023800
 80057fc:	40020000 	.word	0x40020000

08005800 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a0d      	ldr	r2, [pc, #52]	; (8005844 <HAL_DMA2D_MspInit+0x44>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d113      	bne.n	800583a <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8005812:	4b0d      	ldr	r3, [pc, #52]	; (8005848 <HAL_DMA2D_MspInit+0x48>)
 8005814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005816:	4a0c      	ldr	r2, [pc, #48]	; (8005848 <HAL_DMA2D_MspInit+0x48>)
 8005818:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800581c:	6313      	str	r3, [r2, #48]	; 0x30
 800581e:	4b0a      	ldr	r3, [pc, #40]	; (8005848 <HAL_DMA2D_MspInit+0x48>)
 8005820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005822:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800582a:	2200      	movs	r2, #0
 800582c:	2105      	movs	r1, #5
 800582e:	205a      	movs	r0, #90	; 0x5a
 8005830:	f001 fa1e 	bl	8006c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8005834:	205a      	movs	r0, #90	; 0x5a
 8005836:	f001 fa37 	bl	8006ca8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800583a:	bf00      	nop
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	4002b000 	.word	0x4002b000
 8005848:	40023800 	.word	0x40023800

0800584c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b0ac      	sub	sp, #176	; 0xb0
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005854:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005858:	2200      	movs	r2, #0
 800585a:	601a      	str	r2, [r3, #0]
 800585c:	605a      	str	r2, [r3, #4]
 800585e:	609a      	str	r2, [r3, #8]
 8005860:	60da      	str	r2, [r3, #12]
 8005862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005864:	f107 0318 	add.w	r3, r7, #24
 8005868:	2284      	movs	r2, #132	; 0x84
 800586a:	2100      	movs	r1, #0
 800586c:	4618      	mov	r0, r3
 800586e:	f009 fddd 	bl	800f42c <memset>
  if(hi2c->Instance==I2C1)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a44      	ldr	r2, [pc, #272]	; (8005988 <HAL_I2C_MspInit+0x13c>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d13d      	bne.n	80058f8 <HAL_I2C_MspInit+0xac>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800587c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005880:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005882:	2300      	movs	r3, #0
 8005884:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005886:	f107 0318 	add.w	r3, r7, #24
 800588a:	4618      	mov	r0, r3
 800588c:	f004 faa8 	bl	8009de0 <HAL_RCCEx_PeriphCLKConfig>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8005896:	f7fe f841 	bl	800391c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800589a:	4b3c      	ldr	r3, [pc, #240]	; (800598c <HAL_I2C_MspInit+0x140>)
 800589c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800589e:	4a3b      	ldr	r2, [pc, #236]	; (800598c <HAL_I2C_MspInit+0x140>)
 80058a0:	f043 0302 	orr.w	r3, r3, #2
 80058a4:	6313      	str	r3, [r2, #48]	; 0x30
 80058a6:	4b39      	ldr	r3, [pc, #228]	; (800598c <HAL_I2C_MspInit+0x140>)
 80058a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	617b      	str	r3, [r7, #20]
 80058b0:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80058b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80058b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058ba:	2312      	movs	r3, #18
 80058bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058c0:	2300      	movs	r3, #0
 80058c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058c6:	2303      	movs	r3, #3
 80058c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80058cc:	2304      	movs	r3, #4
 80058ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80058d6:	4619      	mov	r1, r3
 80058d8:	482d      	ldr	r0, [pc, #180]	; (8005990 <HAL_I2C_MspInit+0x144>)
 80058da:	f002 f8bf 	bl	8007a5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80058de:	4b2b      	ldr	r3, [pc, #172]	; (800598c <HAL_I2C_MspInit+0x140>)
 80058e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e2:	4a2a      	ldr	r2, [pc, #168]	; (800598c <HAL_I2C_MspInit+0x140>)
 80058e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80058e8:	6413      	str	r3, [r2, #64]	; 0x40
 80058ea:	4b28      	ldr	r3, [pc, #160]	; (800598c <HAL_I2C_MspInit+0x140>)
 80058ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058f2:	613b      	str	r3, [r7, #16]
 80058f4:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80058f6:	e042      	b.n	800597e <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a25      	ldr	r2, [pc, #148]	; (8005994 <HAL_I2C_MspInit+0x148>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d13d      	bne.n	800597e <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8005902:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005906:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8005908:	2300      	movs	r3, #0
 800590a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800590e:	f107 0318 	add.w	r3, r7, #24
 8005912:	4618      	mov	r0, r3
 8005914:	f004 fa64 	bl	8009de0 <HAL_RCCEx_PeriphCLKConfig>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d001      	beq.n	8005922 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800591e:	f7fd fffd 	bl	800391c <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8005922:	4b1a      	ldr	r3, [pc, #104]	; (800598c <HAL_I2C_MspInit+0x140>)
 8005924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005926:	4a19      	ldr	r2, [pc, #100]	; (800598c <HAL_I2C_MspInit+0x140>)
 8005928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800592c:	6313      	str	r3, [r2, #48]	; 0x30
 800592e:	4b17      	ldr	r3, [pc, #92]	; (800598c <HAL_I2C_MspInit+0x140>)
 8005930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005936:	60fb      	str	r3, [r7, #12]
 8005938:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800593a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800593e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005942:	2312      	movs	r3, #18
 8005944:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005948:	2301      	movs	r3, #1
 800594a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800594e:	2303      	movs	r3, #3
 8005950:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005954:	2304      	movs	r3, #4
 8005956:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800595a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800595e:	4619      	mov	r1, r3
 8005960:	480d      	ldr	r0, [pc, #52]	; (8005998 <HAL_I2C_MspInit+0x14c>)
 8005962:	f002 f87b 	bl	8007a5c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8005966:	4b09      	ldr	r3, [pc, #36]	; (800598c <HAL_I2C_MspInit+0x140>)
 8005968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596a:	4a08      	ldr	r2, [pc, #32]	; (800598c <HAL_I2C_MspInit+0x140>)
 800596c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005970:	6413      	str	r3, [r2, #64]	; 0x40
 8005972:	4b06      	ldr	r3, [pc, #24]	; (800598c <HAL_I2C_MspInit+0x140>)
 8005974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005976:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800597a:	60bb      	str	r3, [r7, #8]
 800597c:	68bb      	ldr	r3, [r7, #8]
}
 800597e:	bf00      	nop
 8005980:	37b0      	adds	r7, #176	; 0xb0
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	40005400 	.word	0x40005400
 800598c:	40023800 	.word	0x40023800
 8005990:	40020400 	.word	0x40020400
 8005994:	40005c00 	.word	0x40005c00
 8005998:	40021c00 	.word	0x40021c00

0800599c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a15      	ldr	r2, [pc, #84]	; (8005a00 <HAL_I2C_MspDeInit+0x64>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d110      	bne.n	80059d0 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80059ae:	4b15      	ldr	r3, [pc, #84]	; (8005a04 <HAL_I2C_MspDeInit+0x68>)
 80059b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b2:	4a14      	ldr	r2, [pc, #80]	; (8005a04 <HAL_I2C_MspDeInit+0x68>)
 80059b4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80059b8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80059ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80059be:	4812      	ldr	r0, [pc, #72]	; (8005a08 <HAL_I2C_MspDeInit+0x6c>)
 80059c0:	f002 f9f8 	bl	8007db4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80059c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80059c8:	480f      	ldr	r0, [pc, #60]	; (8005a08 <HAL_I2C_MspDeInit+0x6c>)
 80059ca:	f002 f9f3 	bl	8007db4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 80059ce:	e013      	b.n	80059f8 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a0d      	ldr	r2, [pc, #52]	; (8005a0c <HAL_I2C_MspDeInit+0x70>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d10e      	bne.n	80059f8 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 80059da:	4b0a      	ldr	r3, [pc, #40]	; (8005a04 <HAL_I2C_MspDeInit+0x68>)
 80059dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059de:	4a09      	ldr	r2, [pc, #36]	; (8005a04 <HAL_I2C_MspDeInit+0x68>)
 80059e0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80059e4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 80059e6:	2180      	movs	r1, #128	; 0x80
 80059e8:	4809      	ldr	r0, [pc, #36]	; (8005a10 <HAL_I2C_MspDeInit+0x74>)
 80059ea:	f002 f9e3 	bl	8007db4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 80059ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80059f2:	4807      	ldr	r0, [pc, #28]	; (8005a10 <HAL_I2C_MspDeInit+0x74>)
 80059f4:	f002 f9de 	bl	8007db4 <HAL_GPIO_DeInit>
}
 80059f8:	bf00      	nop
 80059fa:	3708      	adds	r7, #8
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	40005400 	.word	0x40005400
 8005a04:	40023800 	.word	0x40023800
 8005a08:	40020400 	.word	0x40020400
 8005a0c:	40005c00 	.word	0x40005c00
 8005a10:	40021c00 	.word	0x40021c00

08005a14 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b0ae      	sub	sp, #184	; 0xb8
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a1c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005a20:	2200      	movs	r2, #0
 8005a22:	601a      	str	r2, [r3, #0]
 8005a24:	605a      	str	r2, [r3, #4]
 8005a26:	609a      	str	r2, [r3, #8]
 8005a28:	60da      	str	r2, [r3, #12]
 8005a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005a2c:	f107 0320 	add.w	r3, r7, #32
 8005a30:	2284      	movs	r2, #132	; 0x84
 8005a32:	2100      	movs	r1, #0
 8005a34:	4618      	mov	r0, r3
 8005a36:	f009 fcf9 	bl	800f42c <memset>
  if(hltdc->Instance==LTDC)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a6f      	ldr	r2, [pc, #444]	; (8005bfc <HAL_LTDC_MspInit+0x1e8>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	f040 80d6 	bne.w	8005bf2 <HAL_LTDC_MspInit+0x1de>
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8005a46:	2308      	movs	r3, #8
 8005a48:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8005a4a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8005a4e:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8005a50:	2305      	movs	r3, #5
 8005a52:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8005a54:	2302      	movs	r3, #2
 8005a56:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8005a60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a64:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005a66:	f107 0320 	add.w	r3, r7, #32
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f004 f9b8 	bl	8009de0 <HAL_RCCEx_PeriphCLKConfig>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <HAL_LTDC_MspInit+0x66>
    {
      Error_Handler();
 8005a76:	f7fd ff51 	bl	800391c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8005a7a:	4b61      	ldr	r3, [pc, #388]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a7e:	4a60      	ldr	r2, [pc, #384]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005a80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005a84:	6453      	str	r3, [r2, #68]	; 0x44
 8005a86:	4b5e      	ldr	r3, [pc, #376]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a8a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a8e:	61fb      	str	r3, [r7, #28]
 8005a90:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005a92:	4b5b      	ldr	r3, [pc, #364]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a96:	4a5a      	ldr	r2, [pc, #360]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005a98:	f043 0310 	orr.w	r3, r3, #16
 8005a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a9e:	4b58      	ldr	r3, [pc, #352]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa2:	f003 0310 	and.w	r3, r3, #16
 8005aa6:	61bb      	str	r3, [r7, #24]
 8005aa8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8005aaa:	4b55      	ldr	r3, [pc, #340]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aae:	4a54      	ldr	r2, [pc, #336]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005ab0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8005ab6:	4b52      	ldr	r3, [pc, #328]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005abe:	617b      	str	r3, [r7, #20]
 8005ac0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8005ac2:	4b4f      	ldr	r3, [pc, #316]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac6:	4a4e      	ldr	r2, [pc, #312]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005ac8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005acc:	6313      	str	r3, [r2, #48]	; 0x30
 8005ace:	4b4c      	ldr	r3, [pc, #304]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ad6:	613b      	str	r3, [r7, #16]
 8005ad8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005ada:	4b49      	ldr	r3, [pc, #292]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ade:	4a48      	ldr	r2, [pc, #288]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005ae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8005ae6:	4b46      	ldr	r3, [pc, #280]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aee:	60fb      	str	r3, [r7, #12]
 8005af0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005af2:	4b43      	ldr	r3, [pc, #268]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af6:	4a42      	ldr	r2, [pc, #264]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005af8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005afc:	6313      	str	r3, [r2, #48]	; 0x30
 8005afe:	4b40      	ldr	r3, [pc, #256]	; (8005c00 <HAL_LTDC_MspInit+0x1ec>)
 8005b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b06:	60bb      	str	r3, [r7, #8]
 8005b08:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8005b0a:	2310      	movs	r3, #16
 8005b0c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b10:	2302      	movs	r3, #2
 8005b12:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b16:	2300      	movs	r3, #0
 8005b18:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005b22:	230e      	movs	r3, #14
 8005b24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8005b28:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	4835      	ldr	r0, [pc, #212]	; (8005c04 <HAL_LTDC_MspInit+0x1f0>)
 8005b30:	f001 ff94 	bl	8007a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8005b34:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8005b38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b42:	2300      	movs	r3, #0
 8005b44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005b4e:	230e      	movs	r3, #14
 8005b50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8005b54:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005b58:	4619      	mov	r1, r3
 8005b5a:	482b      	ldr	r0, [pc, #172]	; (8005c08 <HAL_LTDC_MspInit+0x1f4>)
 8005b5c:	f001 ff7e 	bl	8007a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8005b60:	23f7      	movs	r3, #247	; 0xf7
 8005b62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b66:	2302      	movs	r3, #2
 8005b68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b72:	2300      	movs	r3, #0
 8005b74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005b78:	230e      	movs	r3, #14
 8005b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8005b7e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005b82:	4619      	mov	r1, r3
 8005b84:	4821      	ldr	r0, [pc, #132]	; (8005c0c <HAL_LTDC_MspInit+0x1f8>)
 8005b86:	f001 ff69 	bl	8007a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8005b8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b92:	2302      	movs	r3, #2
 8005b94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8005ba4:	2309      	movs	r3, #9
 8005ba6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8005baa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005bae:	4619      	mov	r1, r3
 8005bb0:	4817      	ldr	r0, [pc, #92]	; (8005c10 <HAL_LTDC_MspInit+0x1fc>)
 8005bb2:	f001 ff53 	bl	8007a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8005bb6:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8005bba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005bd0:	230e      	movs	r3, #14
 8005bd2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005bd6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005bda:	4619      	mov	r1, r3
 8005bdc:	480d      	ldr	r0, [pc, #52]	; (8005c14 <HAL_LTDC_MspInit+0x200>)
 8005bde:	f001 ff3d 	bl	8007a5c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8005be2:	2200      	movs	r2, #0
 8005be4:	2105      	movs	r1, #5
 8005be6:	2058      	movs	r0, #88	; 0x58
 8005be8:	f001 f842 	bl	8006c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8005bec:	2058      	movs	r0, #88	; 0x58
 8005bee:	f001 f85b 	bl	8006ca8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8005bf2:	bf00      	nop
 8005bf4:	37b8      	adds	r7, #184	; 0xb8
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	40016800 	.word	0x40016800
 8005c00:	40023800 	.word	0x40023800
 8005c04:	40021000 	.word	0x40021000
 8005c08:	40022400 	.word	0x40022400
 8005c0c:	40022800 	.word	0x40022800
 8005c10:	40021800 	.word	0x40021800
 8005c14:	40022000 	.word	0x40022000

08005c18 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b0a4      	sub	sp, #144	; 0x90
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005c20:	f107 030c 	add.w	r3, r7, #12
 8005c24:	2284      	movs	r2, #132	; 0x84
 8005c26:	2100      	movs	r1, #0
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f009 fbff 	bl	800f42c <memset>
  if(hrtc->Instance==RTC)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a0e      	ldr	r2, [pc, #56]	; (8005c6c <HAL_RTC_MspInit+0x54>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d114      	bne.n	8005c62 <HAL_RTC_MspInit+0x4a>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005c38:	2320      	movs	r3, #32
 8005c3a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005c3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c40:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c42:	f107 030c 	add.w	r3, r7, #12
 8005c46:	4618      	mov	r0, r3
 8005c48:	f004 f8ca 	bl	8009de0 <HAL_RCCEx_PeriphCLKConfig>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d001      	beq.n	8005c56 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8005c52:	f7fd fe63 	bl	800391c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005c56:	4b06      	ldr	r3, [pc, #24]	; (8005c70 <HAL_RTC_MspInit+0x58>)
 8005c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c5a:	4a05      	ldr	r2, [pc, #20]	; (8005c70 <HAL_RTC_MspInit+0x58>)
 8005c5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c60:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005c62:	bf00      	nop
 8005c64:	3790      	adds	r7, #144	; 0x90
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	40002800 	.word	0x40002800
 8005c70:	40023800 	.word	0x40023800

08005c74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b08a      	sub	sp, #40	; 0x28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c7c:	f107 0314 	add.w	r3, r7, #20
 8005c80:	2200      	movs	r2, #0
 8005c82:	601a      	str	r2, [r3, #0]
 8005c84:	605a      	str	r2, [r3, #4]
 8005c86:	609a      	str	r2, [r3, #8]
 8005c88:	60da      	str	r2, [r3, #12]
 8005c8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a25      	ldr	r2, [pc, #148]	; (8005d28 <HAL_SPI_MspInit+0xb4>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d144      	bne.n	8005d20 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005c96:	4b25      	ldr	r3, [pc, #148]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9a:	4a24      	ldr	r2, [pc, #144]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ca0:	6413      	str	r3, [r2, #64]	; 0x40
 8005ca2:	4b22      	ldr	r3, [pc, #136]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005caa:	613b      	str	r3, [r7, #16]
 8005cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005cae:	4b1f      	ldr	r3, [pc, #124]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb2:	4a1e      	ldr	r2, [pc, #120]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8005cba:	4b1c      	ldr	r3, [pc, #112]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cc6:	4b19      	ldr	r3, [pc, #100]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cca:	4a18      	ldr	r2, [pc, #96]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005ccc:	f043 0302 	orr.w	r3, r3, #2
 8005cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8005cd2:	4b16      	ldr	r3, [pc, #88]	; (8005d2c <HAL_SPI_MspInit+0xb8>)
 8005cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	60bb      	str	r3, [r7, #8]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cea:	2303      	movs	r3, #3
 8005cec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005cee:	2305      	movs	r3, #5
 8005cf0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005cf2:	f107 0314 	add.w	r3, r7, #20
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	480d      	ldr	r0, [pc, #52]	; (8005d30 <HAL_SPI_MspInit+0xbc>)
 8005cfa:	f001 feaf 	bl	8007a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8005cfe:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d04:	2302      	movs	r3, #2
 8005d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005d10:	2305      	movs	r3, #5
 8005d12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d14:	f107 0314 	add.w	r3, r7, #20
 8005d18:	4619      	mov	r1, r3
 8005d1a:	4806      	ldr	r0, [pc, #24]	; (8005d34 <HAL_SPI_MspInit+0xc0>)
 8005d1c:	f001 fe9e 	bl	8007a5c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005d20:	bf00      	nop
 8005d22:	3728      	adds	r7, #40	; 0x28
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	40003800 	.word	0x40003800
 8005d2c:	40023800 	.word	0x40023800
 8005d30:	40022000 	.word	0x40022000
 8005d34:	40020400 	.word	0x40020400

08005d38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b08e      	sub	sp, #56	; 0x38
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d44:	2200      	movs	r2, #0
 8005d46:	601a      	str	r2, [r3, #0]
 8005d48:	605a      	str	r2, [r3, #4]
 8005d4a:	609a      	str	r2, [r3, #8]
 8005d4c:	60da      	str	r2, [r3, #12]
 8005d4e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a3b      	ldr	r2, [pc, #236]	; (8005e44 <HAL_TIM_Base_MspInit+0x10c>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d10c      	bne.n	8005d74 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005d5a:	4b3b      	ldr	r3, [pc, #236]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d5e:	4a3a      	ldr	r2, [pc, #232]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005d60:	f043 0301 	orr.w	r3, r3, #1
 8005d64:	6453      	str	r3, [r2, #68]	; 0x44
 8005d66:	4b38      	ldr	r3, [pc, #224]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d6a:	f003 0301 	and.w	r3, r3, #1
 8005d6e:	623b      	str	r3, [r7, #32]
 8005d70:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005d72:	e062      	b.n	8005e3a <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM2)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d7c:	d10c      	bne.n	8005d98 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005d7e:	4b32      	ldr	r3, [pc, #200]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d82:	4a31      	ldr	r2, [pc, #196]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005d84:	f043 0301 	orr.w	r3, r3, #1
 8005d88:	6413      	str	r3, [r2, #64]	; 0x40
 8005d8a:	4b2f      	ldr	r3, [pc, #188]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	61fb      	str	r3, [r7, #28]
 8005d94:	69fb      	ldr	r3, [r7, #28]
}
 8005d96:	e050      	b.n	8005e3a <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM3)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a2b      	ldr	r2, [pc, #172]	; (8005e4c <HAL_TIM_Base_MspInit+0x114>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d10c      	bne.n	8005dbc <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005da2:	4b29      	ldr	r3, [pc, #164]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da6:	4a28      	ldr	r2, [pc, #160]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005da8:	f043 0302 	orr.w	r3, r3, #2
 8005dac:	6413      	str	r3, [r2, #64]	; 0x40
 8005dae:	4b26      	ldr	r3, [pc, #152]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	61bb      	str	r3, [r7, #24]
 8005db8:	69bb      	ldr	r3, [r7, #24]
}
 8005dba:	e03e      	b.n	8005e3a <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM5)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a23      	ldr	r2, [pc, #140]	; (8005e50 <HAL_TIM_Base_MspInit+0x118>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d10c      	bne.n	8005de0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005dc6:	4b20      	ldr	r3, [pc, #128]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dca:	4a1f      	ldr	r2, [pc, #124]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005dcc:	f043 0308 	orr.w	r3, r3, #8
 8005dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8005dd2:	4b1d      	ldr	r3, [pc, #116]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd6:	f003 0308 	and.w	r3, r3, #8
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	697b      	ldr	r3, [r7, #20]
}
 8005dde:	e02c      	b.n	8005e3a <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM8)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a1b      	ldr	r2, [pc, #108]	; (8005e54 <HAL_TIM_Base_MspInit+0x11c>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d127      	bne.n	8005e3a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005dea:	4b17      	ldr	r3, [pc, #92]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dee:	4a16      	ldr	r2, [pc, #88]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005df0:	f043 0302 	orr.w	r3, r3, #2
 8005df4:	6453      	str	r3, [r2, #68]	; 0x44
 8005df6:	4b14      	ldr	r3, [pc, #80]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	613b      	str	r3, [r7, #16]
 8005e00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005e02:	4b11      	ldr	r3, [pc, #68]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e06:	4a10      	ldr	r2, [pc, #64]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8005e0e:	4b0e      	ldr	r3, [pc, #56]	; (8005e48 <HAL_TIM_Base_MspInit+0x110>)
 8005e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e16:	60fb      	str	r3, [r7, #12]
 8005e18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005e1a:	2304      	movs	r3, #4
 8005e1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e1e:	2302      	movs	r3, #2
 8005e20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e26:	2300      	movs	r3, #0
 8005e28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005e2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e32:	4619      	mov	r1, r3
 8005e34:	4808      	ldr	r0, [pc, #32]	; (8005e58 <HAL_TIM_Base_MspInit+0x120>)
 8005e36:	f001 fe11 	bl	8007a5c <HAL_GPIO_Init>
}
 8005e3a:	bf00      	nop
 8005e3c:	3738      	adds	r7, #56	; 0x38
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop
 8005e44:	40010000 	.word	0x40010000
 8005e48:	40023800 	.word	0x40023800
 8005e4c:	40000400 	.word	0x40000400
 8005e50:	40000c00 	.word	0x40000c00
 8005e54:	40010400 	.word	0x40010400
 8005e58:	40022000 	.word	0x40022000

08005e5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b0b0      	sub	sp, #192	; 0xc0
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e64:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]
 8005e6c:	605a      	str	r2, [r3, #4]
 8005e6e:	609a      	str	r2, [r3, #8]
 8005e70:	60da      	str	r2, [r3, #12]
 8005e72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005e74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e78:	2284      	movs	r2, #132	; 0x84
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f009 fad5 	bl	800f42c <memset>
  if(huart->Instance==UART7)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a79      	ldr	r2, [pc, #484]	; (800606c <HAL_UART_MspInit+0x210>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d13d      	bne.n	8005f08 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8005e8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e90:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8005e92:	2300      	movs	r3, #0
 8005e94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005e98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f003 ff9f 	bl	8009de0 <HAL_RCCEx_PeriphCLKConfig>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d001      	beq.n	8005eac <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8005ea8:	f7fd fd38 	bl	800391c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8005eac:	4b70      	ldr	r3, [pc, #448]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb0:	4a6f      	ldr	r2, [pc, #444]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005eb2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005eb6:	6413      	str	r3, [r2, #64]	; 0x40
 8005eb8:	4b6d      	ldr	r3, [pc, #436]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ebc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005ec0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005ec4:	4b6a      	ldr	r3, [pc, #424]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec8:	4a69      	ldr	r2, [pc, #420]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005eca:	f043 0320 	orr.w	r3, r3, #32
 8005ece:	6313      	str	r3, [r2, #48]	; 0x30
 8005ed0:	4b67      	ldr	r3, [pc, #412]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed4:	f003 0320 	and.w	r3, r3, #32
 8005ed8:	623b      	str	r3, [r7, #32]
 8005eda:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8005edc:	23c0      	movs	r3, #192	; 0xc0
 8005ede:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ee2:	2302      	movs	r3, #2
 8005ee4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8005ef4:	2308      	movs	r3, #8
 8005ef6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005efa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005efe:	4619      	mov	r1, r3
 8005f00:	485c      	ldr	r0, [pc, #368]	; (8006074 <HAL_UART_MspInit+0x218>)
 8005f02:	f001 fdab 	bl	8007a5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005f06:	e0ac      	b.n	8006062 <HAL_UART_MspInit+0x206>
  else if(huart->Instance==USART1)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a5a      	ldr	r2, [pc, #360]	; (8006078 <HAL_UART_MspInit+0x21c>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d165      	bne.n	8005fde <HAL_UART_MspInit+0x182>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005f12:	2340      	movs	r3, #64	; 0x40
 8005f14:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005f16:	2300      	movs	r3, #0
 8005f18:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005f1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f003 ff5e 	bl	8009de0 <HAL_RCCEx_PeriphCLKConfig>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d001      	beq.n	8005f2e <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8005f2a:	f7fd fcf7 	bl	800391c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005f2e:	4b50      	ldr	r3, [pc, #320]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f32:	4a4f      	ldr	r2, [pc, #316]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f34:	f043 0310 	orr.w	r3, r3, #16
 8005f38:	6453      	str	r3, [r2, #68]	; 0x44
 8005f3a:	4b4d      	ldr	r3, [pc, #308]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f3e:	f003 0310 	and.w	r3, r3, #16
 8005f42:	61fb      	str	r3, [r7, #28]
 8005f44:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f46:	4b4a      	ldr	r3, [pc, #296]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4a:	4a49      	ldr	r2, [pc, #292]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f4c:	f043 0302 	orr.w	r3, r3, #2
 8005f50:	6313      	str	r3, [r2, #48]	; 0x30
 8005f52:	4b47      	ldr	r3, [pc, #284]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	61bb      	str	r3, [r7, #24]
 8005f5c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f5e:	4b44      	ldr	r3, [pc, #272]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f62:	4a43      	ldr	r2, [pc, #268]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f64:	f043 0301 	orr.w	r3, r3, #1
 8005f68:	6313      	str	r3, [r2, #48]	; 0x30
 8005f6a:	4b41      	ldr	r3, [pc, #260]	; (8006070 <HAL_UART_MspInit+0x214>)
 8005f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	617b      	str	r3, [r7, #20]
 8005f74:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8005f76:	2380      	movs	r3, #128	; 0x80
 8005f78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f82:	2300      	movs	r3, #0
 8005f84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005f8e:	2307      	movs	r3, #7
 8005f90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8005f94:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005f98:	4619      	mov	r1, r3
 8005f9a:	4838      	ldr	r0, [pc, #224]	; (800607c <HAL_UART_MspInit+0x220>)
 8005f9c:	f001 fd5e 	bl	8007a5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8005fa0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005fa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fa8:	2302      	movs	r3, #2
 8005faa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005fba:	2307      	movs	r3, #7
 8005fbc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8005fc0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	482e      	ldr	r0, [pc, #184]	; (8006080 <HAL_UART_MspInit+0x224>)
 8005fc8:	f001 fd48 	bl	8007a5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005fcc:	2200      	movs	r2, #0
 8005fce:	2105      	movs	r1, #5
 8005fd0:	2025      	movs	r0, #37	; 0x25
 8005fd2:	f000 fe4d 	bl	8006c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005fd6:	2025      	movs	r0, #37	; 0x25
 8005fd8:	f000 fe66 	bl	8006ca8 <HAL_NVIC_EnableIRQ>
}
 8005fdc:	e041      	b.n	8006062 <HAL_UART_MspInit+0x206>
  else if(huart->Instance==USART6)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a28      	ldr	r2, [pc, #160]	; (8006084 <HAL_UART_MspInit+0x228>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d13c      	bne.n	8006062 <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005fe8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005fec:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005ff4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f003 fef1 	bl	8009de0 <HAL_RCCEx_PeriphCLKConfig>
 8005ffe:	4603      	mov	r3, r0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d001      	beq.n	8006008 <HAL_UART_MspInit+0x1ac>
      Error_Handler();
 8006004:	f7fd fc8a 	bl	800391c <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8006008:	4b19      	ldr	r3, [pc, #100]	; (8006070 <HAL_UART_MspInit+0x214>)
 800600a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800600c:	4a18      	ldr	r2, [pc, #96]	; (8006070 <HAL_UART_MspInit+0x214>)
 800600e:	f043 0320 	orr.w	r3, r3, #32
 8006012:	6453      	str	r3, [r2, #68]	; 0x44
 8006014:	4b16      	ldr	r3, [pc, #88]	; (8006070 <HAL_UART_MspInit+0x214>)
 8006016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006018:	f003 0320 	and.w	r3, r3, #32
 800601c:	613b      	str	r3, [r7, #16]
 800601e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006020:	4b13      	ldr	r3, [pc, #76]	; (8006070 <HAL_UART_MspInit+0x214>)
 8006022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006024:	4a12      	ldr	r2, [pc, #72]	; (8006070 <HAL_UART_MspInit+0x214>)
 8006026:	f043 0304 	orr.w	r3, r3, #4
 800602a:	6313      	str	r3, [r2, #48]	; 0x30
 800602c:	4b10      	ldr	r3, [pc, #64]	; (8006070 <HAL_UART_MspInit+0x214>)
 800602e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006030:	f003 0304 	and.w	r3, r3, #4
 8006034:	60fb      	str	r3, [r7, #12]
 8006036:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8006038:	23c0      	movs	r3, #192	; 0xc0
 800603a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800603e:	2302      	movs	r3, #2
 8006040:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006044:	2300      	movs	r3, #0
 8006046:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800604a:	2303      	movs	r3, #3
 800604c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006050:	2308      	movs	r3, #8
 8006052:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006056:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800605a:	4619      	mov	r1, r3
 800605c:	480a      	ldr	r0, [pc, #40]	; (8006088 <HAL_UART_MspInit+0x22c>)
 800605e:	f001 fcfd 	bl	8007a5c <HAL_GPIO_Init>
}
 8006062:	bf00      	nop
 8006064:	37c0      	adds	r7, #192	; 0xc0
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	40007800 	.word	0x40007800
 8006070:	40023800 	.word	0x40023800
 8006074:	40021400 	.word	0x40021400
 8006078:	40011000 	.word	0x40011000
 800607c:	40020400 	.word	0x40020400
 8006080:	40020000 	.word	0x40020000
 8006084:	40011400 	.word	0x40011400
 8006088:	40020800 	.word	0x40020800

0800608c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800608c:	b580      	push	{r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8006092:	1d3b      	adds	r3, r7, #4
 8006094:	2200      	movs	r2, #0
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	605a      	str	r2, [r3, #4]
 800609a:	609a      	str	r2, [r3, #8]
 800609c:	60da      	str	r2, [r3, #12]
 800609e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80060a0:	4b3a      	ldr	r3, [pc, #232]	; (800618c <HAL_FMC_MspInit+0x100>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d16d      	bne.n	8006184 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80060a8:	4b38      	ldr	r3, [pc, #224]	; (800618c <HAL_FMC_MspInit+0x100>)
 80060aa:	2201      	movs	r2, #1
 80060ac:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80060ae:	4b38      	ldr	r3, [pc, #224]	; (8006190 <HAL_FMC_MspInit+0x104>)
 80060b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b2:	4a37      	ldr	r2, [pc, #220]	; (8006190 <HAL_FMC_MspInit+0x104>)
 80060b4:	f043 0301 	orr.w	r3, r3, #1
 80060b8:	6393      	str	r3, [r2, #56]	; 0x38
 80060ba:	4b35      	ldr	r3, [pc, #212]	; (8006190 <HAL_FMC_MspInit+0x104>)
 80060bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060be:	f003 0301 	and.w	r3, r3, #1
 80060c2:	603b      	str	r3, [r7, #0]
 80060c4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80060c6:	f64f 7383 	movw	r3, #65411	; 0xff83
 80060ca:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060cc:	2302      	movs	r3, #2
 80060ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060d0:	2300      	movs	r3, #0
 80060d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060d4:	2303      	movs	r3, #3
 80060d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80060d8:	230c      	movs	r3, #12
 80060da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80060dc:	1d3b      	adds	r3, r7, #4
 80060de:	4619      	mov	r1, r3
 80060e0:	482c      	ldr	r0, [pc, #176]	; (8006194 <HAL_FMC_MspInit+0x108>)
 80060e2:	f001 fcbb 	bl	8007a5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80060e6:	f248 1333 	movw	r3, #33075	; 0x8133
 80060ea:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060ec:	2302      	movs	r3, #2
 80060ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060f0:	2300      	movs	r3, #0
 80060f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060f4:	2303      	movs	r3, #3
 80060f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80060f8:	230c      	movs	r3, #12
 80060fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80060fc:	1d3b      	adds	r3, r7, #4
 80060fe:	4619      	mov	r1, r3
 8006100:	4825      	ldr	r0, [pc, #148]	; (8006198 <HAL_FMC_MspInit+0x10c>)
 8006102:	f001 fcab 	bl	8007a5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8006106:	f24c 7303 	movw	r3, #50947	; 0xc703
 800610a:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800610c:	2302      	movs	r3, #2
 800610e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006110:	2300      	movs	r3, #0
 8006112:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006114:	2303      	movs	r3, #3
 8006116:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006118:	230c      	movs	r3, #12
 800611a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800611c:	1d3b      	adds	r3, r7, #4
 800611e:	4619      	mov	r1, r3
 8006120:	481e      	ldr	r0, [pc, #120]	; (800619c <HAL_FMC_MspInit+0x110>)
 8006122:	f001 fc9b 	bl	8007a5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8006126:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800612a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800612c:	2302      	movs	r3, #2
 800612e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006130:	2300      	movs	r3, #0
 8006132:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006134:	2303      	movs	r3, #3
 8006136:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006138:	230c      	movs	r3, #12
 800613a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800613c:	1d3b      	adds	r3, r7, #4
 800613e:	4619      	mov	r1, r3
 8006140:	4817      	ldr	r0, [pc, #92]	; (80061a0 <HAL_FMC_MspInit+0x114>)
 8006142:	f001 fc8b 	bl	8007a5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8006146:	2328      	movs	r3, #40	; 0x28
 8006148:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800614a:	2302      	movs	r3, #2
 800614c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800614e:	2300      	movs	r3, #0
 8006150:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006152:	2303      	movs	r3, #3
 8006154:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006156:	230c      	movs	r3, #12
 8006158:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800615a:	1d3b      	adds	r3, r7, #4
 800615c:	4619      	mov	r1, r3
 800615e:	4811      	ldr	r0, [pc, #68]	; (80061a4 <HAL_FMC_MspInit+0x118>)
 8006160:	f001 fc7c 	bl	8007a5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8006164:	2308      	movs	r3, #8
 8006166:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006168:	2302      	movs	r3, #2
 800616a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800616c:	2300      	movs	r3, #0
 800616e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006170:	2303      	movs	r3, #3
 8006172:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006174:	230c      	movs	r3, #12
 8006176:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8006178:	1d3b      	adds	r3, r7, #4
 800617a:	4619      	mov	r1, r3
 800617c:	480a      	ldr	r0, [pc, #40]	; (80061a8 <HAL_FMC_MspInit+0x11c>)
 800617e:	f001 fc6d 	bl	8007a5c <HAL_GPIO_Init>
 8006182:	e000      	b.n	8006186 <HAL_FMC_MspInit+0xfa>
    return;
 8006184:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8006186:	3718      	adds	r7, #24
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	200005d0 	.word	0x200005d0
 8006190:	40023800 	.word	0x40023800
 8006194:	40021000 	.word	0x40021000
 8006198:	40021800 	.word	0x40021800
 800619c:	40020c00 	.word	0x40020c00
 80061a0:	40021400 	.word	0x40021400
 80061a4:	40021c00 	.word	0x40021c00
 80061a8:	40020800 	.word	0x40020800

080061ac <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80061b4:	f7ff ff6a 	bl	800608c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80061b8:	bf00      	nop
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b08c      	sub	sp, #48	; 0x30
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80061c8:	2300      	movs	r3, #0
 80061ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80061cc:	2300      	movs	r3, #0
 80061ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80061d0:	2200      	movs	r2, #0
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	2036      	movs	r0, #54	; 0x36
 80061d6:	f000 fd4b 	bl	8006c70 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80061da:	2036      	movs	r0, #54	; 0x36
 80061dc:	f000 fd64 	bl	8006ca8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80061e0:	4b1f      	ldr	r3, [pc, #124]	; (8006260 <HAL_InitTick+0xa0>)
 80061e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e4:	4a1e      	ldr	r2, [pc, #120]	; (8006260 <HAL_InitTick+0xa0>)
 80061e6:	f043 0310 	orr.w	r3, r3, #16
 80061ea:	6413      	str	r3, [r2, #64]	; 0x40
 80061ec:	4b1c      	ldr	r3, [pc, #112]	; (8006260 <HAL_InitTick+0xa0>)
 80061ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f0:	f003 0310 	and.w	r3, r3, #16
 80061f4:	60fb      	str	r3, [r7, #12]
 80061f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80061f8:	f107 0210 	add.w	r2, r7, #16
 80061fc:	f107 0314 	add.w	r3, r7, #20
 8006200:	4611      	mov	r1, r2
 8006202:	4618      	mov	r0, r3
 8006204:	f003 fdba 	bl	8009d7c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8006208:	f003 fd90 	bl	8009d2c <HAL_RCC_GetPCLK1Freq>
 800620c:	4603      	mov	r3, r0
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006214:	4a13      	ldr	r2, [pc, #76]	; (8006264 <HAL_InitTick+0xa4>)
 8006216:	fba2 2303 	umull	r2, r3, r2, r3
 800621a:	0c9b      	lsrs	r3, r3, #18
 800621c:	3b01      	subs	r3, #1
 800621e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8006220:	4b11      	ldr	r3, [pc, #68]	; (8006268 <HAL_InitTick+0xa8>)
 8006222:	4a12      	ldr	r2, [pc, #72]	; (800626c <HAL_InitTick+0xac>)
 8006224:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8006226:	4b10      	ldr	r3, [pc, #64]	; (8006268 <HAL_InitTick+0xa8>)
 8006228:	f240 32e7 	movw	r2, #999	; 0x3e7
 800622c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800622e:	4a0e      	ldr	r2, [pc, #56]	; (8006268 <HAL_InitTick+0xa8>)
 8006230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006232:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8006234:	4b0c      	ldr	r3, [pc, #48]	; (8006268 <HAL_InitTick+0xa8>)
 8006236:	2200      	movs	r2, #0
 8006238:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800623a:	4b0b      	ldr	r3, [pc, #44]	; (8006268 <HAL_InitTick+0xa8>)
 800623c:	2200      	movs	r2, #0
 800623e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8006240:	4809      	ldr	r0, [pc, #36]	; (8006268 <HAL_InitTick+0xa8>)
 8006242:	f004 fed1 	bl	800afe8 <HAL_TIM_Base_Init>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d104      	bne.n	8006256 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800624c:	4806      	ldr	r0, [pc, #24]	; (8006268 <HAL_InitTick+0xa8>)
 800624e:	f004 ff23 	bl	800b098 <HAL_TIM_Base_Start_IT>
 8006252:	4603      	mov	r3, r0
 8006254:	e000      	b.n	8006258 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
}
 8006258:	4618      	mov	r0, r3
 800625a:	3730      	adds	r7, #48	; 0x30
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	40023800 	.word	0x40023800
 8006264:	431bde83 	.word	0x431bde83
 8006268:	20008e80 	.word	0x20008e80
 800626c:	40001000 	.word	0x40001000

08006270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006270:	b480      	push	{r7}
 8006272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006274:	e7fe      	b.n	8006274 <NMI_Handler+0x4>

08006276 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006276:	b480      	push	{r7}
 8006278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800627a:	e7fe      	b.n	800627a <HardFault_Handler+0x4>

0800627c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800627c:	b480      	push	{r7}
 800627e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006280:	e7fe      	b.n	8006280 <MemManage_Handler+0x4>

08006282 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006282:	b480      	push	{r7}
 8006284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006286:	e7fe      	b.n	8006286 <BusFault_Handler+0x4>

08006288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006288:	b480      	push	{r7}
 800628a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800628c:	e7fe      	b.n	800628c <UsageFault_Handler+0x4>

0800628e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800628e:	b480      	push	{r7}
 8006290:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006292:	bf00      	nop
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80062a0:	4802      	ldr	r0, [pc, #8]	; (80062ac <USART1_IRQHandler+0x10>)
 80062a2:	f005 fbb7 	bl	800ba14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80062a6:	bf00      	nop
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	20008554 	.word	0x20008554

080062b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWDIO_Pin);
 80062b4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80062b8:	f001 febc 	bl	8008034 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80062bc:	bf00      	nop
 80062be:	bd80      	pop	{r7, pc}

080062c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 80062c4:	4b06      	ldr	r3, [pc, #24]	; (80062e0 <TIM6_DAC_IRQHandler+0x20>)
 80062c6:	791b      	ldrb	r3, [r3, #4]
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d002      	beq.n	80062d4 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 80062ce:	4804      	ldr	r0, [pc, #16]	; (80062e0 <TIM6_DAC_IRQHandler+0x20>)
 80062d0:	f000 fd1a 	bl	8006d08 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80062d4:	4803      	ldr	r0, [pc, #12]	; (80062e4 <TIM6_DAC_IRQHandler+0x24>)
 80062d6:	f004 ff57 	bl	800b188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80062da:	bf00      	nop
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	200085dc 	.word	0x200085dc
 80062e4:	20008e80 	.word	0x20008e80

080062e8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80062ec:	4802      	ldr	r0, [pc, #8]	; (80062f8 <LTDC_IRQHandler+0x10>)
 80062ee:	f002 fdc3 	bl	8008e78 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80062f2:	bf00      	nop
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	20008414 	.word	0x20008414

080062fc <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8006300:	4802      	ldr	r0, [pc, #8]	; (800630c <DMA2D_IRQHandler+0x10>)
 8006302:	f001 f96d 	bl	80075e0 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8006306:	bf00      	nop
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	20008ce4 	.word	0x20008ce4

08006310 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006310:	b480      	push	{r7}
 8006312:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006314:	4b06      	ldr	r3, [pc, #24]	; (8006330 <SystemInit+0x20>)
 8006316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800631a:	4a05      	ldr	r2, [pc, #20]	; (8006330 <SystemInit+0x20>)
 800631c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006320:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006324:	bf00      	nop
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	e000ed00 	.word	0xe000ed00

08006334 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006334:	f8df d034 	ldr.w	sp, [pc, #52]	; 800636c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006338:	480d      	ldr	r0, [pc, #52]	; (8006370 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800633a:	490e      	ldr	r1, [pc, #56]	; (8006374 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800633c:	4a0e      	ldr	r2, [pc, #56]	; (8006378 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800633e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006340:	e002      	b.n	8006348 <LoopCopyDataInit>

08006342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006346:	3304      	adds	r3, #4

08006348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800634a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800634c:	d3f9      	bcc.n	8006342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800634e:	4a0b      	ldr	r2, [pc, #44]	; (800637c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006350:	4c0b      	ldr	r4, [pc, #44]	; (8006380 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006354:	e001      	b.n	800635a <LoopFillZerobss>

08006356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006358:	3204      	adds	r2, #4

0800635a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800635a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800635c:	d3fb      	bcc.n	8006356 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800635e:	f7ff ffd7 	bl	8006310 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006362:	f009 f82f 	bl	800f3c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006366:	f7fb f983 	bl	8001670 <main>
  bx  lr    
 800636a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800636c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8006370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006374:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8006378:	08035968 	.word	0x08035968
  ldr r2, =_sbss
 800637c:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8006380:	20008edc 	.word	0x20008edc

08006384 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006384:	e7fe      	b.n	8006384 <ADC_IRQHandler>
	...

08006388 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800638c:	4b08      	ldr	r3, [pc, #32]	; (80063b0 <HAL_Init+0x28>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a07      	ldr	r2, [pc, #28]	; (80063b0 <HAL_Init+0x28>)
 8006392:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006396:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006398:	2003      	movs	r0, #3
 800639a:	f000 fc5e 	bl	8006c5a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800639e:	200f      	movs	r0, #15
 80063a0:	f7ff ff0e 	bl	80061c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80063a4:	f7ff f94e 	bl	8005644 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	40023c00 	.word	0x40023c00

080063b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80063b4:	b480      	push	{r7}
 80063b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80063b8:	4b06      	ldr	r3, [pc, #24]	; (80063d4 <HAL_IncTick+0x20>)
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	461a      	mov	r2, r3
 80063be:	4b06      	ldr	r3, [pc, #24]	; (80063d8 <HAL_IncTick+0x24>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4413      	add	r3, r2
 80063c4:	4a04      	ldr	r2, [pc, #16]	; (80063d8 <HAL_IncTick+0x24>)
 80063c6:	6013      	str	r3, [r2, #0]
}
 80063c8:	bf00      	nop
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	20000048 	.word	0x20000048
 80063d8:	20008ecc 	.word	0x20008ecc

080063dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
  return uwTick;
 80063e0:	4b03      	ldr	r3, [pc, #12]	; (80063f0 <HAL_GetTick+0x14>)
 80063e2:	681b      	ldr	r3, [r3, #0]
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	20008ecc 	.word	0x20008ecc

080063f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80063fc:	f7ff ffee 	bl	80063dc <HAL_GetTick>
 8006400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800640c:	d005      	beq.n	800641a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800640e:	4b0a      	ldr	r3, [pc, #40]	; (8006438 <HAL_Delay+0x44>)
 8006410:	781b      	ldrb	r3, [r3, #0]
 8006412:	461a      	mov	r2, r3
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	4413      	add	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800641a:	bf00      	nop
 800641c:	f7ff ffde 	bl	80063dc <HAL_GetTick>
 8006420:	4602      	mov	r2, r0
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	1ad3      	subs	r3, r2, r3
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	429a      	cmp	r2, r3
 800642a:	d8f7      	bhi.n	800641c <HAL_Delay+0x28>
  {
  }
}
 800642c:	bf00      	nop
 800642e:	bf00      	nop
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	20000048 	.word	0x20000048

0800643c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006444:	2300      	movs	r3, #0
 8006446:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e031      	b.n	80064b6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006456:	2b00      	cmp	r3, #0
 8006458:	d109      	bne.n	800646e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7ff f91a 	bl	8005694 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006472:	f003 0310 	and.w	r3, r3, #16
 8006476:	2b00      	cmp	r3, #0
 8006478:	d116      	bne.n	80064a8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800647e:	4b10      	ldr	r3, [pc, #64]	; (80064c0 <HAL_ADC_Init+0x84>)
 8006480:	4013      	ands	r3, r2
 8006482:	f043 0202 	orr.w	r2, r3, #2
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 fa3e 	bl	800690c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649a:	f023 0303 	bic.w	r3, r3, #3
 800649e:	f043 0201 	orr.w	r2, r3, #1
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	641a      	str	r2, [r3, #64]	; 0x40
 80064a6:	e001      	b.n	80064ac <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80064b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	ffffeefd 	.word	0xffffeefd

080064c4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80064cc:	2300      	movs	r3, #0
 80064ce:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d101      	bne.n	80064de <HAL_ADC_Start+0x1a>
 80064da:	2302      	movs	r3, #2
 80064dc:	e0ad      	b.n	800663a <HAL_ADC_Start+0x176>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2201      	movs	r2, #1
 80064e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f003 0301 	and.w	r3, r3, #1
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d018      	beq.n	8006526 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	689a      	ldr	r2, [r3, #8]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f042 0201 	orr.w	r2, r2, #1
 8006502:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8006504:	4b50      	ldr	r3, [pc, #320]	; (8006648 <HAL_ADC_Start+0x184>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a50      	ldr	r2, [pc, #320]	; (800664c <HAL_ADC_Start+0x188>)
 800650a:	fba2 2303 	umull	r2, r3, r2, r3
 800650e:	0c9a      	lsrs	r2, r3, #18
 8006510:	4613      	mov	r3, r2
 8006512:	005b      	lsls	r3, r3, #1
 8006514:	4413      	add	r3, r2
 8006516:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8006518:	e002      	b.n	8006520 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	3b01      	subs	r3, #1
 800651e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1f9      	bne.n	800651a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	2b01      	cmp	r3, #1
 8006532:	d175      	bne.n	8006620 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006538:	4b45      	ldr	r3, [pc, #276]	; (8006650 <HAL_ADC_Start+0x18c>)
 800653a:	4013      	ands	r3, r2
 800653c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800654e:	2b00      	cmp	r3, #0
 8006550:	d007      	beq.n	8006562 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006556:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800655a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006566:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800656a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800656e:	d106      	bne.n	800657e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006574:	f023 0206 	bic.w	r2, r3, #6
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	645a      	str	r2, [r3, #68]	; 0x44
 800657c:	e002      	b.n	8006584 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006594:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8006596:	4b2f      	ldr	r3, [pc, #188]	; (8006654 <HAL_ADC_Start+0x190>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f003 031f 	and.w	r3, r3, #31
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d10f      	bne.n	80065c2 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d143      	bne.n	8006638 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	689a      	ldr	r2, [r3, #8]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80065be:	609a      	str	r2, [r3, #8]
 80065c0:	e03a      	b.n	8006638 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a24      	ldr	r2, [pc, #144]	; (8006658 <HAL_ADC_Start+0x194>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d10e      	bne.n	80065ea <HAL_ADC_Start+0x126>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d107      	bne.n	80065ea <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	689a      	ldr	r2, [r3, #8]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80065e8:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80065ea:	4b1a      	ldr	r3, [pc, #104]	; (8006654 <HAL_ADC_Start+0x190>)
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	f003 0310 	and.w	r3, r3, #16
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d120      	bne.n	8006638 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a18      	ldr	r2, [pc, #96]	; (800665c <HAL_ADC_Start+0x198>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d11b      	bne.n	8006638 <HAL_ADC_Start+0x174>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d114      	bne.n	8006638 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	689a      	ldr	r2, [r3, #8]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800661c:	609a      	str	r2, [r3, #8]
 800661e:	e00b      	b.n	8006638 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006624:	f043 0210 	orr.w	r2, r3, #16
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006630:	f043 0201 	orr.w	r2, r3, #1
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3714      	adds	r7, #20
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	20000040 	.word	0x20000040
 800664c:	431bde83 	.word	0x431bde83
 8006650:	fffff8fe 	.word	0xfffff8fe
 8006654:	40012300 	.word	0x40012300
 8006658:	40012000 	.word	0x40012000
 800665c:	40012200 	.word	0x40012200

08006660 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800666a:	2300      	movs	r3, #0
 800666c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006674:	2b01      	cmp	r3, #1
 8006676:	d101      	bne.n	800667c <HAL_ADC_ConfigChannel+0x1c>
 8006678:	2302      	movs	r3, #2
 800667a:	e136      	b.n	80068ea <HAL_ADC_ConfigChannel+0x28a>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b09      	cmp	r3, #9
 800668a:	d93a      	bls.n	8006702 <HAL_ADC_ConfigChannel+0xa2>
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006694:	d035      	beq.n	8006702 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68d9      	ldr	r1, [r3, #12]
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	461a      	mov	r2, r3
 80066a4:	4613      	mov	r3, r2
 80066a6:	005b      	lsls	r3, r3, #1
 80066a8:	4413      	add	r3, r2
 80066aa:	3b1e      	subs	r3, #30
 80066ac:	2207      	movs	r2, #7
 80066ae:	fa02 f303 	lsl.w	r3, r2, r3
 80066b2:	43da      	mvns	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	400a      	ands	r2, r1
 80066ba:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a8d      	ldr	r2, [pc, #564]	; (80068f8 <HAL_ADC_ConfigChannel+0x298>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d10a      	bne.n	80066dc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68d9      	ldr	r1, [r3, #12]
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	061a      	lsls	r2, r3, #24
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	430a      	orrs	r2, r1
 80066d8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80066da:	e035      	b.n	8006748 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68d9      	ldr	r1, [r3, #12]
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	689a      	ldr	r2, [r3, #8]
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	4618      	mov	r0, r3
 80066ee:	4603      	mov	r3, r0
 80066f0:	005b      	lsls	r3, r3, #1
 80066f2:	4403      	add	r3, r0
 80066f4:	3b1e      	subs	r3, #30
 80066f6:	409a      	lsls	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	430a      	orrs	r2, r1
 80066fe:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006700:	e022      	b.n	8006748 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6919      	ldr	r1, [r3, #16]
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	b29b      	uxth	r3, r3
 800670e:	461a      	mov	r2, r3
 8006710:	4613      	mov	r3, r2
 8006712:	005b      	lsls	r3, r3, #1
 8006714:	4413      	add	r3, r2
 8006716:	2207      	movs	r2, #7
 8006718:	fa02 f303 	lsl.w	r3, r2, r3
 800671c:	43da      	mvns	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	400a      	ands	r2, r1
 8006724:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	6919      	ldr	r1, [r3, #16]
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	689a      	ldr	r2, [r3, #8]
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	b29b      	uxth	r3, r3
 8006736:	4618      	mov	r0, r3
 8006738:	4603      	mov	r3, r0
 800673a:	005b      	lsls	r3, r3, #1
 800673c:	4403      	add	r3, r0
 800673e:	409a      	lsls	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	430a      	orrs	r2, r1
 8006746:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	2b06      	cmp	r3, #6
 800674e:	d824      	bhi.n	800679a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	685a      	ldr	r2, [r3, #4]
 800675a:	4613      	mov	r3, r2
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	4413      	add	r3, r2
 8006760:	3b05      	subs	r3, #5
 8006762:	221f      	movs	r2, #31
 8006764:	fa02 f303 	lsl.w	r3, r2, r3
 8006768:	43da      	mvns	r2, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	400a      	ands	r2, r1
 8006770:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	b29b      	uxth	r3, r3
 800677e:	4618      	mov	r0, r3
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	4613      	mov	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4413      	add	r3, r2
 800678a:	3b05      	subs	r3, #5
 800678c:	fa00 f203 	lsl.w	r2, r0, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	635a      	str	r2, [r3, #52]	; 0x34
 8006798:	e04c      	b.n	8006834 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	2b0c      	cmp	r3, #12
 80067a0:	d824      	bhi.n	80067ec <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	685a      	ldr	r2, [r3, #4]
 80067ac:	4613      	mov	r3, r2
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	4413      	add	r3, r2
 80067b2:	3b23      	subs	r3, #35	; 0x23
 80067b4:	221f      	movs	r2, #31
 80067b6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ba:	43da      	mvns	r2, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	400a      	ands	r2, r1
 80067c2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	4618      	mov	r0, r3
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	4613      	mov	r3, r2
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	4413      	add	r3, r2
 80067dc:	3b23      	subs	r3, #35	; 0x23
 80067de:	fa00 f203 	lsl.w	r2, r0, r3
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	430a      	orrs	r2, r1
 80067e8:	631a      	str	r2, [r3, #48]	; 0x30
 80067ea:	e023      	b.n	8006834 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	4613      	mov	r3, r2
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	4413      	add	r3, r2
 80067fc:	3b41      	subs	r3, #65	; 0x41
 80067fe:	221f      	movs	r2, #31
 8006800:	fa02 f303 	lsl.w	r3, r2, r3
 8006804:	43da      	mvns	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	400a      	ands	r2, r1
 800680c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	b29b      	uxth	r3, r3
 800681a:	4618      	mov	r0, r3
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	685a      	ldr	r2, [r3, #4]
 8006820:	4613      	mov	r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	3b41      	subs	r3, #65	; 0x41
 8006828:	fa00 f203 	lsl.w	r2, r0, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	430a      	orrs	r2, r1
 8006832:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a30      	ldr	r2, [pc, #192]	; (80068fc <HAL_ADC_ConfigChannel+0x29c>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d10a      	bne.n	8006854 <HAL_ADC_ConfigChannel+0x1f4>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006846:	d105      	bne.n	8006854 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8006848:	4b2d      	ldr	r3, [pc, #180]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	4a2c      	ldr	r2, [pc, #176]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 800684e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006852:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a28      	ldr	r2, [pc, #160]	; (80068fc <HAL_ADC_ConfigChannel+0x29c>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d10f      	bne.n	800687e <HAL_ADC_ConfigChannel+0x21e>
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2b12      	cmp	r3, #18
 8006864:	d10b      	bne.n	800687e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8006866:	4b26      	ldr	r3, [pc, #152]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	4a25      	ldr	r2, [pc, #148]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 800686c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006870:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8006872:	4b23      	ldr	r3, [pc, #140]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	4a22      	ldr	r2, [pc, #136]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 8006878:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800687c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a1e      	ldr	r2, [pc, #120]	; (80068fc <HAL_ADC_ConfigChannel+0x29c>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d12b      	bne.n	80068e0 <HAL_ADC_ConfigChannel+0x280>
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a1a      	ldr	r2, [pc, #104]	; (80068f8 <HAL_ADC_ConfigChannel+0x298>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d003      	beq.n	800689a <HAL_ADC_ConfigChannel+0x23a>
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2b11      	cmp	r3, #17
 8006898:	d122      	bne.n	80068e0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800689a:	4b19      	ldr	r3, [pc, #100]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	4a18      	ldr	r2, [pc, #96]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 80068a0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80068a4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80068a6:	4b16      	ldr	r3, [pc, #88]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	4a15      	ldr	r2, [pc, #84]	; (8006900 <HAL_ADC_ConfigChannel+0x2a0>)
 80068ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80068b0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a10      	ldr	r2, [pc, #64]	; (80068f8 <HAL_ADC_ConfigChannel+0x298>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d111      	bne.n	80068e0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80068bc:	4b11      	ldr	r3, [pc, #68]	; (8006904 <HAL_ADC_ConfigChannel+0x2a4>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a11      	ldr	r2, [pc, #68]	; (8006908 <HAL_ADC_ConfigChannel+0x2a8>)
 80068c2:	fba2 2303 	umull	r2, r3, r2, r3
 80068c6:	0c9a      	lsrs	r2, r3, #18
 80068c8:	4613      	mov	r3, r2
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	4413      	add	r3, r2
 80068ce:	005b      	lsls	r3, r3, #1
 80068d0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80068d2:	e002      	b.n	80068da <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	3b01      	subs	r3, #1
 80068d8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1f9      	bne.n	80068d4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	10000012 	.word	0x10000012
 80068fc:	40012000 	.word	0x40012000
 8006900:	40012300 	.word	0x40012300
 8006904:	20000040 	.word	0x20000040
 8006908:	431bde83 	.word	0x431bde83

0800690c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006914:	4b78      	ldr	r3, [pc, #480]	; (8006af8 <ADC_Init+0x1ec>)
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	4a77      	ldr	r2, [pc, #476]	; (8006af8 <ADC_Init+0x1ec>)
 800691a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800691e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8006920:	4b75      	ldr	r3, [pc, #468]	; (8006af8 <ADC_Init+0x1ec>)
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	4973      	ldr	r1, [pc, #460]	; (8006af8 <ADC_Init+0x1ec>)
 800692a:	4313      	orrs	r3, r2
 800692c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	685a      	ldr	r2, [r3, #4]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800693c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	6859      	ldr	r1, [r3, #4]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	021a      	lsls	r2, r3, #8
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	430a      	orrs	r2, r1
 8006950:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006960:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6859      	ldr	r1, [r3, #4]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	689a      	ldr	r2, [r3, #8]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	430a      	orrs	r2, r1
 8006972:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689a      	ldr	r2, [r3, #8]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006982:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	6899      	ldr	r1, [r3, #8]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	68da      	ldr	r2, [r3, #12]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	430a      	orrs	r2, r1
 8006994:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800699a:	4a58      	ldr	r2, [pc, #352]	; (8006afc <ADC_Init+0x1f0>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d022      	beq.n	80069e6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689a      	ldr	r2, [r3, #8]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80069ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6899      	ldr	r1, [r3, #8]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	430a      	orrs	r2, r1
 80069c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	689a      	ldr	r2, [r3, #8]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80069d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	6899      	ldr	r1, [r3, #8]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	430a      	orrs	r2, r1
 80069e2:	609a      	str	r2, [r3, #8]
 80069e4:	e00f      	b.n	8006a06 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	689a      	ldr	r2, [r3, #8]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80069f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	689a      	ldr	r2, [r3, #8]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006a04:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	689a      	ldr	r2, [r3, #8]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f022 0202 	bic.w	r2, r2, #2
 8006a14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	6899      	ldr	r1, [r3, #8]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	005a      	lsls	r2, r3, #1
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d01b      	beq.n	8006a6c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	685a      	ldr	r2, [r3, #4]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a42:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	685a      	ldr	r2, [r3, #4]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006a52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	6859      	ldr	r1, [r3, #4]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	035a      	lsls	r2, r3, #13
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	605a      	str	r2, [r3, #4]
 8006a6a:	e007      	b.n	8006a7c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006a8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	3b01      	subs	r3, #1
 8006a98:	051a      	lsls	r2, r3, #20
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	689a      	ldr	r2, [r3, #8]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006ab0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6899      	ldr	r1, [r3, #8]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006abe:	025a      	lsls	r2, r3, #9
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	689a      	ldr	r2, [r3, #8]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ad6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	6899      	ldr	r1, [r3, #8]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	695b      	ldr	r3, [r3, #20]
 8006ae2:	029a      	lsls	r2, r3, #10
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	609a      	str	r2, [r3, #8]
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr
 8006af8:	40012300 	.word	0x40012300
 8006afc:	0f000001 	.word	0x0f000001

08006b00 <__NVIC_SetPriorityGrouping>:
{
 8006b00:	b480      	push	{r7}
 8006b02:	b085      	sub	sp, #20
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f003 0307 	and.w	r3, r3, #7
 8006b0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b10:	4b0b      	ldr	r3, [pc, #44]	; (8006b40 <__NVIC_SetPriorityGrouping+0x40>)
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006b28:	4b06      	ldr	r3, [pc, #24]	; (8006b44 <__NVIC_SetPriorityGrouping+0x44>)
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b2e:	4a04      	ldr	r2, [pc, #16]	; (8006b40 <__NVIC_SetPriorityGrouping+0x40>)
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	60d3      	str	r3, [r2, #12]
}
 8006b34:	bf00      	nop
 8006b36:	3714      	adds	r7, #20
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr
 8006b40:	e000ed00 	.word	0xe000ed00
 8006b44:	05fa0000 	.word	0x05fa0000

08006b48 <__NVIC_GetPriorityGrouping>:
{
 8006b48:	b480      	push	{r7}
 8006b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b4c:	4b04      	ldr	r3, [pc, #16]	; (8006b60 <__NVIC_GetPriorityGrouping+0x18>)
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	0a1b      	lsrs	r3, r3, #8
 8006b52:	f003 0307 	and.w	r3, r3, #7
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	e000ed00 	.word	0xe000ed00

08006b64 <__NVIC_EnableIRQ>:
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	db0b      	blt.n	8006b8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b76:	79fb      	ldrb	r3, [r7, #7]
 8006b78:	f003 021f 	and.w	r2, r3, #31
 8006b7c:	4907      	ldr	r1, [pc, #28]	; (8006b9c <__NVIC_EnableIRQ+0x38>)
 8006b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b82:	095b      	lsrs	r3, r3, #5
 8006b84:	2001      	movs	r0, #1
 8006b86:	fa00 f202 	lsl.w	r2, r0, r2
 8006b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006b8e:	bf00      	nop
 8006b90:	370c      	adds	r7, #12
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	e000e100 	.word	0xe000e100

08006ba0 <__NVIC_SetPriority>:
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	6039      	str	r1, [r7, #0]
 8006baa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	db0a      	blt.n	8006bca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	490c      	ldr	r1, [pc, #48]	; (8006bec <__NVIC_SetPriority+0x4c>)
 8006bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bbe:	0112      	lsls	r2, r2, #4
 8006bc0:	b2d2      	uxtb	r2, r2
 8006bc2:	440b      	add	r3, r1
 8006bc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006bc8:	e00a      	b.n	8006be0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	4908      	ldr	r1, [pc, #32]	; (8006bf0 <__NVIC_SetPriority+0x50>)
 8006bd0:	79fb      	ldrb	r3, [r7, #7]
 8006bd2:	f003 030f 	and.w	r3, r3, #15
 8006bd6:	3b04      	subs	r3, #4
 8006bd8:	0112      	lsls	r2, r2, #4
 8006bda:	b2d2      	uxtb	r2, r2
 8006bdc:	440b      	add	r3, r1
 8006bde:	761a      	strb	r2, [r3, #24]
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr
 8006bec:	e000e100 	.word	0xe000e100
 8006bf0:	e000ed00 	.word	0xe000ed00

08006bf4 <NVIC_EncodePriority>:
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b089      	sub	sp, #36	; 0x24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f003 0307 	and.w	r3, r3, #7
 8006c06:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	f1c3 0307 	rsb	r3, r3, #7
 8006c0e:	2b04      	cmp	r3, #4
 8006c10:	bf28      	it	cs
 8006c12:	2304      	movcs	r3, #4
 8006c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	3304      	adds	r3, #4
 8006c1a:	2b06      	cmp	r3, #6
 8006c1c:	d902      	bls.n	8006c24 <NVIC_EncodePriority+0x30>
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	3b03      	subs	r3, #3
 8006c22:	e000      	b.n	8006c26 <NVIC_EncodePriority+0x32>
 8006c24:	2300      	movs	r3, #0
 8006c26:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c28:	f04f 32ff 	mov.w	r2, #4294967295
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c32:	43da      	mvns	r2, r3
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	401a      	ands	r2, r3
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	fa01 f303 	lsl.w	r3, r1, r3
 8006c46:	43d9      	mvns	r1, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c4c:	4313      	orrs	r3, r2
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3724      	adds	r7, #36	; 0x24
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr

08006c5a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b082      	sub	sp, #8
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f7ff ff4c 	bl	8006b00 <__NVIC_SetPriorityGrouping>
}
 8006c68:	bf00      	nop
 8006c6a:	3708      	adds	r7, #8
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	4603      	mov	r3, r0
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
 8006c7c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006c82:	f7ff ff61 	bl	8006b48 <__NVIC_GetPriorityGrouping>
 8006c86:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	68b9      	ldr	r1, [r7, #8]
 8006c8c:	6978      	ldr	r0, [r7, #20]
 8006c8e:	f7ff ffb1 	bl	8006bf4 <NVIC_EncodePriority>
 8006c92:	4602      	mov	r2, r0
 8006c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c98:	4611      	mov	r1, r2
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7ff ff80 	bl	8006ba0 <__NVIC_SetPriority>
}
 8006ca0:	bf00      	nop
 8006ca2:	3718      	adds	r7, #24
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b082      	sub	sp, #8
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	4603      	mov	r3, r0
 8006cb0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff ff54 	bl	8006b64 <__NVIC_EnableIRQ>
}
 8006cbc:	bf00      	nop
 8006cbe:	3708      	adds	r7, #8
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e014      	b.n	8006d00 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	791b      	ldrb	r3, [r3, #4]
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d105      	bne.n	8006cec <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f7fe fd42 	bl	8005770 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2202      	movs	r2, #2
 8006cf0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3708      	adds	r7, #8
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d1e:	d120      	bne.n	8006d62 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d2e:	d118      	bne.n	8006d62 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2204      	movs	r2, #4
 8006d34:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	f043 0201 	orr.w	r2, r3, #1
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006d4a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d5a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 f82d 	bl	8006dbc <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d70:	d120      	bne.n	8006db4 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d80:	d118      	bne.n	8006db4 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2204      	movs	r2, #4
 8006d86:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	f043 0202 	orr.w	r2, r3, #2
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006d9c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006dac:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f85d 	bl	8006e6e <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8006db4:	bf00      	nop
 8006db6:	3708      	adds	r7, #8
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006dc4:	bf00      	nop
 8006dc6:	370c      	adds	r7, #12
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b087      	sub	sp, #28
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	795b      	ldrb	r3, [r3, #5]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d101      	bne.n	8006de8 <HAL_DAC_ConfigChannel+0x18>
 8006de4:	2302      	movs	r3, #2
 8006de6:	e03c      	b.n	8006e62 <HAL_DAC_ConfigChannel+0x92>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2201      	movs	r2, #1
 8006dec:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2202      	movs	r2, #2
 8006df2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f003 0310 	and.w	r3, r3, #16
 8006e02:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006e06:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0a:	43db      	mvns	r3, r3
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	4013      	ands	r3, r2
 8006e10:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f003 0310 	and.w	r3, r3, #16
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	6819      	ldr	r1, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f003 0310 	and.w	r3, r3, #16
 8006e44:	22c0      	movs	r2, #192	; 0xc0
 8006e46:	fa02 f303 	lsl.w	r3, r2, r3
 8006e4a:	43da      	mvns	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	400a      	ands	r2, r1
 8006e52:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2201      	movs	r2, #1
 8006e58:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	371c      	adds	r7, #28
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr

08006e6e <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006e6e:	b480      	push	{r7}
 8006e70:	b083      	sub	sp, #12
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006e76:	bf00      	nop
 8006e78:	370c      	adds	r7, #12
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
	...

08006e84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b086      	sub	sp, #24
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006e90:	f7ff faa4 	bl	80063dc <HAL_GetTick>
 8006e94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d101      	bne.n	8006ea0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e099      	b.n	8006fd4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 0201 	bic.w	r2, r2, #1
 8006ebe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ec0:	e00f      	b.n	8006ee2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006ec2:	f7ff fa8b 	bl	80063dc <HAL_GetTick>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	1ad3      	subs	r3, r2, r3
 8006ecc:	2b05      	cmp	r3, #5
 8006ece:	d908      	bls.n	8006ee2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2220      	movs	r2, #32
 8006ed4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2203      	movs	r2, #3
 8006eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e078      	b.n	8006fd4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d1e8      	bne.n	8006ec2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	4b38      	ldr	r3, [pc, #224]	; (8006fdc <HAL_DMA_Init+0x158>)
 8006efc:	4013      	ands	r3, r2
 8006efe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006f1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	699b      	ldr	r3, [r3, #24]
 8006f20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006f26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6a1b      	ldr	r3, [r3, #32]
 8006f2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f38:	2b04      	cmp	r3, #4
 8006f3a:	d107      	bne.n	8006f4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f44:	4313      	orrs	r3, r2
 8006f46:	697a      	ldr	r2, [r7, #20]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	697a      	ldr	r2, [r7, #20]
 8006f52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	f023 0307 	bic.w	r3, r3, #7
 8006f62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f68:	697a      	ldr	r2, [r7, #20]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f72:	2b04      	cmp	r3, #4
 8006f74:	d117      	bne.n	8006fa6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d00e      	beq.n	8006fa6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f94f 	bl	800722c <DMA_CheckFifoParam>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d008      	beq.n	8006fa6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2240      	movs	r2, #64	; 0x40
 8006f98:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e016      	b.n	8006fd4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	697a      	ldr	r2, [r7, #20]
 8006fac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f906 	bl	80071c0 <DMA_CalcBaseAndBitshift>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fbc:	223f      	movs	r2, #63	; 0x3f
 8006fbe:	409a      	lsls	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2201      	movs	r2, #1
 8006fce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006fd2:	2300      	movs	r3, #0
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3718      	adds	r7, #24
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	f010803f 	.word	0xf010803f

08006fe0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b084      	sub	sp, #16
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e050      	b.n	8007094 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d101      	bne.n	8007002 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006ffe:	2302      	movs	r3, #2
 8007000:	e048      	b.n	8007094 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f022 0201 	bic.w	r2, r2, #1
 8007010:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2200      	movs	r2, #0
 8007018:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2200      	movs	r2, #0
 8007020:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2200      	movs	r2, #0
 8007028:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2200      	movs	r2, #0
 8007030:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2200      	movs	r2, #0
 8007038:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2221      	movs	r2, #33	; 0x21
 8007040:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f8bc 	bl	80071c0 <DMA_CalcBaseAndBitshift>
 8007048:	4603      	mov	r3, r0
 800704a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007050:	223f      	movs	r2, #63	; 0x3f
 8007052:	409a      	lsls	r2, r3
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007092:	2300      	movs	r3, #0
}
 8007094:	4618      	mov	r0, r3
 8007096:	3710      	adds	r7, #16
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80070aa:	f7ff f997 	bl	80063dc <HAL_GetTick>
 80070ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d008      	beq.n	80070ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2280      	movs	r2, #128	; 0x80
 80070c0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e052      	b.n	8007174 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f022 0216 	bic.w	r2, r2, #22
 80070dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	695a      	ldr	r2, [r3, #20]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d103      	bne.n	80070fe <HAL_DMA_Abort+0x62>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d007      	beq.n	800710e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f022 0208 	bic.w	r2, r2, #8
 800710c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f022 0201 	bic.w	r2, r2, #1
 800711c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800711e:	e013      	b.n	8007148 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007120:	f7ff f95c 	bl	80063dc <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	2b05      	cmp	r3, #5
 800712c:	d90c      	bls.n	8007148 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2220      	movs	r2, #32
 8007132:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2203      	movs	r2, #3
 8007138:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8007144:	2303      	movs	r3, #3
 8007146:	e015      	b.n	8007174 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1e4      	bne.n	8007120 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800715a:	223f      	movs	r2, #63	; 0x3f
 800715c:	409a      	lsls	r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2201      	movs	r2, #1
 8007166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	3710      	adds	r7, #16
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800718a:	b2db      	uxtb	r3, r3
 800718c:	2b02      	cmp	r3, #2
 800718e:	d004      	beq.n	800719a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2280      	movs	r2, #128	; 0x80
 8007194:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e00c      	b.n	80071b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2205      	movs	r2, #5
 800719e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f022 0201 	bic.w	r2, r2, #1
 80071b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b085      	sub	sp, #20
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	3b10      	subs	r3, #16
 80071d0:	4a13      	ldr	r2, [pc, #76]	; (8007220 <DMA_CalcBaseAndBitshift+0x60>)
 80071d2:	fba2 2303 	umull	r2, r3, r2, r3
 80071d6:	091b      	lsrs	r3, r3, #4
 80071d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80071da:	4a12      	ldr	r2, [pc, #72]	; (8007224 <DMA_CalcBaseAndBitshift+0x64>)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	4413      	add	r3, r2
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	461a      	mov	r2, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2b03      	cmp	r3, #3
 80071ec:	d908      	bls.n	8007200 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	461a      	mov	r2, r3
 80071f4:	4b0c      	ldr	r3, [pc, #48]	; (8007228 <DMA_CalcBaseAndBitshift+0x68>)
 80071f6:	4013      	ands	r3, r2
 80071f8:	1d1a      	adds	r2, r3, #4
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	659a      	str	r2, [r3, #88]	; 0x58
 80071fe:	e006      	b.n	800720e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	461a      	mov	r2, r3
 8007206:	4b08      	ldr	r3, [pc, #32]	; (8007228 <DMA_CalcBaseAndBitshift+0x68>)
 8007208:	4013      	ands	r3, r2
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007212:	4618      	mov	r0, r3
 8007214:	3714      	adds	r7, #20
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop
 8007220:	aaaaaaab 	.word	0xaaaaaaab
 8007224:	080358f0 	.word	0x080358f0
 8007228:	fffffc00 	.word	0xfffffc00

0800722c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800722c:	b480      	push	{r7}
 800722e:	b085      	sub	sp, #20
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007234:	2300      	movs	r3, #0
 8007236:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d11f      	bne.n	8007286 <DMA_CheckFifoParam+0x5a>
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	2b03      	cmp	r3, #3
 800724a:	d856      	bhi.n	80072fa <DMA_CheckFifoParam+0xce>
 800724c:	a201      	add	r2, pc, #4	; (adr r2, 8007254 <DMA_CheckFifoParam+0x28>)
 800724e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007252:	bf00      	nop
 8007254:	08007265 	.word	0x08007265
 8007258:	08007277 	.word	0x08007277
 800725c:	08007265 	.word	0x08007265
 8007260:	080072fb 	.word	0x080072fb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007268:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800726c:	2b00      	cmp	r3, #0
 800726e:	d046      	beq.n	80072fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007274:	e043      	b.n	80072fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800727e:	d140      	bne.n	8007302 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007284:	e03d      	b.n	8007302 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	699b      	ldr	r3, [r3, #24]
 800728a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800728e:	d121      	bne.n	80072d4 <DMA_CheckFifoParam+0xa8>
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	2b03      	cmp	r3, #3
 8007294:	d837      	bhi.n	8007306 <DMA_CheckFifoParam+0xda>
 8007296:	a201      	add	r2, pc, #4	; (adr r2, 800729c <DMA_CheckFifoParam+0x70>)
 8007298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800729c:	080072ad 	.word	0x080072ad
 80072a0:	080072b3 	.word	0x080072b3
 80072a4:	080072ad 	.word	0x080072ad
 80072a8:	080072c5 	.word	0x080072c5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	73fb      	strb	r3, [r7, #15]
      break;
 80072b0:	e030      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d025      	beq.n	800730a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072c2:	e022      	b.n	800730a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80072cc:	d11f      	bne.n	800730e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80072d2:	e01c      	b.n	800730e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d903      	bls.n	80072e2 <DMA_CheckFifoParam+0xb6>
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2b03      	cmp	r3, #3
 80072de:	d003      	beq.n	80072e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80072e0:	e018      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	73fb      	strb	r3, [r7, #15]
      break;
 80072e6:	e015      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d00e      	beq.n	8007312 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	73fb      	strb	r3, [r7, #15]
      break;
 80072f8:	e00b      	b.n	8007312 <DMA_CheckFifoParam+0xe6>
      break;
 80072fa:	bf00      	nop
 80072fc:	e00a      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
      break;
 80072fe:	bf00      	nop
 8007300:	e008      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
      break;
 8007302:	bf00      	nop
 8007304:	e006      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
      break;
 8007306:	bf00      	nop
 8007308:	e004      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
      break;
 800730a:	bf00      	nop
 800730c:	e002      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
      break;   
 800730e:	bf00      	nop
 8007310:	e000      	b.n	8007314 <DMA_CheckFifoParam+0xe8>
      break;
 8007312:	bf00      	nop
    }
  } 
  
  return status; 
 8007314:	7bfb      	ldrb	r3, [r7, #15]
}
 8007316:	4618      	mov	r0, r3
 8007318:	3714      	adds	r7, #20
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop

08007324 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d101      	bne.n	8007336 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e039      	b.n	80073aa <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800733c:	b2db      	uxtb	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d106      	bne.n	8007350 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7fe fa58 	bl	8005800 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2202      	movs	r2, #2
 8007354:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	685a      	ldr	r2, [r3, #4]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	430a      	orrs	r2, r1
 800736c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007374:	f023 0107 	bic.w	r1, r3, #7
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689a      	ldr	r2, [r3, #8]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	430a      	orrs	r2, r1
 8007382:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800738a:	4b0a      	ldr	r3, [pc, #40]	; (80073b4 <HAL_DMA2D_Init+0x90>)
 800738c:	4013      	ands	r3, r2
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	68d1      	ldr	r1, [r2, #12]
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	6812      	ldr	r2, [r2, #0]
 8007396:	430b      	orrs	r3, r1
 8007398:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3708      	adds	r7, #8
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	ffffc000 	.word	0xffffc000

080073b8 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b086      	sub	sp, #24
 80073bc:	af02      	add	r7, sp, #8
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
 80073c4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d101      	bne.n	80073d4 <HAL_DMA2D_Start+0x1c>
 80073d0:	2302      	movs	r3, #2
 80073d2:	e018      	b.n	8007406 <HAL_DMA2D_Start+0x4e>
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2202      	movs	r2, #2
 80073e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	9300      	str	r3, [sp, #0]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	68b9      	ldr	r1, [r7, #8]
 80073ee:	68f8      	ldr	r0, [r7, #12]
 80073f0:	f000 fa98 	bl	8007924 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f042 0201 	orr.w	r2, r2, #1
 8007402:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b086      	sub	sp, #24
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
 8007416:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8007418:	2300      	movs	r3, #0
 800741a:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d056      	beq.n	80074d8 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800742a:	f7fe ffd7 	bl	80063dc <HAL_GetTick>
 800742e:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8007430:	e04b      	b.n	80074ca <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8007440:	2b00      	cmp	r3, #0
 8007442:	d023      	beq.n	800748c <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f003 0320 	and.w	r3, r3, #32
 800744a:	2b00      	cmp	r3, #0
 800744c:	d005      	beq.n	800745a <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007452:	f043 0202 	orr.w	r2, r3, #2
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b00      	cmp	r3, #0
 8007462:	d005      	beq.n	8007470 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007468:	f043 0201 	orr.w	r2, r3, #1
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2221      	movs	r2, #33	; 0x21
 8007476:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2204      	movs	r2, #4
 800747c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e0a5      	b.n	80075d8 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007492:	d01a      	beq.n	80074ca <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007494:	f7fe ffa2 	bl	80063dc <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	683a      	ldr	r2, [r7, #0]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d302      	bcc.n	80074aa <HAL_DMA2D_PollForTransfer+0x9c>
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d10f      	bne.n	80074ca <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074ae:	f043 0220 	orr.w	r2, r3, #32
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2203      	movs	r2, #3
 80074ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e086      	b.n	80075d8 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	f003 0302 	and.w	r3, r3, #2
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d0ac      	beq.n	8007432 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	f003 0320 	and.w	r3, r3, #32
 80074e2:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ea:	f003 0320 	and.w	r3, r3, #32
 80074ee:	693a      	ldr	r2, [r7, #16]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d061      	beq.n	80075be <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80074fa:	f7fe ff6f 	bl	80063dc <HAL_GetTick>
 80074fe:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8007500:	e056      	b.n	80075b0 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8007510:	2b00      	cmp	r3, #0
 8007512:	d02e      	beq.n	8007572 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f003 0308 	and.w	r3, r3, #8
 800751a:	2b00      	cmp	r3, #0
 800751c:	d005      	beq.n	800752a <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007522:	f043 0204 	orr.w	r2, r3, #4
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f003 0320 	and.w	r3, r3, #32
 8007530:	2b00      	cmp	r3, #0
 8007532:	d005      	beq.n	8007540 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007538:	f043 0202 	orr.w	r2, r3, #2
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f003 0301 	and.w	r3, r3, #1
 8007546:	2b00      	cmp	r3, #0
 8007548:	d005      	beq.n	8007556 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800754e:	f043 0201 	orr.w	r2, r3, #1
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2229      	movs	r2, #41	; 0x29
 800755c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2204      	movs	r2, #4
 8007562:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e032      	b.n	80075d8 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007578:	d01a      	beq.n	80075b0 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800757a:	f7fe ff2f 	bl	80063dc <HAL_GetTick>
 800757e:	4602      	mov	r2, r0
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	1ad3      	subs	r3, r2, r3
 8007584:	683a      	ldr	r2, [r7, #0]
 8007586:	429a      	cmp	r2, r3
 8007588:	d302      	bcc.n	8007590 <HAL_DMA2D_PollForTransfer+0x182>
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d10f      	bne.n	80075b0 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007594:	f043 0220 	orr.w	r2, r3, #32
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2203      	movs	r2, #3
 80075a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	e013      	b.n	80075d8 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	f003 0310 	and.w	r3, r3, #16
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0a1      	beq.n	8007502 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2212      	movs	r2, #18
 80075c4:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2201      	movs	r2, #1
 80075ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80075d6:	2300      	movs	r3, #0
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3718      	adds	r7, #24
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b084      	sub	sp, #16
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f003 0301 	and.w	r3, r3, #1
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d026      	beq.n	8007650 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007608:	2b00      	cmp	r3, #0
 800760a:	d021      	beq.n	8007650 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800761a:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007620:	f043 0201 	orr.w	r2, r3, #1
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2201      	movs	r2, #1
 800762e:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2204      	movs	r2, #4
 8007634:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	695b      	ldr	r3, [r3, #20]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d003      	beq.n	8007650 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	695b      	ldr	r3, [r3, #20]
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f003 0320 	and.w	r3, r3, #32
 8007656:	2b00      	cmp	r3, #0
 8007658:	d026      	beq.n	80076a8 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007660:	2b00      	cmp	r3, #0
 8007662:	d021      	beq.n	80076a8 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007672:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2220      	movs	r2, #32
 800767a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007680:	f043 0202 	orr.w	r2, r3, #2
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2204      	movs	r2, #4
 800768c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	695b      	ldr	r3, [r3, #20]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d003      	beq.n	80076a8 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	695b      	ldr	r3, [r3, #20]
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f003 0308 	and.w	r3, r3, #8
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d026      	beq.n	8007700 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d021      	beq.n	8007700 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80076ca:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2208      	movs	r2, #8
 80076d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076d8:	f043 0204 	orr.w	r2, r3, #4
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2204      	movs	r2, #4
 80076e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d003      	beq.n	8007700 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	695b      	ldr	r3, [r3, #20]
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f003 0304 	and.w	r3, r3, #4
 8007706:	2b00      	cmp	r3, #0
 8007708:	d013      	beq.n	8007732 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00e      	beq.n	8007732 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007722:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2204      	movs	r2, #4
 800772a:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 f853 	bl	80077d8 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	2b00      	cmp	r3, #0
 800773a:	d024      	beq.n	8007786 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007742:	2b00      	cmp	r3, #0
 8007744:	d01f      	beq.n	8007786 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007754:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2202      	movs	r2, #2
 800775c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2201      	movs	r2, #1
 800776a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d003      	beq.n	8007786 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f003 0310 	and.w	r3, r3, #16
 800778c:	2b00      	cmp	r3, #0
 800778e:	d01f      	beq.n	80077d0 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d01a      	beq.n	80077d0 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80077a8:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	2210      	movs	r2, #16
 80077b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f80e 	bl	80077ec <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80077d0:	bf00      	nop
 80077d2:	3710      	adds	r7, #16
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8007800:	b480      	push	{r7}
 8007802:	b087      	sub	sp, #28
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007818:	2b01      	cmp	r3, #1
 800781a:	d101      	bne.n	8007820 <HAL_DMA2D_ConfigLayer+0x20>
 800781c:	2302      	movs	r3, #2
 800781e:	e079      	b.n	8007914 <HAL_DMA2D_ConfigLayer+0x114>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2202      	movs	r2, #2
 800782c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	011b      	lsls	r3, r3, #4
 8007834:	3318      	adds	r3, #24
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	4413      	add	r3, r2
 800783a:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	041b      	lsls	r3, r3, #16
 8007846:	4313      	orrs	r3, r2
 8007848:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800784a:	4b35      	ldr	r3, [pc, #212]	; (8007920 <HAL_DMA2D_ConfigLayer+0x120>)
 800784c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2b0a      	cmp	r3, #10
 8007854:	d003      	beq.n	800785e <HAL_DMA2D_ConfigLayer+0x5e>
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	2b09      	cmp	r3, #9
 800785c:	d107      	bne.n	800786e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	4313      	orrs	r3, r2
 800786a:	617b      	str	r3, [r7, #20]
 800786c:	e005      	b.n	800787a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	061b      	lsls	r3, r3, #24
 8007874:	697a      	ldr	r2, [r7, #20]
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d120      	bne.n	80078c2 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	43db      	mvns	r3, r3
 800788a:	ea02 0103 	and.w	r1, r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	430a      	orrs	r2, r1
 8007896:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	6812      	ldr	r2, [r2, #0]
 80078a0:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	2b0a      	cmp	r3, #10
 80078a8:	d003      	beq.n	80078b2 <HAL_DMA2D_ConfigLayer+0xb2>
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	2b09      	cmp	r3, #9
 80078b0:	d127      	bne.n	8007902 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	68da      	ldr	r2, [r3, #12]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80078be:	629a      	str	r2, [r3, #40]	; 0x28
 80078c0:	e01f      	b.n	8007902 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	69da      	ldr	r2, [r3, #28]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	43db      	mvns	r3, r3
 80078cc:	ea02 0103 	and.w	r1, r2, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	697a      	ldr	r2, [r7, #20]
 80078d6:	430a      	orrs	r2, r1
 80078d8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	693a      	ldr	r2, [r7, #16]
 80078e0:	6812      	ldr	r2, [r2, #0]
 80078e2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	2b0a      	cmp	r3, #10
 80078ea:	d003      	beq.n	80078f4 <HAL_DMA2D_ConfigLayer+0xf4>
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	2b09      	cmp	r3, #9
 80078f2:	d106      	bne.n	8007902 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	68da      	ldr	r2, [r3, #12]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8007900:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	371c      	adds	r7, #28
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr
 8007920:	ff03000f 	.word	0xff03000f

08007924 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8007924:	b480      	push	{r7}
 8007926:	b08b      	sub	sp, #44	; 0x2c
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	607a      	str	r2, [r7, #4]
 8007930:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007938:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	041a      	lsls	r2, r3, #16
 8007940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007942:	431a      	orrs	r2, r3
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	430a      	orrs	r2, r1
 800794a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800795c:	d174      	bne.n	8007a48 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007964:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800796c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007974:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	b2db      	uxtb	r3, r3
 800797a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d108      	bne.n	8007996 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8007984:	69ba      	ldr	r2, [r7, #24]
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	431a      	orrs	r2, r3
 800798a:	6a3b      	ldr	r3, [r7, #32]
 800798c:	4313      	orrs	r3, r2
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	4313      	orrs	r3, r2
 8007992:	627b      	str	r3, [r7, #36]	; 0x24
 8007994:	e053      	b.n	8007a3e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d106      	bne.n	80079ac <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800799e:	69ba      	ldr	r2, [r7, #24]
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	627b      	str	r3, [r7, #36]	; 0x24
 80079aa:	e048      	b.n	8007a3e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	2b02      	cmp	r3, #2
 80079b2:	d111      	bne.n	80079d8 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	0cdb      	lsrs	r3, r3, #19
 80079b8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	0a9b      	lsrs	r3, r3, #10
 80079be:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	08db      	lsrs	r3, r3, #3
 80079c4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	02db      	lsls	r3, r3, #11
 80079ce:	4313      	orrs	r3, r2
 80079d0:	697a      	ldr	r2, [r7, #20]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	627b      	str	r3, [r7, #36]	; 0x24
 80079d6:	e032      	b.n	8007a3e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	2b03      	cmp	r3, #3
 80079de:	d117      	bne.n	8007a10 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80079e0:	6a3b      	ldr	r3, [r7, #32]
 80079e2:	0fdb      	lsrs	r3, r3, #31
 80079e4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	0cdb      	lsrs	r3, r3, #19
 80079ea:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80079ec:	69bb      	ldr	r3, [r7, #24]
 80079ee:	0adb      	lsrs	r3, r3, #11
 80079f0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	08db      	lsrs	r3, r3, #3
 80079f6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	015a      	lsls	r2, r3, #5
 80079fc:	69fb      	ldr	r3, [r7, #28]
 80079fe:	029b      	lsls	r3, r3, #10
 8007a00:	431a      	orrs	r2, r3
 8007a02:	6a3b      	ldr	r3, [r7, #32]
 8007a04:	03db      	lsls	r3, r3, #15
 8007a06:	4313      	orrs	r3, r2
 8007a08:	697a      	ldr	r2, [r7, #20]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8007a0e:	e016      	b.n	8007a3e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8007a10:	6a3b      	ldr	r3, [r7, #32]
 8007a12:	0f1b      	lsrs	r3, r3, #28
 8007a14:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8007a16:	69fb      	ldr	r3, [r7, #28]
 8007a18:	0d1b      	lsrs	r3, r3, #20
 8007a1a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8007a1c:	69bb      	ldr	r3, [r7, #24]
 8007a1e:	0b1b      	lsrs	r3, r3, #12
 8007a20:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	091b      	lsrs	r3, r3, #4
 8007a26:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	011a      	lsls	r2, r3, #4
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	021b      	lsls	r3, r3, #8
 8007a30:	431a      	orrs	r2, r3
 8007a32:	6a3b      	ldr	r3, [r7, #32]
 8007a34:	031b      	lsls	r3, r3, #12
 8007a36:	4313      	orrs	r3, r2
 8007a38:	697a      	ldr	r2, [r7, #20]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a44:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8007a46:	e003      	b.n	8007a50 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	68ba      	ldr	r2, [r7, #8]
 8007a4e:	60da      	str	r2, [r3, #12]
}
 8007a50:	bf00      	nop
 8007a52:	372c      	adds	r7, #44	; 0x2c
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b089      	sub	sp, #36	; 0x24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007a66:	2300      	movs	r3, #0
 8007a68:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007a72:	2300      	movs	r3, #0
 8007a74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8007a76:	2300      	movs	r3, #0
 8007a78:	61fb      	str	r3, [r7, #28]
 8007a7a:	e175      	b.n	8007d68 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	fa02 f303 	lsl.w	r3, r2, r3
 8007a84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	4013      	ands	r3, r2
 8007a8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007a90:	693a      	ldr	r2, [r7, #16]
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	429a      	cmp	r2, r3
 8007a96:	f040 8164 	bne.w	8007d62 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	f003 0303 	and.w	r3, r3, #3
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d005      	beq.n	8007ab2 <HAL_GPIO_Init+0x56>
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	f003 0303 	and.w	r3, r3, #3
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	d130      	bne.n	8007b14 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	005b      	lsls	r3, r3, #1
 8007abc:	2203      	movs	r2, #3
 8007abe:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac2:	43db      	mvns	r3, r3
 8007ac4:	69ba      	ldr	r2, [r7, #24]
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	68da      	ldr	r2, [r3, #12]
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	005b      	lsls	r3, r3, #1
 8007ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad6:	69ba      	ldr	r2, [r7, #24]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	69ba      	ldr	r2, [r7, #24]
 8007ae0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007ae8:	2201      	movs	r2, #1
 8007aea:	69fb      	ldr	r3, [r7, #28]
 8007aec:	fa02 f303 	lsl.w	r3, r2, r3
 8007af0:	43db      	mvns	r3, r3
 8007af2:	69ba      	ldr	r2, [r7, #24]
 8007af4:	4013      	ands	r3, r2
 8007af6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	091b      	lsrs	r3, r3, #4
 8007afe:	f003 0201 	and.w	r2, r3, #1
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	fa02 f303 	lsl.w	r3, r2, r3
 8007b08:	69ba      	ldr	r2, [r7, #24]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	69ba      	ldr	r2, [r7, #24]
 8007b12:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	f003 0303 	and.w	r3, r3, #3
 8007b1c:	2b03      	cmp	r3, #3
 8007b1e:	d017      	beq.n	8007b50 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	005b      	lsls	r3, r3, #1
 8007b2a:	2203      	movs	r2, #3
 8007b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b30:	43db      	mvns	r3, r3
 8007b32:	69ba      	ldr	r2, [r7, #24]
 8007b34:	4013      	ands	r3, r2
 8007b36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	689a      	ldr	r2, [r3, #8]
 8007b3c:	69fb      	ldr	r3, [r7, #28]
 8007b3e:	005b      	lsls	r3, r3, #1
 8007b40:	fa02 f303 	lsl.w	r3, r2, r3
 8007b44:	69ba      	ldr	r2, [r7, #24]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	69ba      	ldr	r2, [r7, #24]
 8007b4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	f003 0303 	and.w	r3, r3, #3
 8007b58:	2b02      	cmp	r3, #2
 8007b5a:	d123      	bne.n	8007ba4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	08da      	lsrs	r2, r3, #3
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	3208      	adds	r2, #8
 8007b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	f003 0307 	and.w	r3, r3, #7
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	220f      	movs	r2, #15
 8007b74:	fa02 f303 	lsl.w	r3, r2, r3
 8007b78:	43db      	mvns	r3, r3
 8007b7a:	69ba      	ldr	r2, [r7, #24]
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	691a      	ldr	r2, [r3, #16]
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	f003 0307 	and.w	r3, r3, #7
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b90:	69ba      	ldr	r2, [r7, #24]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	08da      	lsrs	r2, r3, #3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	3208      	adds	r2, #8
 8007b9e:	69b9      	ldr	r1, [r7, #24]
 8007ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	005b      	lsls	r3, r3, #1
 8007bae:	2203      	movs	r2, #3
 8007bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb4:	43db      	mvns	r3, r3
 8007bb6:	69ba      	ldr	r2, [r7, #24]
 8007bb8:	4013      	ands	r3, r2
 8007bba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	f003 0203 	and.w	r2, r3, #3
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	005b      	lsls	r3, r3, #1
 8007bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bcc:	69ba      	ldr	r2, [r7, #24]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	69ba      	ldr	r2, [r7, #24]
 8007bd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f000 80be 	beq.w	8007d62 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007be6:	4b66      	ldr	r3, [pc, #408]	; (8007d80 <HAL_GPIO_Init+0x324>)
 8007be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bea:	4a65      	ldr	r2, [pc, #404]	; (8007d80 <HAL_GPIO_Init+0x324>)
 8007bec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8007bf2:	4b63      	ldr	r3, [pc, #396]	; (8007d80 <HAL_GPIO_Init+0x324>)
 8007bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bfa:	60fb      	str	r3, [r7, #12]
 8007bfc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8007bfe:	4a61      	ldr	r2, [pc, #388]	; (8007d84 <HAL_GPIO_Init+0x328>)
 8007c00:	69fb      	ldr	r3, [r7, #28]
 8007c02:	089b      	lsrs	r3, r3, #2
 8007c04:	3302      	adds	r3, #2
 8007c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	f003 0303 	and.w	r3, r3, #3
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	220f      	movs	r2, #15
 8007c16:	fa02 f303 	lsl.w	r3, r2, r3
 8007c1a:	43db      	mvns	r3, r3
 8007c1c:	69ba      	ldr	r2, [r7, #24]
 8007c1e:	4013      	ands	r3, r2
 8007c20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a58      	ldr	r2, [pc, #352]	; (8007d88 <HAL_GPIO_Init+0x32c>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d037      	beq.n	8007c9a <HAL_GPIO_Init+0x23e>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a57      	ldr	r2, [pc, #348]	; (8007d8c <HAL_GPIO_Init+0x330>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d031      	beq.n	8007c96 <HAL_GPIO_Init+0x23a>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	4a56      	ldr	r2, [pc, #344]	; (8007d90 <HAL_GPIO_Init+0x334>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d02b      	beq.n	8007c92 <HAL_GPIO_Init+0x236>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4a55      	ldr	r2, [pc, #340]	; (8007d94 <HAL_GPIO_Init+0x338>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d025      	beq.n	8007c8e <HAL_GPIO_Init+0x232>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a54      	ldr	r2, [pc, #336]	; (8007d98 <HAL_GPIO_Init+0x33c>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d01f      	beq.n	8007c8a <HAL_GPIO_Init+0x22e>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4a53      	ldr	r2, [pc, #332]	; (8007d9c <HAL_GPIO_Init+0x340>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d019      	beq.n	8007c86 <HAL_GPIO_Init+0x22a>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a52      	ldr	r2, [pc, #328]	; (8007da0 <HAL_GPIO_Init+0x344>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d013      	beq.n	8007c82 <HAL_GPIO_Init+0x226>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4a51      	ldr	r2, [pc, #324]	; (8007da4 <HAL_GPIO_Init+0x348>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d00d      	beq.n	8007c7e <HAL_GPIO_Init+0x222>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	4a50      	ldr	r2, [pc, #320]	; (8007da8 <HAL_GPIO_Init+0x34c>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d007      	beq.n	8007c7a <HAL_GPIO_Init+0x21e>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a4f      	ldr	r2, [pc, #316]	; (8007dac <HAL_GPIO_Init+0x350>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d101      	bne.n	8007c76 <HAL_GPIO_Init+0x21a>
 8007c72:	2309      	movs	r3, #9
 8007c74:	e012      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c76:	230a      	movs	r3, #10
 8007c78:	e010      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c7a:	2308      	movs	r3, #8
 8007c7c:	e00e      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c7e:	2307      	movs	r3, #7
 8007c80:	e00c      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c82:	2306      	movs	r3, #6
 8007c84:	e00a      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c86:	2305      	movs	r3, #5
 8007c88:	e008      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c8a:	2304      	movs	r3, #4
 8007c8c:	e006      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e004      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c92:	2302      	movs	r3, #2
 8007c94:	e002      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c96:	2301      	movs	r3, #1
 8007c98:	e000      	b.n	8007c9c <HAL_GPIO_Init+0x240>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	69fa      	ldr	r2, [r7, #28]
 8007c9e:	f002 0203 	and.w	r2, r2, #3
 8007ca2:	0092      	lsls	r2, r2, #2
 8007ca4:	4093      	lsls	r3, r2
 8007ca6:	69ba      	ldr	r2, [r7, #24]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007cac:	4935      	ldr	r1, [pc, #212]	; (8007d84 <HAL_GPIO_Init+0x328>)
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	089b      	lsrs	r3, r3, #2
 8007cb2:	3302      	adds	r3, #2
 8007cb4:	69ba      	ldr	r2, [r7, #24]
 8007cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007cba:	4b3d      	ldr	r3, [pc, #244]	; (8007db0 <HAL_GPIO_Init+0x354>)
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	43db      	mvns	r3, r3
 8007cc4:	69ba      	ldr	r2, [r7, #24]
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d003      	beq.n	8007cde <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007cd6:	69ba      	ldr	r2, [r7, #24]
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007cde:	4a34      	ldr	r2, [pc, #208]	; (8007db0 <HAL_GPIO_Init+0x354>)
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007ce4:	4b32      	ldr	r3, [pc, #200]	; (8007db0 <HAL_GPIO_Init+0x354>)
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	43db      	mvns	r3, r3
 8007cee:	69ba      	ldr	r2, [r7, #24]
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d003      	beq.n	8007d08 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007d00:	69ba      	ldr	r2, [r7, #24]
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007d08:	4a29      	ldr	r2, [pc, #164]	; (8007db0 <HAL_GPIO_Init+0x354>)
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007d0e:	4b28      	ldr	r3, [pc, #160]	; (8007db0 <HAL_GPIO_Init+0x354>)
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	43db      	mvns	r3, r3
 8007d18:	69ba      	ldr	r2, [r7, #24]
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d003      	beq.n	8007d32 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007d2a:	69ba      	ldr	r2, [r7, #24]
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007d32:	4a1f      	ldr	r2, [pc, #124]	; (8007db0 <HAL_GPIO_Init+0x354>)
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007d38:	4b1d      	ldr	r3, [pc, #116]	; (8007db0 <HAL_GPIO_Init+0x354>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	43db      	mvns	r3, r3
 8007d42:	69ba      	ldr	r2, [r7, #24]
 8007d44:	4013      	ands	r3, r2
 8007d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d003      	beq.n	8007d5c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007d54:	69ba      	ldr	r2, [r7, #24]
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007d5c:	4a14      	ldr	r2, [pc, #80]	; (8007db0 <HAL_GPIO_Init+0x354>)
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007d62:	69fb      	ldr	r3, [r7, #28]
 8007d64:	3301      	adds	r3, #1
 8007d66:	61fb      	str	r3, [r7, #28]
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	2b0f      	cmp	r3, #15
 8007d6c:	f67f ae86 	bls.w	8007a7c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007d70:	bf00      	nop
 8007d72:	bf00      	nop
 8007d74:	3724      	adds	r7, #36	; 0x24
 8007d76:	46bd      	mov	sp, r7
 8007d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop
 8007d80:	40023800 	.word	0x40023800
 8007d84:	40013800 	.word	0x40013800
 8007d88:	40020000 	.word	0x40020000
 8007d8c:	40020400 	.word	0x40020400
 8007d90:	40020800 	.word	0x40020800
 8007d94:	40020c00 	.word	0x40020c00
 8007d98:	40021000 	.word	0x40021000
 8007d9c:	40021400 	.word	0x40021400
 8007da0:	40021800 	.word	0x40021800
 8007da4:	40021c00 	.word	0x40021c00
 8007da8:	40022000 	.word	0x40022000
 8007dac:	40022400 	.word	0x40022400
 8007db0:	40013c00 	.word	0x40013c00

08007db4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b087      	sub	sp, #28
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8007dca:	2300      	movs	r3, #0
 8007dcc:	617b      	str	r3, [r7, #20]
 8007dce:	e0d9      	b.n	8007f84 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007dda:	683a      	ldr	r2, [r7, #0]
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	4013      	ands	r3, r2
 8007de0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	f040 80c9 	bne.w	8007f7e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8007dec:	4a6b      	ldr	r2, [pc, #428]	; (8007f9c <HAL_GPIO_DeInit+0x1e8>)
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	089b      	lsrs	r3, r3, #2
 8007df2:	3302      	adds	r3, #2
 8007df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007df8:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	f003 0303 	and.w	r3, r3, #3
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	220f      	movs	r2, #15
 8007e04:	fa02 f303 	lsl.w	r3, r2, r3
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a63      	ldr	r2, [pc, #396]	; (8007fa0 <HAL_GPIO_DeInit+0x1ec>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d037      	beq.n	8007e86 <HAL_GPIO_DeInit+0xd2>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a62      	ldr	r2, [pc, #392]	; (8007fa4 <HAL_GPIO_DeInit+0x1f0>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d031      	beq.n	8007e82 <HAL_GPIO_DeInit+0xce>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a61      	ldr	r2, [pc, #388]	; (8007fa8 <HAL_GPIO_DeInit+0x1f4>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d02b      	beq.n	8007e7e <HAL_GPIO_DeInit+0xca>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a60      	ldr	r2, [pc, #384]	; (8007fac <HAL_GPIO_DeInit+0x1f8>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d025      	beq.n	8007e7a <HAL_GPIO_DeInit+0xc6>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a5f      	ldr	r2, [pc, #380]	; (8007fb0 <HAL_GPIO_DeInit+0x1fc>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d01f      	beq.n	8007e76 <HAL_GPIO_DeInit+0xc2>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	4a5e      	ldr	r2, [pc, #376]	; (8007fb4 <HAL_GPIO_DeInit+0x200>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d019      	beq.n	8007e72 <HAL_GPIO_DeInit+0xbe>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a5d      	ldr	r2, [pc, #372]	; (8007fb8 <HAL_GPIO_DeInit+0x204>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d013      	beq.n	8007e6e <HAL_GPIO_DeInit+0xba>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	4a5c      	ldr	r2, [pc, #368]	; (8007fbc <HAL_GPIO_DeInit+0x208>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d00d      	beq.n	8007e6a <HAL_GPIO_DeInit+0xb6>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4a5b      	ldr	r2, [pc, #364]	; (8007fc0 <HAL_GPIO_DeInit+0x20c>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d007      	beq.n	8007e66 <HAL_GPIO_DeInit+0xb2>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a5a      	ldr	r2, [pc, #360]	; (8007fc4 <HAL_GPIO_DeInit+0x210>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d101      	bne.n	8007e62 <HAL_GPIO_DeInit+0xae>
 8007e5e:	2309      	movs	r3, #9
 8007e60:	e012      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e62:	230a      	movs	r3, #10
 8007e64:	e010      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e66:	2308      	movs	r3, #8
 8007e68:	e00e      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e6a:	2307      	movs	r3, #7
 8007e6c:	e00c      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e6e:	2306      	movs	r3, #6
 8007e70:	e00a      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e72:	2305      	movs	r3, #5
 8007e74:	e008      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e76:	2304      	movs	r3, #4
 8007e78:	e006      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e004      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e7e:	2302      	movs	r3, #2
 8007e80:	e002      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e82:	2301      	movs	r3, #1
 8007e84:	e000      	b.n	8007e88 <HAL_GPIO_DeInit+0xd4>
 8007e86:	2300      	movs	r3, #0
 8007e88:	697a      	ldr	r2, [r7, #20]
 8007e8a:	f002 0203 	and.w	r2, r2, #3
 8007e8e:	0092      	lsls	r2, r2, #2
 8007e90:	4093      	lsls	r3, r2
 8007e92:	68ba      	ldr	r2, [r7, #8]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d132      	bne.n	8007efe <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007e98:	4b4b      	ldr	r3, [pc, #300]	; (8007fc8 <HAL_GPIO_DeInit+0x214>)
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	43db      	mvns	r3, r3
 8007ea0:	4949      	ldr	r1, [pc, #292]	; (8007fc8 <HAL_GPIO_DeInit+0x214>)
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007ea6:	4b48      	ldr	r3, [pc, #288]	; (8007fc8 <HAL_GPIO_DeInit+0x214>)
 8007ea8:	685a      	ldr	r2, [r3, #4]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	43db      	mvns	r3, r3
 8007eae:	4946      	ldr	r1, [pc, #280]	; (8007fc8 <HAL_GPIO_DeInit+0x214>)
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007eb4:	4b44      	ldr	r3, [pc, #272]	; (8007fc8 <HAL_GPIO_DeInit+0x214>)
 8007eb6:	68da      	ldr	r2, [r3, #12]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	43db      	mvns	r3, r3
 8007ebc:	4942      	ldr	r1, [pc, #264]	; (8007fc8 <HAL_GPIO_DeInit+0x214>)
 8007ebe:	4013      	ands	r3, r2
 8007ec0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007ec2:	4b41      	ldr	r3, [pc, #260]	; (8007fc8 <HAL_GPIO_DeInit+0x214>)
 8007ec4:	689a      	ldr	r2, [r3, #8]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	43db      	mvns	r3, r3
 8007eca:	493f      	ldr	r1, [pc, #252]	; (8007fc8 <HAL_GPIO_DeInit+0x214>)
 8007ecc:	4013      	ands	r3, r2
 8007ece:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	f003 0303 	and.w	r3, r3, #3
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	220f      	movs	r2, #15
 8007eda:	fa02 f303 	lsl.w	r3, r2, r3
 8007ede:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007ee0:	4a2e      	ldr	r2, [pc, #184]	; (8007f9c <HAL_GPIO_DeInit+0x1e8>)
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	089b      	lsrs	r3, r3, #2
 8007ee6:	3302      	adds	r3, #2
 8007ee8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	43da      	mvns	r2, r3
 8007ef0:	482a      	ldr	r0, [pc, #168]	; (8007f9c <HAL_GPIO_DeInit+0x1e8>)
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	089b      	lsrs	r3, r3, #2
 8007ef6:	400a      	ands	r2, r1
 8007ef8:	3302      	adds	r3, #2
 8007efa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	005b      	lsls	r3, r3, #1
 8007f06:	2103      	movs	r1, #3
 8007f08:	fa01 f303 	lsl.w	r3, r1, r3
 8007f0c:	43db      	mvns	r3, r3
 8007f0e:	401a      	ands	r2, r3
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	08da      	lsrs	r2, r3, #3
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	3208      	adds	r2, #8
 8007f1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	f003 0307 	and.w	r3, r3, #7
 8007f26:	009b      	lsls	r3, r3, #2
 8007f28:	220f      	movs	r2, #15
 8007f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f2e:	43db      	mvns	r3, r3
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	08d2      	lsrs	r2, r2, #3
 8007f34:	4019      	ands	r1, r3
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	3208      	adds	r2, #8
 8007f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	68da      	ldr	r2, [r3, #12]
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	005b      	lsls	r3, r3, #1
 8007f46:	2103      	movs	r1, #3
 8007f48:	fa01 f303 	lsl.w	r3, r1, r3
 8007f4c:	43db      	mvns	r3, r3
 8007f4e:	401a      	ands	r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	685a      	ldr	r2, [r3, #4]
 8007f58:	2101      	movs	r1, #1
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f60:	43db      	mvns	r3, r3
 8007f62:	401a      	ands	r2, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	689a      	ldr	r2, [r3, #8]
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	005b      	lsls	r3, r3, #1
 8007f70:	2103      	movs	r1, #3
 8007f72:	fa01 f303 	lsl.w	r3, r1, r3
 8007f76:	43db      	mvns	r3, r3
 8007f78:	401a      	ands	r2, r3
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	3301      	adds	r3, #1
 8007f82:	617b      	str	r3, [r7, #20]
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	2b0f      	cmp	r3, #15
 8007f88:	f67f af22 	bls.w	8007dd0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007f8c:	bf00      	nop
 8007f8e:	bf00      	nop
 8007f90:	371c      	adds	r7, #28
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	40013800 	.word	0x40013800
 8007fa0:	40020000 	.word	0x40020000
 8007fa4:	40020400 	.word	0x40020400
 8007fa8:	40020800 	.word	0x40020800
 8007fac:	40020c00 	.word	0x40020c00
 8007fb0:	40021000 	.word	0x40021000
 8007fb4:	40021400 	.word	0x40021400
 8007fb8:	40021800 	.word	0x40021800
 8007fbc:	40021c00 	.word	0x40021c00
 8007fc0:	40022000 	.word	0x40022000
 8007fc4:	40022400 	.word	0x40022400
 8007fc8:	40013c00 	.word	0x40013c00

08007fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	807b      	strh	r3, [r7, #2]
 8007fd8:	4613      	mov	r3, r2
 8007fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007fdc:	787b      	ldrb	r3, [r7, #1]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d003      	beq.n	8007fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007fe2:	887a      	ldrh	r2, [r7, #2]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007fe8:	e003      	b.n	8007ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007fea:	887b      	ldrh	r3, [r7, #2]
 8007fec:	041a      	lsls	r2, r3, #16
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	619a      	str	r2, [r3, #24]
}
 8007ff2:	bf00      	nop
 8007ff4:	370c      	adds	r7, #12
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007ffe:	b480      	push	{r7}
 8008000:	b085      	sub	sp, #20
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
 8008006:	460b      	mov	r3, r1
 8008008:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008010:	887a      	ldrh	r2, [r7, #2]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	4013      	ands	r3, r2
 8008016:	041a      	lsls	r2, r3, #16
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	43d9      	mvns	r1, r3
 800801c:	887b      	ldrh	r3, [r7, #2]
 800801e:	400b      	ands	r3, r1
 8008020:	431a      	orrs	r2, r3
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	619a      	str	r2, [r3, #24]
}
 8008026:	bf00      	nop
 8008028:	3714      	adds	r7, #20
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
	...

08008034 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b082      	sub	sp, #8
 8008038:	af00      	add	r7, sp, #0
 800803a:	4603      	mov	r3, r0
 800803c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800803e:	4b08      	ldr	r3, [pc, #32]	; (8008060 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008040:	695a      	ldr	r2, [r3, #20]
 8008042:	88fb      	ldrh	r3, [r7, #6]
 8008044:	4013      	ands	r3, r2
 8008046:	2b00      	cmp	r3, #0
 8008048:	d006      	beq.n	8008058 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800804a:	4a05      	ldr	r2, [pc, #20]	; (8008060 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800804c:	88fb      	ldrh	r3, [r7, #6]
 800804e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008050:	88fb      	ldrh	r3, [r7, #6]
 8008052:	4618      	mov	r0, r3
 8008054:	f7fa fcc2 	bl	80029dc <HAL_GPIO_EXTI_Callback>
  }
}
 8008058:	bf00      	nop
 800805a:	3708      	adds	r7, #8
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}
 8008060:	40013c00 	.word	0x40013c00

08008064 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b082      	sub	sp, #8
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d101      	bne.n	8008076 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e07f      	b.n	8008176 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800807c:	b2db      	uxtb	r3, r3
 800807e:	2b00      	cmp	r3, #0
 8008080:	d106      	bne.n	8008090 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2200      	movs	r2, #0
 8008086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f7fd fbde 	bl	800584c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2224      	movs	r2, #36	; 0x24
 8008094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681a      	ldr	r2, [r3, #0]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f022 0201 	bic.w	r2, r2, #1
 80080a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685a      	ldr	r2, [r3, #4]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80080b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	689a      	ldr	r2, [r3, #8]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80080c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d107      	bne.n	80080de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	689a      	ldr	r2, [r3, #8]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080da:	609a      	str	r2, [r3, #8]
 80080dc:	e006      	b.n	80080ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	689a      	ldr	r2, [r3, #8]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80080ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d104      	bne.n	80080fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	6859      	ldr	r1, [r3, #4]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	4b1d      	ldr	r3, [pc, #116]	; (8008180 <HAL_I2C_Init+0x11c>)
 800810a:	430b      	orrs	r3, r1
 800810c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68da      	ldr	r2, [r3, #12]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800811c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	691a      	ldr	r2, [r3, #16]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	695b      	ldr	r3, [r3, #20]
 8008126:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	699b      	ldr	r3, [r3, #24]
 800812e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	430a      	orrs	r2, r1
 8008136:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	69d9      	ldr	r1, [r3, #28]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a1a      	ldr	r2, [r3, #32]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	430a      	orrs	r2, r1
 8008146:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f042 0201 	orr.w	r2, r2, #1
 8008156:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2200      	movs	r2, #0
 800815c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2220      	movs	r2, #32
 8008162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3708      	adds	r7, #8
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	02008000 	.word	0x02008000

08008184 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d101      	bne.n	8008196 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e021      	b.n	80081da <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2224      	movs	r2, #36	; 0x24
 800819a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f022 0201 	bic.w	r2, r2, #1
 80081ac:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f7fd fbf4 	bl	800599c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2200      	movs	r2, #0
 80081d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3708      	adds	r7, #8
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
	...

080081e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b088      	sub	sp, #32
 80081e8:	af02      	add	r7, sp, #8
 80081ea:	60f8      	str	r0, [r7, #12]
 80081ec:	4608      	mov	r0, r1
 80081ee:	4611      	mov	r1, r2
 80081f0:	461a      	mov	r2, r3
 80081f2:	4603      	mov	r3, r0
 80081f4:	817b      	strh	r3, [r7, #10]
 80081f6:	460b      	mov	r3, r1
 80081f8:	813b      	strh	r3, [r7, #8]
 80081fa:	4613      	mov	r3, r2
 80081fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b20      	cmp	r3, #32
 8008208:	f040 80f9 	bne.w	80083fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d002      	beq.n	8008218 <HAL_I2C_Mem_Write+0x34>
 8008212:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008214:	2b00      	cmp	r3, #0
 8008216:	d105      	bne.n	8008224 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800821e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	e0ed      	b.n	8008400 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800822a:	2b01      	cmp	r3, #1
 800822c:	d101      	bne.n	8008232 <HAL_I2C_Mem_Write+0x4e>
 800822e:	2302      	movs	r3, #2
 8008230:	e0e6      	b.n	8008400 <HAL_I2C_Mem_Write+0x21c>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800823a:	f7fe f8cf 	bl	80063dc <HAL_GetTick>
 800823e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	9300      	str	r3, [sp, #0]
 8008244:	2319      	movs	r3, #25
 8008246:	2201      	movs	r2, #1
 8008248:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f000 fad1 	bl	80087f4 <I2C_WaitOnFlagUntilTimeout>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d001      	beq.n	800825c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	e0d1      	b.n	8008400 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2221      	movs	r2, #33	; 0x21
 8008260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2240      	movs	r2, #64	; 0x40
 8008268:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6a3a      	ldr	r2, [r7, #32]
 8008276:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800827c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008284:	88f8      	ldrh	r0, [r7, #6]
 8008286:	893a      	ldrh	r2, [r7, #8]
 8008288:	8979      	ldrh	r1, [r7, #10]
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	9301      	str	r3, [sp, #4]
 800828e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008290:	9300      	str	r3, [sp, #0]
 8008292:	4603      	mov	r3, r0
 8008294:	68f8      	ldr	r0, [r7, #12]
 8008296:	f000 f9e1 	bl	800865c <I2C_RequestMemoryWrite>
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d005      	beq.n	80082ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2200      	movs	r2, #0
 80082a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80082a8:	2301      	movs	r3, #1
 80082aa:	e0a9      	b.n	8008400 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	2bff      	cmp	r3, #255	; 0xff
 80082b4:	d90e      	bls.n	80082d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	22ff      	movs	r2, #255	; 0xff
 80082ba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082c0:	b2da      	uxtb	r2, r3
 80082c2:	8979      	ldrh	r1, [r7, #10]
 80082c4:	2300      	movs	r3, #0
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f000 fc39 	bl	8008b44 <I2C_TransferConfig>
 80082d2:	e00f      	b.n	80082f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082d8:	b29a      	uxth	r2, r3
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082e2:	b2da      	uxtb	r2, r3
 80082e4:	8979      	ldrh	r1, [r7, #10]
 80082e6:	2300      	movs	r3, #0
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f000 fc28 	bl	8008b44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80082f4:	697a      	ldr	r2, [r7, #20]
 80082f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80082f8:	68f8      	ldr	r0, [r7, #12]
 80082fa:	f000 fabb 	bl	8008874 <I2C_WaitOnTXISFlagUntilTimeout>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d001      	beq.n	8008308 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008304:	2301      	movs	r3, #1
 8008306:	e07b      	b.n	8008400 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800830c:	781a      	ldrb	r2, [r3, #0]
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008318:	1c5a      	adds	r2, r3, #1
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008322:	b29b      	uxth	r3, r3
 8008324:	3b01      	subs	r3, #1
 8008326:	b29a      	uxth	r2, r3
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008330:	3b01      	subs	r3, #1
 8008332:	b29a      	uxth	r2, r3
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800833c:	b29b      	uxth	r3, r3
 800833e:	2b00      	cmp	r3, #0
 8008340:	d034      	beq.n	80083ac <HAL_I2C_Mem_Write+0x1c8>
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008346:	2b00      	cmp	r3, #0
 8008348:	d130      	bne.n	80083ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	9300      	str	r3, [sp, #0]
 800834e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008350:	2200      	movs	r2, #0
 8008352:	2180      	movs	r1, #128	; 0x80
 8008354:	68f8      	ldr	r0, [r7, #12]
 8008356:	f000 fa4d 	bl	80087f4 <I2C_WaitOnFlagUntilTimeout>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d001      	beq.n	8008364 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008360:	2301      	movs	r3, #1
 8008362:	e04d      	b.n	8008400 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008368:	b29b      	uxth	r3, r3
 800836a:	2bff      	cmp	r3, #255	; 0xff
 800836c:	d90e      	bls.n	800838c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	22ff      	movs	r2, #255	; 0xff
 8008372:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008378:	b2da      	uxtb	r2, r3
 800837a:	8979      	ldrh	r1, [r7, #10]
 800837c:	2300      	movs	r3, #0
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f000 fbdd 	bl	8008b44 <I2C_TransferConfig>
 800838a:	e00f      	b.n	80083ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008390:	b29a      	uxth	r2, r3
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800839a:	b2da      	uxtb	r2, r3
 800839c:	8979      	ldrh	r1, [r7, #10]
 800839e:	2300      	movs	r3, #0
 80083a0:	9300      	str	r3, [sp, #0]
 80083a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	f000 fbcc 	bl	8008b44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d19e      	bne.n	80082f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083b6:	697a      	ldr	r2, [r7, #20]
 80083b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f000 fa9a 	bl	80088f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80083c0:	4603      	mov	r3, r0
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d001      	beq.n	80083ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	e01a      	b.n	8008400 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	2220      	movs	r2, #32
 80083d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	6859      	ldr	r1, [r3, #4]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	4b0a      	ldr	r3, [pc, #40]	; (8008408 <HAL_I2C_Mem_Write+0x224>)
 80083de:	400b      	ands	r3, r1
 80083e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2220      	movs	r2, #32
 80083e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2200      	movs	r2, #0
 80083f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80083fa:	2300      	movs	r3, #0
 80083fc:	e000      	b.n	8008400 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80083fe:	2302      	movs	r3, #2
  }
}
 8008400:	4618      	mov	r0, r3
 8008402:	3718      	adds	r7, #24
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}
 8008408:	fe00e800 	.word	0xfe00e800

0800840c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b088      	sub	sp, #32
 8008410:	af02      	add	r7, sp, #8
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	4608      	mov	r0, r1
 8008416:	4611      	mov	r1, r2
 8008418:	461a      	mov	r2, r3
 800841a:	4603      	mov	r3, r0
 800841c:	817b      	strh	r3, [r7, #10]
 800841e:	460b      	mov	r3, r1
 8008420:	813b      	strh	r3, [r7, #8]
 8008422:	4613      	mov	r3, r2
 8008424:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800842c:	b2db      	uxtb	r3, r3
 800842e:	2b20      	cmp	r3, #32
 8008430:	f040 80fd 	bne.w	800862e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008434:	6a3b      	ldr	r3, [r7, #32]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d002      	beq.n	8008440 <HAL_I2C_Mem_Read+0x34>
 800843a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800843c:	2b00      	cmp	r3, #0
 800843e:	d105      	bne.n	800844c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008446:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008448:	2301      	movs	r3, #1
 800844a:	e0f1      	b.n	8008630 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008452:	2b01      	cmp	r3, #1
 8008454:	d101      	bne.n	800845a <HAL_I2C_Mem_Read+0x4e>
 8008456:	2302      	movs	r3, #2
 8008458:	e0ea      	b.n	8008630 <HAL_I2C_Mem_Read+0x224>
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008462:	f7fd ffbb 	bl	80063dc <HAL_GetTick>
 8008466:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	9300      	str	r3, [sp, #0]
 800846c:	2319      	movs	r3, #25
 800846e:	2201      	movs	r2, #1
 8008470:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008474:	68f8      	ldr	r0, [r7, #12]
 8008476:	f000 f9bd 	bl	80087f4 <I2C_WaitOnFlagUntilTimeout>
 800847a:	4603      	mov	r3, r0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d001      	beq.n	8008484 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	e0d5      	b.n	8008630 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	2222      	movs	r2, #34	; 0x22
 8008488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2240      	movs	r2, #64	; 0x40
 8008490:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6a3a      	ldr	r2, [r7, #32]
 800849e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80084a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80084ac:	88f8      	ldrh	r0, [r7, #6]
 80084ae:	893a      	ldrh	r2, [r7, #8]
 80084b0:	8979      	ldrh	r1, [r7, #10]
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	9301      	str	r3, [sp, #4]
 80084b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b8:	9300      	str	r3, [sp, #0]
 80084ba:	4603      	mov	r3, r0
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f000 f921 	bl	8008704 <I2C_RequestMemoryRead>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d005      	beq.n	80084d4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	e0ad      	b.n	8008630 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084d8:	b29b      	uxth	r3, r3
 80084da:	2bff      	cmp	r3, #255	; 0xff
 80084dc:	d90e      	bls.n	80084fc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	22ff      	movs	r2, #255	; 0xff
 80084e2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084e8:	b2da      	uxtb	r2, r3
 80084ea:	8979      	ldrh	r1, [r7, #10]
 80084ec:	4b52      	ldr	r3, [pc, #328]	; (8008638 <HAL_I2C_Mem_Read+0x22c>)
 80084ee:	9300      	str	r3, [sp, #0]
 80084f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80084f4:	68f8      	ldr	r0, [r7, #12]
 80084f6:	f000 fb25 	bl	8008b44 <I2C_TransferConfig>
 80084fa:	e00f      	b.n	800851c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008500:	b29a      	uxth	r2, r3
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800850a:	b2da      	uxtb	r2, r3
 800850c:	8979      	ldrh	r1, [r7, #10]
 800850e:	4b4a      	ldr	r3, [pc, #296]	; (8008638 <HAL_I2C_Mem_Read+0x22c>)
 8008510:	9300      	str	r3, [sp, #0]
 8008512:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008516:	68f8      	ldr	r0, [r7, #12]
 8008518:	f000 fb14 	bl	8008b44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	9300      	str	r3, [sp, #0]
 8008520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008522:	2200      	movs	r2, #0
 8008524:	2104      	movs	r1, #4
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	f000 f964 	bl	80087f4 <I2C_WaitOnFlagUntilTimeout>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d001      	beq.n	8008536 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	e07c      	b.n	8008630 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008540:	b2d2      	uxtb	r2, r2
 8008542:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008548:	1c5a      	adds	r2, r3, #1
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008552:	3b01      	subs	r3, #1
 8008554:	b29a      	uxth	r2, r3
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800855e:	b29b      	uxth	r3, r3
 8008560:	3b01      	subs	r3, #1
 8008562:	b29a      	uxth	r2, r3
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800856c:	b29b      	uxth	r3, r3
 800856e:	2b00      	cmp	r3, #0
 8008570:	d034      	beq.n	80085dc <HAL_I2C_Mem_Read+0x1d0>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008576:	2b00      	cmp	r3, #0
 8008578:	d130      	bne.n	80085dc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	9300      	str	r3, [sp, #0]
 800857e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008580:	2200      	movs	r2, #0
 8008582:	2180      	movs	r1, #128	; 0x80
 8008584:	68f8      	ldr	r0, [r7, #12]
 8008586:	f000 f935 	bl	80087f4 <I2C_WaitOnFlagUntilTimeout>
 800858a:	4603      	mov	r3, r0
 800858c:	2b00      	cmp	r3, #0
 800858e:	d001      	beq.n	8008594 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008590:	2301      	movs	r3, #1
 8008592:	e04d      	b.n	8008630 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008598:	b29b      	uxth	r3, r3
 800859a:	2bff      	cmp	r3, #255	; 0xff
 800859c:	d90e      	bls.n	80085bc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	22ff      	movs	r2, #255	; 0xff
 80085a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085a8:	b2da      	uxtb	r2, r3
 80085aa:	8979      	ldrh	r1, [r7, #10]
 80085ac:	2300      	movs	r3, #0
 80085ae:	9300      	str	r3, [sp, #0]
 80085b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80085b4:	68f8      	ldr	r0, [r7, #12]
 80085b6:	f000 fac5 	bl	8008b44 <I2C_TransferConfig>
 80085ba:	e00f      	b.n	80085dc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	8979      	ldrh	r1, [r7, #10]
 80085ce:	2300      	movs	r3, #0
 80085d0:	9300      	str	r3, [sp, #0]
 80085d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80085d6:	68f8      	ldr	r0, [r7, #12]
 80085d8:	f000 fab4 	bl	8008b44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d19a      	bne.n	800851c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085ea:	68f8      	ldr	r0, [r7, #12]
 80085ec:	f000 f982 	bl	80088f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80085f0:	4603      	mov	r3, r0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d001      	beq.n	80085fa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80085f6:	2301      	movs	r3, #1
 80085f8:	e01a      	b.n	8008630 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	2220      	movs	r2, #32
 8008600:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	6859      	ldr	r1, [r3, #4]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	4b0b      	ldr	r3, [pc, #44]	; (800863c <HAL_I2C_Mem_Read+0x230>)
 800860e:	400b      	ands	r3, r1
 8008610:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2220      	movs	r2, #32
 8008616:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2200      	movs	r2, #0
 800861e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2200      	movs	r2, #0
 8008626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	e000      	b.n	8008630 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800862e:	2302      	movs	r3, #2
  }
}
 8008630:	4618      	mov	r0, r3
 8008632:	3718      	adds	r7, #24
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}
 8008638:	80002400 	.word	0x80002400
 800863c:	fe00e800 	.word	0xfe00e800

08008640 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800864e:	b2db      	uxtb	r3, r3
}
 8008650:	4618      	mov	r0, r3
 8008652:	370c      	adds	r7, #12
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b086      	sub	sp, #24
 8008660:	af02      	add	r7, sp, #8
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	4608      	mov	r0, r1
 8008666:	4611      	mov	r1, r2
 8008668:	461a      	mov	r2, r3
 800866a:	4603      	mov	r3, r0
 800866c:	817b      	strh	r3, [r7, #10]
 800866e:	460b      	mov	r3, r1
 8008670:	813b      	strh	r3, [r7, #8]
 8008672:	4613      	mov	r3, r2
 8008674:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008676:	88fb      	ldrh	r3, [r7, #6]
 8008678:	b2da      	uxtb	r2, r3
 800867a:	8979      	ldrh	r1, [r7, #10]
 800867c:	4b20      	ldr	r3, [pc, #128]	; (8008700 <I2C_RequestMemoryWrite+0xa4>)
 800867e:	9300      	str	r3, [sp, #0]
 8008680:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008684:	68f8      	ldr	r0, [r7, #12]
 8008686:	f000 fa5d 	bl	8008b44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800868a:	69fa      	ldr	r2, [r7, #28]
 800868c:	69b9      	ldr	r1, [r7, #24]
 800868e:	68f8      	ldr	r0, [r7, #12]
 8008690:	f000 f8f0 	bl	8008874 <I2C_WaitOnTXISFlagUntilTimeout>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d001      	beq.n	800869e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e02c      	b.n	80086f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800869e:	88fb      	ldrh	r3, [r7, #6]
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d105      	bne.n	80086b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80086a4:	893b      	ldrh	r3, [r7, #8]
 80086a6:	b2da      	uxtb	r2, r3
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	629a      	str	r2, [r3, #40]	; 0x28
 80086ae:	e015      	b.n	80086dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80086b0:	893b      	ldrh	r3, [r7, #8]
 80086b2:	0a1b      	lsrs	r3, r3, #8
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	b2da      	uxtb	r2, r3
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80086be:	69fa      	ldr	r2, [r7, #28]
 80086c0:	69b9      	ldr	r1, [r7, #24]
 80086c2:	68f8      	ldr	r0, [r7, #12]
 80086c4:	f000 f8d6 	bl	8008874 <I2C_WaitOnTXISFlagUntilTimeout>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e012      	b.n	80086f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80086d2:	893b      	ldrh	r3, [r7, #8]
 80086d4:	b2da      	uxtb	r2, r3
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	9300      	str	r3, [sp, #0]
 80086e0:	69bb      	ldr	r3, [r7, #24]
 80086e2:	2200      	movs	r2, #0
 80086e4:	2180      	movs	r1, #128	; 0x80
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	f000 f884 	bl	80087f4 <I2C_WaitOnFlagUntilTimeout>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d001      	beq.n	80086f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80086f2:	2301      	movs	r3, #1
 80086f4:	e000      	b.n	80086f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80086f6:	2300      	movs	r3, #0
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}
 8008700:	80002000 	.word	0x80002000

08008704 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b086      	sub	sp, #24
 8008708:	af02      	add	r7, sp, #8
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	4608      	mov	r0, r1
 800870e:	4611      	mov	r1, r2
 8008710:	461a      	mov	r2, r3
 8008712:	4603      	mov	r3, r0
 8008714:	817b      	strh	r3, [r7, #10]
 8008716:	460b      	mov	r3, r1
 8008718:	813b      	strh	r3, [r7, #8]
 800871a:	4613      	mov	r3, r2
 800871c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800871e:	88fb      	ldrh	r3, [r7, #6]
 8008720:	b2da      	uxtb	r2, r3
 8008722:	8979      	ldrh	r1, [r7, #10]
 8008724:	4b20      	ldr	r3, [pc, #128]	; (80087a8 <I2C_RequestMemoryRead+0xa4>)
 8008726:	9300      	str	r3, [sp, #0]
 8008728:	2300      	movs	r3, #0
 800872a:	68f8      	ldr	r0, [r7, #12]
 800872c:	f000 fa0a 	bl	8008b44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008730:	69fa      	ldr	r2, [r7, #28]
 8008732:	69b9      	ldr	r1, [r7, #24]
 8008734:	68f8      	ldr	r0, [r7, #12]
 8008736:	f000 f89d 	bl	8008874 <I2C_WaitOnTXISFlagUntilTimeout>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d001      	beq.n	8008744 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e02c      	b.n	800879e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008744:	88fb      	ldrh	r3, [r7, #6]
 8008746:	2b01      	cmp	r3, #1
 8008748:	d105      	bne.n	8008756 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800874a:	893b      	ldrh	r3, [r7, #8]
 800874c:	b2da      	uxtb	r2, r3
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	629a      	str	r2, [r3, #40]	; 0x28
 8008754:	e015      	b.n	8008782 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008756:	893b      	ldrh	r3, [r7, #8]
 8008758:	0a1b      	lsrs	r3, r3, #8
 800875a:	b29b      	uxth	r3, r3
 800875c:	b2da      	uxtb	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008764:	69fa      	ldr	r2, [r7, #28]
 8008766:	69b9      	ldr	r1, [r7, #24]
 8008768:	68f8      	ldr	r0, [r7, #12]
 800876a:	f000 f883 	bl	8008874 <I2C_WaitOnTXISFlagUntilTimeout>
 800876e:	4603      	mov	r3, r0
 8008770:	2b00      	cmp	r3, #0
 8008772:	d001      	beq.n	8008778 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008774:	2301      	movs	r3, #1
 8008776:	e012      	b.n	800879e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008778:	893b      	ldrh	r3, [r7, #8]
 800877a:	b2da      	uxtb	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008782:	69fb      	ldr	r3, [r7, #28]
 8008784:	9300      	str	r3, [sp, #0]
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	2200      	movs	r2, #0
 800878a:	2140      	movs	r1, #64	; 0x40
 800878c:	68f8      	ldr	r0, [r7, #12]
 800878e:	f000 f831 	bl	80087f4 <I2C_WaitOnFlagUntilTimeout>
 8008792:	4603      	mov	r3, r0
 8008794:	2b00      	cmp	r3, #0
 8008796:	d001      	beq.n	800879c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008798:	2301      	movs	r3, #1
 800879a:	e000      	b.n	800879e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800879c:	2300      	movs	r3, #0
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	80002000 	.word	0x80002000

080087ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	699b      	ldr	r3, [r3, #24]
 80087ba:	f003 0302 	and.w	r3, r3, #2
 80087be:	2b02      	cmp	r3, #2
 80087c0:	d103      	bne.n	80087ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2200      	movs	r2, #0
 80087c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	699b      	ldr	r3, [r3, #24]
 80087d0:	f003 0301 	and.w	r3, r3, #1
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d007      	beq.n	80087e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	699a      	ldr	r2, [r3, #24]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f042 0201 	orr.w	r2, r2, #1
 80087e6:	619a      	str	r2, [r3, #24]
  }
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	603b      	str	r3, [r7, #0]
 8008800:	4613      	mov	r3, r2
 8008802:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008804:	e022      	b.n	800884c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800880c:	d01e      	beq.n	800884c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800880e:	f7fd fde5 	bl	80063dc <HAL_GetTick>
 8008812:	4602      	mov	r2, r0
 8008814:	69bb      	ldr	r3, [r7, #24]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	683a      	ldr	r2, [r7, #0]
 800881a:	429a      	cmp	r2, r3
 800881c:	d302      	bcc.n	8008824 <I2C_WaitOnFlagUntilTimeout+0x30>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d113      	bne.n	800884c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008828:	f043 0220 	orr.w	r2, r3, #32
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2220      	movs	r2, #32
 8008834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2200      	movs	r2, #0
 8008844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008848:	2301      	movs	r3, #1
 800884a:	e00f      	b.n	800886c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	699a      	ldr	r2, [r3, #24]
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	4013      	ands	r3, r2
 8008856:	68ba      	ldr	r2, [r7, #8]
 8008858:	429a      	cmp	r2, r3
 800885a:	bf0c      	ite	eq
 800885c:	2301      	moveq	r3, #1
 800885e:	2300      	movne	r3, #0
 8008860:	b2db      	uxtb	r3, r3
 8008862:	461a      	mov	r2, r3
 8008864:	79fb      	ldrb	r3, [r7, #7]
 8008866:	429a      	cmp	r2, r3
 8008868:	d0cd      	beq.n	8008806 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b084      	sub	sp, #16
 8008878:	af00      	add	r7, sp, #0
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008880:	e02c      	b.n	80088dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	68b9      	ldr	r1, [r7, #8]
 8008886:	68f8      	ldr	r0, [r7, #12]
 8008888:	f000 f870 	bl	800896c <I2C_IsErrorOccurred>
 800888c:	4603      	mov	r3, r0
 800888e:	2b00      	cmp	r3, #0
 8008890:	d001      	beq.n	8008896 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	e02a      	b.n	80088ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800889c:	d01e      	beq.n	80088dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800889e:	f7fd fd9d 	bl	80063dc <HAL_GetTick>
 80088a2:	4602      	mov	r2, r0
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	1ad3      	subs	r3, r2, r3
 80088a8:	68ba      	ldr	r2, [r7, #8]
 80088aa:	429a      	cmp	r2, r3
 80088ac:	d302      	bcc.n	80088b4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d113      	bne.n	80088dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b8:	f043 0220 	orr.w	r2, r3, #32
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2220      	movs	r2, #32
 80088c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	e007      	b.n	80088ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	f003 0302 	and.w	r3, r3, #2
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d1cb      	bne.n	8008882 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3710      	adds	r7, #16
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b084      	sub	sp, #16
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008900:	e028      	b.n	8008954 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	68b9      	ldr	r1, [r7, #8]
 8008906:	68f8      	ldr	r0, [r7, #12]
 8008908:	f000 f830 	bl	800896c <I2C_IsErrorOccurred>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d001      	beq.n	8008916 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008912:	2301      	movs	r3, #1
 8008914:	e026      	b.n	8008964 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008916:	f7fd fd61 	bl	80063dc <HAL_GetTick>
 800891a:	4602      	mov	r2, r0
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	429a      	cmp	r2, r3
 8008924:	d302      	bcc.n	800892c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d113      	bne.n	8008954 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008930:	f043 0220 	orr.w	r2, r3, #32
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2220      	movs	r2, #32
 800893c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2200      	movs	r2, #0
 8008944:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e007      	b.n	8008964 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	699b      	ldr	r3, [r3, #24]
 800895a:	f003 0320 	and.w	r3, r3, #32
 800895e:	2b20      	cmp	r3, #32
 8008960:	d1cf      	bne.n	8008902 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008962:	2300      	movs	r3, #0
}
 8008964:	4618      	mov	r0, r3
 8008966:	3710      	adds	r7, #16
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b08a      	sub	sp, #40	; 0x28
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008978:	2300      	movs	r3, #0
 800897a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	699b      	ldr	r3, [r3, #24]
 8008984:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008986:	2300      	movs	r3, #0
 8008988:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800898e:	69bb      	ldr	r3, [r7, #24]
 8008990:	f003 0310 	and.w	r3, r3, #16
 8008994:	2b00      	cmp	r3, #0
 8008996:	d075      	beq.n	8008a84 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2210      	movs	r2, #16
 800899e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80089a0:	e056      	b.n	8008a50 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a8:	d052      	beq.n	8008a50 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80089aa:	f7fd fd17 	bl	80063dc <HAL_GetTick>
 80089ae:	4602      	mov	r2, r0
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	1ad3      	subs	r3, r2, r3
 80089b4:	68ba      	ldr	r2, [r7, #8]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d302      	bcc.n	80089c0 <I2C_IsErrorOccurred+0x54>
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d147      	bne.n	8008a50 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80089ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80089d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	699b      	ldr	r3, [r3, #24]
 80089da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80089de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089e2:	d12e      	bne.n	8008a42 <I2C_IsErrorOccurred+0xd6>
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80089ea:	d02a      	beq.n	8008a42 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80089ec:	7cfb      	ldrb	r3, [r7, #19]
 80089ee:	2b20      	cmp	r3, #32
 80089f0:	d027      	beq.n	8008a42 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	685a      	ldr	r2, [r3, #4]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a00:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008a02:	f7fd fceb 	bl	80063dc <HAL_GetTick>
 8008a06:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a08:	e01b      	b.n	8008a42 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008a0a:	f7fd fce7 	bl	80063dc <HAL_GetTick>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	1ad3      	subs	r3, r2, r3
 8008a14:	2b19      	cmp	r3, #25
 8008a16:	d914      	bls.n	8008a42 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a1c:	f043 0220 	orr.w	r2, r3, #32
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2220      	movs	r2, #32
 8008a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	f003 0320 	and.w	r3, r3, #32
 8008a4c:	2b20      	cmp	r3, #32
 8008a4e:	d1dc      	bne.n	8008a0a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	699b      	ldr	r3, [r3, #24]
 8008a56:	f003 0320 	and.w	r3, r3, #32
 8008a5a:	2b20      	cmp	r3, #32
 8008a5c:	d003      	beq.n	8008a66 <I2C_IsErrorOccurred+0xfa>
 8008a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d09d      	beq.n	80089a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008a66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d103      	bne.n	8008a76 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2220      	movs	r2, #32
 8008a74:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008a76:	6a3b      	ldr	r3, [r7, #32]
 8008a78:	f043 0304 	orr.w	r3, r3, #4
 8008a7c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	699b      	ldr	r3, [r3, #24]
 8008a8a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008a8c:	69bb      	ldr	r3, [r7, #24]
 8008a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d00b      	beq.n	8008aae <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008a96:	6a3b      	ldr	r3, [r7, #32]
 8008a98:	f043 0301 	orr.w	r3, r3, #1
 8008a9c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008aa6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d00b      	beq.n	8008ad0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008ab8:	6a3b      	ldr	r3, [r7, #32]
 8008aba:	f043 0308 	orr.w	r3, r3, #8
 8008abe:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008ac8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008ad0:	69bb      	ldr	r3, [r7, #24]
 8008ad2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d00b      	beq.n	8008af2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008ada:	6a3b      	ldr	r3, [r7, #32]
 8008adc:	f043 0302 	orr.w	r3, r3, #2
 8008ae0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008aea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008aec:	2301      	movs	r3, #1
 8008aee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8008af2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d01c      	beq.n	8008b34 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008afa:	68f8      	ldr	r0, [r7, #12]
 8008afc:	f7ff fe56 	bl	80087ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	6859      	ldr	r1, [r3, #4]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	4b0d      	ldr	r3, [pc, #52]	; (8008b40 <I2C_IsErrorOccurred+0x1d4>)
 8008b0c:	400b      	ands	r3, r1
 8008b0e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b14:	6a3b      	ldr	r3, [r7, #32]
 8008b16:	431a      	orrs	r2, r3
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2220      	movs	r2, #32
 8008b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2200      	movs	r2, #0
 8008b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008b34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3728      	adds	r7, #40	; 0x28
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}
 8008b40:	fe00e800 	.word	0xfe00e800

08008b44 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b087      	sub	sp, #28
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	607b      	str	r3, [r7, #4]
 8008b4e:	460b      	mov	r3, r1
 8008b50:	817b      	strh	r3, [r7, #10]
 8008b52:	4613      	mov	r3, r2
 8008b54:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008b56:	897b      	ldrh	r3, [r7, #10]
 8008b58:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008b5c:	7a7b      	ldrb	r3, [r7, #9]
 8008b5e:	041b      	lsls	r3, r3, #16
 8008b60:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008b64:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008b6a:	6a3b      	ldr	r3, [r7, #32]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b72:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	685a      	ldr	r2, [r3, #4]
 8008b7a:	6a3b      	ldr	r3, [r7, #32]
 8008b7c:	0d5b      	lsrs	r3, r3, #21
 8008b7e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008b82:	4b08      	ldr	r3, [pc, #32]	; (8008ba4 <I2C_TransferConfig+0x60>)
 8008b84:	430b      	orrs	r3, r1
 8008b86:	43db      	mvns	r3, r3
 8008b88:	ea02 0103 	and.w	r1, r2, r3
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	697a      	ldr	r2, [r7, #20]
 8008b92:	430a      	orrs	r2, r1
 8008b94:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008b96:	bf00      	nop
 8008b98:	371c      	adds	r7, #28
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop
 8008ba4:	03ff63ff 	.word	0x03ff63ff

08008ba8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	2b20      	cmp	r3, #32
 8008bbc:	d138      	bne.n	8008c30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008bc4:	2b01      	cmp	r3, #1
 8008bc6:	d101      	bne.n	8008bcc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008bc8:	2302      	movs	r3, #2
 8008bca:	e032      	b.n	8008c32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2201      	movs	r2, #1
 8008bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2224      	movs	r2, #36	; 0x24
 8008bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f022 0201 	bic.w	r2, r2, #1
 8008bea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008bfa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	6819      	ldr	r1, [r3, #0]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	683a      	ldr	r2, [r7, #0]
 8008c08:	430a      	orrs	r2, r1
 8008c0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f042 0201 	orr.w	r2, r2, #1
 8008c1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2220      	movs	r2, #32
 8008c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	e000      	b.n	8008c32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008c30:	2302      	movs	r3, #2
  }
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	370c      	adds	r7, #12
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr

08008c3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008c3e:	b480      	push	{r7}
 8008c40:	b085      	sub	sp, #20
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
 8008c46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c4e:	b2db      	uxtb	r3, r3
 8008c50:	2b20      	cmp	r3, #32
 8008c52:	d139      	bne.n	8008cc8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d101      	bne.n	8008c62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008c5e:	2302      	movs	r3, #2
 8008c60:	e033      	b.n	8008cca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2201      	movs	r2, #1
 8008c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2224      	movs	r2, #36	; 0x24
 8008c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681a      	ldr	r2, [r3, #0]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f022 0201 	bic.w	r2, r2, #1
 8008c80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008c90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	021b      	lsls	r3, r3, #8
 8008c96:	68fa      	ldr	r2, [r7, #12]
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	681a      	ldr	r2, [r3, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f042 0201 	orr.w	r2, r2, #1
 8008cb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2220      	movs	r2, #32
 8008cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	e000      	b.n	8008cca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008cc8:	2302      	movs	r3, #2
  }
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	3714      	adds	r7, #20
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr
	...

08008cd8 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b084      	sub	sp, #16
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d101      	bne.n	8008cea <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e0bf      	b.n	8008e6a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d106      	bne.n	8008d04 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f7fc fe88 	bl	8005a14 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2202      	movs	r2, #2
 8008d08:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	699a      	ldr	r2, [r3, #24]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8008d1a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	6999      	ldr	r1, [r3, #24]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	685a      	ldr	r2, [r3, #4]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008d30:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	430a      	orrs	r2, r1
 8008d3e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6899      	ldr	r1, [r3, #8]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	4b4a      	ldr	r3, [pc, #296]	; (8008e74 <HAL_LTDC_Init+0x19c>)
 8008d4c:	400b      	ands	r3, r1
 8008d4e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	695b      	ldr	r3, [r3, #20]
 8008d54:	041b      	lsls	r3, r3, #16
 8008d56:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	6899      	ldr	r1, [r3, #8]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	699a      	ldr	r2, [r3, #24]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	431a      	orrs	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	430a      	orrs	r2, r1
 8008d6c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68d9      	ldr	r1, [r3, #12]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	4b3e      	ldr	r3, [pc, #248]	; (8008e74 <HAL_LTDC_Init+0x19c>)
 8008d7a:	400b      	ands	r3, r1
 8008d7c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	69db      	ldr	r3, [r3, #28]
 8008d82:	041b      	lsls	r3, r3, #16
 8008d84:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68d9      	ldr	r1, [r3, #12]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6a1a      	ldr	r2, [r3, #32]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	431a      	orrs	r2, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	430a      	orrs	r2, r1
 8008d9a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	6919      	ldr	r1, [r3, #16]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	4b33      	ldr	r3, [pc, #204]	; (8008e74 <HAL_LTDC_Init+0x19c>)
 8008da8:	400b      	ands	r3, r1
 8008daa:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db0:	041b      	lsls	r3, r3, #16
 8008db2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	6919      	ldr	r1, [r3, #16]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	431a      	orrs	r2, r3
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	430a      	orrs	r2, r1
 8008dc8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	6959      	ldr	r1, [r3, #20]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	4b27      	ldr	r3, [pc, #156]	; (8008e74 <HAL_LTDC_Init+0x19c>)
 8008dd6:	400b      	ands	r3, r1
 8008dd8:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dde:	041b      	lsls	r3, r3, #16
 8008de0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	6959      	ldr	r1, [r3, #20]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	431a      	orrs	r2, r3
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	430a      	orrs	r2, r1
 8008df6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008dfe:	021b      	lsls	r3, r3, #8
 8008e00:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008e08:	041b      	lsls	r3, r3, #16
 8008e0a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8008e1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008e22:	68ba      	ldr	r2, [r7, #8]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8008e2e:	431a      	orrs	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	430a      	orrs	r2, r1
 8008e36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f042 0206 	orr.w	r2, r2, #6
 8008e46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	699a      	ldr	r2, [r3, #24]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f042 0201 	orr.w	r2, r2, #1
 8008e56:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8008e68:	2300      	movs	r3, #0
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3710      	adds	r7, #16
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop
 8008e74:	f000f800 	.word	0xf000f800

08008e78 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e86:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e8e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f003 0304 	and.w	r3, r3, #4
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d023      	beq.n	8008ee2 <HAL_LTDC_IRQHandler+0x6a>
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	f003 0304 	and.w	r3, r3, #4
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d01e      	beq.n	8008ee2 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f022 0204 	bic.w	r2, r2, #4
 8008eb2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	2204      	movs	r2, #4
 8008eba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008ec2:	f043 0201 	orr.w	r2, r3, #1
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2204      	movs	r2, #4
 8008ed0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f000 f86f 	bl	8008fc0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f003 0302 	and.w	r3, r3, #2
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d023      	beq.n	8008f34 <HAL_LTDC_IRQHandler+0xbc>
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	f003 0302 	and.w	r3, r3, #2
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d01e      	beq.n	8008f34 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f022 0202 	bic.w	r2, r2, #2
 8008f04:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008f14:	f043 0202 	orr.w	r2, r3, #2
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2204      	movs	r2, #4
 8008f22:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f000 f846 	bl	8008fc0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f003 0301 	and.w	r3, r3, #1
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d01b      	beq.n	8008f76 <HAL_LTDC_IRQHandler+0xfe>
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	f003 0301 	and.w	r3, r3, #1
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d016      	beq.n	8008f76 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f022 0201 	bic.w	r2, r2, #1
 8008f56:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 f82f 	bl	8008fd4 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f003 0308 	and.w	r3, r3, #8
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d01b      	beq.n	8008fb8 <HAL_LTDC_IRQHandler+0x140>
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	f003 0308 	and.w	r3, r3, #8
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d016      	beq.n	8008fb8 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f022 0208 	bic.w	r2, r2, #8
 8008f98:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2208      	movs	r2, #8
 8008fa0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f818 	bl	8008fe8 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8008fb8:	bf00      	nop
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b083      	sub	sp, #12
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8008fc8:	bf00      	nop
 8008fca:	370c      	adds	r7, #12
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr

08008fd4 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8008fdc:	bf00      	nop
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8008ff0:	bf00      	nop
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008ffc:	b5b0      	push	{r4, r5, r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800900e:	2b01      	cmp	r3, #1
 8009010:	d101      	bne.n	8009016 <HAL_LTDC_ConfigLayer+0x1a>
 8009012:	2302      	movs	r3, #2
 8009014:	e02c      	b.n	8009070 <HAL_LTDC_ConfigLayer+0x74>
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2202      	movs	r2, #2
 8009022:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2134      	movs	r1, #52	; 0x34
 800902c:	fb01 f303 	mul.w	r3, r1, r3
 8009030:	4413      	add	r3, r2
 8009032:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	4614      	mov	r4, r2
 800903a:	461d      	mov	r5, r3
 800903c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800903e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009048:	682b      	ldr	r3, [r5, #0]
 800904a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	68b9      	ldr	r1, [r7, #8]
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f000 f81f 	bl	8009094 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2201      	movs	r2, #1
 800905c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2201      	movs	r2, #1
 8009062:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3710      	adds	r7, #16
 8009074:	46bd      	mov	sp, r7
 8009076:	bdb0      	pop	{r4, r5, r7, pc}

08009078 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8009086:	b2db      	uxtb	r3, r3
}
 8009088:	4618      	mov	r0, r3
 800908a:	370c      	adds	r7, #12
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr

08009094 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8009094:	b480      	push	{r7}
 8009096:	b089      	sub	sp, #36	; 0x24
 8009098:	af00      	add	r7, sp, #0
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	60b9      	str	r1, [r7, #8]
 800909e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	685a      	ldr	r2, [r3, #4]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	68db      	ldr	r3, [r3, #12]
 80090aa:	0c1b      	lsrs	r3, r3, #16
 80090ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090b0:	4413      	add	r3, r2
 80090b2:	041b      	lsls	r3, r3, #16
 80090b4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	461a      	mov	r2, r3
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	01db      	lsls	r3, r3, #7
 80090c0:	4413      	add	r3, r2
 80090c2:	3384      	adds	r3, #132	; 0x84
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	6812      	ldr	r2, [r2, #0]
 80090ca:	4611      	mov	r1, r2
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	01d2      	lsls	r2, r2, #7
 80090d0:	440a      	add	r2, r1
 80090d2:	3284      	adds	r2, #132	; 0x84
 80090d4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80090d8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	0c1b      	lsrs	r3, r3, #16
 80090e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090ea:	4413      	add	r3, r2
 80090ec:	1c5a      	adds	r2, r3, #1
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4619      	mov	r1, r3
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	01db      	lsls	r3, r3, #7
 80090f8:	440b      	add	r3, r1
 80090fa:	3384      	adds	r3, #132	; 0x84
 80090fc:	4619      	mov	r1, r3
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	4313      	orrs	r3, r2
 8009102:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	68da      	ldr	r2, [r3, #12]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	68db      	ldr	r3, [r3, #12]
 800910e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009112:	4413      	add	r3, r2
 8009114:	041b      	lsls	r3, r3, #16
 8009116:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	461a      	mov	r2, r3
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	01db      	lsls	r3, r3, #7
 8009122:	4413      	add	r3, r2
 8009124:	3384      	adds	r3, #132	; 0x84
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	68fa      	ldr	r2, [r7, #12]
 800912a:	6812      	ldr	r2, [r2, #0]
 800912c:	4611      	mov	r1, r2
 800912e:	687a      	ldr	r2, [r7, #4]
 8009130:	01d2      	lsls	r2, r2, #7
 8009132:	440a      	add	r2, r1
 8009134:	3284      	adds	r2, #132	; 0x84
 8009136:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800913a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	689a      	ldr	r2, [r3, #8]
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800914a:	4413      	add	r3, r2
 800914c:	1c5a      	adds	r2, r3, #1
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4619      	mov	r1, r3
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	01db      	lsls	r3, r3, #7
 8009158:	440b      	add	r3, r1
 800915a:	3384      	adds	r3, #132	; 0x84
 800915c:	4619      	mov	r1, r3
 800915e:	69fb      	ldr	r3, [r7, #28]
 8009160:	4313      	orrs	r3, r2
 8009162:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	461a      	mov	r2, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	01db      	lsls	r3, r3, #7
 800916e:	4413      	add	r3, r2
 8009170:	3384      	adds	r3, #132	; 0x84
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	68fa      	ldr	r2, [r7, #12]
 8009176:	6812      	ldr	r2, [r2, #0]
 8009178:	4611      	mov	r1, r2
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	01d2      	lsls	r2, r2, #7
 800917e:	440a      	add	r2, r1
 8009180:	3284      	adds	r2, #132	; 0x84
 8009182:	f023 0307 	bic.w	r3, r3, #7
 8009186:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	461a      	mov	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	01db      	lsls	r3, r3, #7
 8009192:	4413      	add	r3, r2
 8009194:	3384      	adds	r3, #132	; 0x84
 8009196:	461a      	mov	r2, r3
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	691b      	ldr	r3, [r3, #16]
 800919c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80091a4:	021b      	lsls	r3, r3, #8
 80091a6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80091ae:	041b      	lsls	r3, r3, #16
 80091b0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	699b      	ldr	r3, [r3, #24]
 80091b6:	061b      	lsls	r3, r3, #24
 80091b8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	461a      	mov	r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	01db      	lsls	r3, r3, #7
 80091c4:	4413      	add	r3, r2
 80091c6:	3384      	adds	r3, #132	; 0x84
 80091c8:	699b      	ldr	r3, [r3, #24]
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	461a      	mov	r2, r3
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	01db      	lsls	r3, r3, #7
 80091d4:	4413      	add	r3, r2
 80091d6:	3384      	adds	r3, #132	; 0x84
 80091d8:	461a      	mov	r2, r3
 80091da:	2300      	movs	r3, #0
 80091dc:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80091e4:	461a      	mov	r2, r3
 80091e6:	69fb      	ldr	r3, [r7, #28]
 80091e8:	431a      	orrs	r2, r3
 80091ea:	69bb      	ldr	r3, [r7, #24]
 80091ec:	431a      	orrs	r2, r3
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4619      	mov	r1, r3
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	01db      	lsls	r3, r3, #7
 80091f8:	440b      	add	r3, r1
 80091fa:	3384      	adds	r3, #132	; 0x84
 80091fc:	4619      	mov	r1, r3
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	4313      	orrs	r3, r2
 8009202:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	461a      	mov	r2, r3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	01db      	lsls	r3, r3, #7
 800920e:	4413      	add	r3, r2
 8009210:	3384      	adds	r3, #132	; 0x84
 8009212:	695b      	ldr	r3, [r3, #20]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	6812      	ldr	r2, [r2, #0]
 8009218:	4611      	mov	r1, r2
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	01d2      	lsls	r2, r2, #7
 800921e:	440a      	add	r2, r1
 8009220:	3284      	adds	r2, #132	; 0x84
 8009222:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009226:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	461a      	mov	r2, r3
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	01db      	lsls	r3, r3, #7
 8009232:	4413      	add	r3, r2
 8009234:	3384      	adds	r3, #132	; 0x84
 8009236:	461a      	mov	r2, r3
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	695b      	ldr	r3, [r3, #20]
 800923c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	461a      	mov	r2, r3
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	01db      	lsls	r3, r3, #7
 8009248:	4413      	add	r3, r2
 800924a:	3384      	adds	r3, #132	; 0x84
 800924c:	69da      	ldr	r2, [r3, #28]
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4619      	mov	r1, r3
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	01db      	lsls	r3, r3, #7
 8009258:	440b      	add	r3, r1
 800925a:	3384      	adds	r3, #132	; 0x84
 800925c:	4619      	mov	r1, r3
 800925e:	4b58      	ldr	r3, [pc, #352]	; (80093c0 <LTDC_SetConfig+0x32c>)
 8009260:	4013      	ands	r3, r2
 8009262:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	69da      	ldr	r2, [r3, #28]
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	6a1b      	ldr	r3, [r3, #32]
 800926c:	68f9      	ldr	r1, [r7, #12]
 800926e:	6809      	ldr	r1, [r1, #0]
 8009270:	4608      	mov	r0, r1
 8009272:	6879      	ldr	r1, [r7, #4]
 8009274:	01c9      	lsls	r1, r1, #7
 8009276:	4401      	add	r1, r0
 8009278:	3184      	adds	r1, #132	; 0x84
 800927a:	4313      	orrs	r3, r2
 800927c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	461a      	mov	r2, r3
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	01db      	lsls	r3, r3, #7
 8009288:	4413      	add	r3, r2
 800928a:	3384      	adds	r3, #132	; 0x84
 800928c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	461a      	mov	r2, r3
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	01db      	lsls	r3, r3, #7
 8009298:	4413      	add	r3, r2
 800929a:	3384      	adds	r3, #132	; 0x84
 800929c:	461a      	mov	r2, r3
 800929e:	2300      	movs	r3, #0
 80092a0:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	461a      	mov	r2, r3
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	01db      	lsls	r3, r3, #7
 80092ac:	4413      	add	r3, r2
 80092ae:	3384      	adds	r3, #132	; 0x84
 80092b0:	461a      	mov	r2, r3
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092b6:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d102      	bne.n	80092c6 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80092c0:	2304      	movs	r3, #4
 80092c2:	61fb      	str	r3, [r7, #28]
 80092c4:	e01b      	b.n	80092fe <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d102      	bne.n	80092d4 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80092ce:	2303      	movs	r3, #3
 80092d0:	61fb      	str	r3, [r7, #28]
 80092d2:	e014      	b.n	80092fe <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	691b      	ldr	r3, [r3, #16]
 80092d8:	2b04      	cmp	r3, #4
 80092da:	d00b      	beq.n	80092f4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80092e0:	2b02      	cmp	r3, #2
 80092e2:	d007      	beq.n	80092f4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80092e8:	2b03      	cmp	r3, #3
 80092ea:	d003      	beq.n	80092f4 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80092f0:	2b07      	cmp	r3, #7
 80092f2:	d102      	bne.n	80092fa <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80092f4:	2302      	movs	r3, #2
 80092f6:	61fb      	str	r3, [r7, #28]
 80092f8:	e001      	b.n	80092fe <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80092fa:	2301      	movs	r3, #1
 80092fc:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	01db      	lsls	r3, r3, #7
 8009308:	4413      	add	r3, r2
 800930a:	3384      	adds	r3, #132	; 0x84
 800930c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800930e:	68fa      	ldr	r2, [r7, #12]
 8009310:	6812      	ldr	r2, [r2, #0]
 8009312:	4611      	mov	r1, r2
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	01d2      	lsls	r2, r2, #7
 8009318:	440a      	add	r2, r1
 800931a:	3284      	adds	r2, #132	; 0x84
 800931c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8009320:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009326:	69fa      	ldr	r2, [r7, #28]
 8009328:	fb02 f303 	mul.w	r3, r2, r3
 800932c:	041a      	lsls	r2, r3, #16
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	6859      	ldr	r1, [r3, #4]
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	1acb      	subs	r3, r1, r3
 8009338:	69f9      	ldr	r1, [r7, #28]
 800933a:	fb01 f303 	mul.w	r3, r1, r3
 800933e:	3303      	adds	r3, #3
 8009340:	68f9      	ldr	r1, [r7, #12]
 8009342:	6809      	ldr	r1, [r1, #0]
 8009344:	4608      	mov	r0, r1
 8009346:	6879      	ldr	r1, [r7, #4]
 8009348:	01c9      	lsls	r1, r1, #7
 800934a:	4401      	add	r1, r0
 800934c:	3184      	adds	r1, #132	; 0x84
 800934e:	4313      	orrs	r3, r2
 8009350:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	461a      	mov	r2, r3
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	01db      	lsls	r3, r3, #7
 800935c:	4413      	add	r3, r2
 800935e:	3384      	adds	r3, #132	; 0x84
 8009360:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4619      	mov	r1, r3
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	01db      	lsls	r3, r3, #7
 800936c:	440b      	add	r3, r1
 800936e:	3384      	adds	r3, #132	; 0x84
 8009370:	4619      	mov	r1, r3
 8009372:	4b14      	ldr	r3, [pc, #80]	; (80093c4 <LTDC_SetConfig+0x330>)
 8009374:	4013      	ands	r3, r2
 8009376:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	461a      	mov	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	01db      	lsls	r3, r3, #7
 8009382:	4413      	add	r3, r2
 8009384:	3384      	adds	r3, #132	; 0x84
 8009386:	461a      	mov	r2, r3
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800938c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	461a      	mov	r2, r3
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	01db      	lsls	r3, r3, #7
 8009398:	4413      	add	r3, r2
 800939a:	3384      	adds	r3, #132	; 0x84
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	68fa      	ldr	r2, [r7, #12]
 80093a0:	6812      	ldr	r2, [r2, #0]
 80093a2:	4611      	mov	r1, r2
 80093a4:	687a      	ldr	r2, [r7, #4]
 80093a6:	01d2      	lsls	r2, r2, #7
 80093a8:	440a      	add	r2, r1
 80093aa:	3284      	adds	r2, #132	; 0x84
 80093ac:	f043 0301 	orr.w	r3, r3, #1
 80093b0:	6013      	str	r3, [r2, #0]
}
 80093b2:	bf00      	nop
 80093b4:	3724      	adds	r7, #36	; 0x24
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	fffff8f8 	.word	0xfffff8f8
 80093c4:	fffff800 	.word	0xfffff800

080093c8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80093c8:	b480      	push	{r7}
 80093ca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80093cc:	4b05      	ldr	r3, [pc, #20]	; (80093e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a04      	ldr	r2, [pc, #16]	; (80093e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80093d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093d6:	6013      	str	r3, [r2, #0]
}
 80093d8:	bf00      	nop
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	40007000 	.word	0x40007000

080093e8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80093ee:	2300      	movs	r3, #0
 80093f0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80093f2:	4b23      	ldr	r3, [pc, #140]	; (8009480 <HAL_PWREx_EnableOverDrive+0x98>)
 80093f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093f6:	4a22      	ldr	r2, [pc, #136]	; (8009480 <HAL_PWREx_EnableOverDrive+0x98>)
 80093f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093fc:	6413      	str	r3, [r2, #64]	; 0x40
 80093fe:	4b20      	ldr	r3, [pc, #128]	; (8009480 <HAL_PWREx_EnableOverDrive+0x98>)
 8009400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009406:	603b      	str	r3, [r7, #0]
 8009408:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800940a:	4b1e      	ldr	r3, [pc, #120]	; (8009484 <HAL_PWREx_EnableOverDrive+0x9c>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a1d      	ldr	r2, [pc, #116]	; (8009484 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009410:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009414:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009416:	f7fc ffe1 	bl	80063dc <HAL_GetTick>
 800941a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800941c:	e009      	b.n	8009432 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800941e:	f7fc ffdd 	bl	80063dc <HAL_GetTick>
 8009422:	4602      	mov	r2, r0
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	1ad3      	subs	r3, r2, r3
 8009428:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800942c:	d901      	bls.n	8009432 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800942e:	2303      	movs	r3, #3
 8009430:	e022      	b.n	8009478 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009432:	4b14      	ldr	r3, [pc, #80]	; (8009484 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009434:	685b      	ldr	r3, [r3, #4]
 8009436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800943a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800943e:	d1ee      	bne.n	800941e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009440:	4b10      	ldr	r3, [pc, #64]	; (8009484 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a0f      	ldr	r2, [pc, #60]	; (8009484 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009446:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800944a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800944c:	f7fc ffc6 	bl	80063dc <HAL_GetTick>
 8009450:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009452:	e009      	b.n	8009468 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009454:	f7fc ffc2 	bl	80063dc <HAL_GetTick>
 8009458:	4602      	mov	r2, r0
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	1ad3      	subs	r3, r2, r3
 800945e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009462:	d901      	bls.n	8009468 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8009464:	2303      	movs	r3, #3
 8009466:	e007      	b.n	8009478 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009468:	4b06      	ldr	r3, [pc, #24]	; (8009484 <HAL_PWREx_EnableOverDrive+0x9c>)
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009474:	d1ee      	bne.n	8009454 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8009476:	2300      	movs	r3, #0
}
 8009478:	4618      	mov	r0, r3
 800947a:	3708      	adds	r7, #8
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}
 8009480:	40023800 	.word	0x40023800
 8009484:	40007000 	.word	0x40007000

08009488 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b086      	sub	sp, #24
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8009490:	2300      	movs	r3, #0
 8009492:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d101      	bne.n	800949e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e291      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f003 0301 	and.w	r3, r3, #1
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f000 8087 	beq.w	80095ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80094ac:	4b96      	ldr	r3, [pc, #600]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	f003 030c 	and.w	r3, r3, #12
 80094b4:	2b04      	cmp	r3, #4
 80094b6:	d00c      	beq.n	80094d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80094b8:	4b93      	ldr	r3, [pc, #588]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	f003 030c 	and.w	r3, r3, #12
 80094c0:	2b08      	cmp	r3, #8
 80094c2:	d112      	bne.n	80094ea <HAL_RCC_OscConfig+0x62>
 80094c4:	4b90      	ldr	r3, [pc, #576]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80094d0:	d10b      	bne.n	80094ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094d2:	4b8d      	ldr	r3, [pc, #564]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d06c      	beq.n	80095b8 <HAL_RCC_OscConfig+0x130>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d168      	bne.n	80095b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	e26b      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094f2:	d106      	bne.n	8009502 <HAL_RCC_OscConfig+0x7a>
 80094f4:	4b84      	ldr	r3, [pc, #528]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a83      	ldr	r2, [pc, #524]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80094fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80094fe:	6013      	str	r3, [r2, #0]
 8009500:	e02e      	b.n	8009560 <HAL_RCC_OscConfig+0xd8>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d10c      	bne.n	8009524 <HAL_RCC_OscConfig+0x9c>
 800950a:	4b7f      	ldr	r3, [pc, #508]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a7e      	ldr	r2, [pc, #504]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009510:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009514:	6013      	str	r3, [r2, #0]
 8009516:	4b7c      	ldr	r3, [pc, #496]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a7b      	ldr	r2, [pc, #492]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 800951c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009520:	6013      	str	r3, [r2, #0]
 8009522:	e01d      	b.n	8009560 <HAL_RCC_OscConfig+0xd8>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800952c:	d10c      	bne.n	8009548 <HAL_RCC_OscConfig+0xc0>
 800952e:	4b76      	ldr	r3, [pc, #472]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a75      	ldr	r2, [pc, #468]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009534:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009538:	6013      	str	r3, [r2, #0]
 800953a:	4b73      	ldr	r3, [pc, #460]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a72      	ldr	r2, [pc, #456]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009544:	6013      	str	r3, [r2, #0]
 8009546:	e00b      	b.n	8009560 <HAL_RCC_OscConfig+0xd8>
 8009548:	4b6f      	ldr	r3, [pc, #444]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a6e      	ldr	r2, [pc, #440]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 800954e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009552:	6013      	str	r3, [r2, #0]
 8009554:	4b6c      	ldr	r3, [pc, #432]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a6b      	ldr	r2, [pc, #428]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 800955a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800955e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d013      	beq.n	8009590 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009568:	f7fc ff38 	bl	80063dc <HAL_GetTick>
 800956c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800956e:	e008      	b.n	8009582 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009570:	f7fc ff34 	bl	80063dc <HAL_GetTick>
 8009574:	4602      	mov	r2, r0
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	2b64      	cmp	r3, #100	; 0x64
 800957c:	d901      	bls.n	8009582 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e21f      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009582:	4b61      	ldr	r3, [pc, #388]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800958a:	2b00      	cmp	r3, #0
 800958c:	d0f0      	beq.n	8009570 <HAL_RCC_OscConfig+0xe8>
 800958e:	e014      	b.n	80095ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009590:	f7fc ff24 	bl	80063dc <HAL_GetTick>
 8009594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009596:	e008      	b.n	80095aa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009598:	f7fc ff20 	bl	80063dc <HAL_GetTick>
 800959c:	4602      	mov	r2, r0
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	1ad3      	subs	r3, r2, r3
 80095a2:	2b64      	cmp	r3, #100	; 0x64
 80095a4:	d901      	bls.n	80095aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80095a6:	2303      	movs	r3, #3
 80095a8:	e20b      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80095aa:	4b57      	ldr	r3, [pc, #348]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d1f0      	bne.n	8009598 <HAL_RCC_OscConfig+0x110>
 80095b6:	e000      	b.n	80095ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f003 0302 	and.w	r3, r3, #2
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d069      	beq.n	800969a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80095c6:	4b50      	ldr	r3, [pc, #320]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	f003 030c 	and.w	r3, r3, #12
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00b      	beq.n	80095ea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80095d2:	4b4d      	ldr	r3, [pc, #308]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80095d4:	689b      	ldr	r3, [r3, #8]
 80095d6:	f003 030c 	and.w	r3, r3, #12
 80095da:	2b08      	cmp	r3, #8
 80095dc:	d11c      	bne.n	8009618 <HAL_RCC_OscConfig+0x190>
 80095de:	4b4a      	ldr	r3, [pc, #296]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d116      	bne.n	8009618 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80095ea:	4b47      	ldr	r3, [pc, #284]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f003 0302 	and.w	r3, r3, #2
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d005      	beq.n	8009602 <HAL_RCC_OscConfig+0x17a>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	68db      	ldr	r3, [r3, #12]
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d001      	beq.n	8009602 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e1df      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009602:	4b41      	ldr	r3, [pc, #260]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	00db      	lsls	r3, r3, #3
 8009610:	493d      	ldr	r1, [pc, #244]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009612:	4313      	orrs	r3, r2
 8009614:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009616:	e040      	b.n	800969a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d023      	beq.n	8009668 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009620:	4b39      	ldr	r3, [pc, #228]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a38      	ldr	r2, [pc, #224]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009626:	f043 0301 	orr.w	r3, r3, #1
 800962a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800962c:	f7fc fed6 	bl	80063dc <HAL_GetTick>
 8009630:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009632:	e008      	b.n	8009646 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009634:	f7fc fed2 	bl	80063dc <HAL_GetTick>
 8009638:	4602      	mov	r2, r0
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	2b02      	cmp	r3, #2
 8009640:	d901      	bls.n	8009646 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e1bd      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009646:	4b30      	ldr	r3, [pc, #192]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f003 0302 	and.w	r3, r3, #2
 800964e:	2b00      	cmp	r3, #0
 8009650:	d0f0      	beq.n	8009634 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009652:	4b2d      	ldr	r3, [pc, #180]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	00db      	lsls	r3, r3, #3
 8009660:	4929      	ldr	r1, [pc, #164]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009662:	4313      	orrs	r3, r2
 8009664:	600b      	str	r3, [r1, #0]
 8009666:	e018      	b.n	800969a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009668:	4b27      	ldr	r3, [pc, #156]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	4a26      	ldr	r2, [pc, #152]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 800966e:	f023 0301 	bic.w	r3, r3, #1
 8009672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009674:	f7fc feb2 	bl	80063dc <HAL_GetTick>
 8009678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800967a:	e008      	b.n	800968e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800967c:	f7fc feae 	bl	80063dc <HAL_GetTick>
 8009680:	4602      	mov	r2, r0
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	1ad3      	subs	r3, r2, r3
 8009686:	2b02      	cmp	r3, #2
 8009688:	d901      	bls.n	800968e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800968a:	2303      	movs	r3, #3
 800968c:	e199      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800968e:	4b1e      	ldr	r3, [pc, #120]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 0302 	and.w	r3, r3, #2
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1f0      	bne.n	800967c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f003 0308 	and.w	r3, r3, #8
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d038      	beq.n	8009718 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	695b      	ldr	r3, [r3, #20]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d019      	beq.n	80096e2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096ae:	4b16      	ldr	r3, [pc, #88]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80096b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096b2:	4a15      	ldr	r2, [pc, #84]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80096b4:	f043 0301 	orr.w	r3, r3, #1
 80096b8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096ba:	f7fc fe8f 	bl	80063dc <HAL_GetTick>
 80096be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80096c0:	e008      	b.n	80096d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096c2:	f7fc fe8b 	bl	80063dc <HAL_GetTick>
 80096c6:	4602      	mov	r2, r0
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	1ad3      	subs	r3, r2, r3
 80096cc:	2b02      	cmp	r3, #2
 80096ce:	d901      	bls.n	80096d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80096d0:	2303      	movs	r3, #3
 80096d2:	e176      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80096d4:	4b0c      	ldr	r3, [pc, #48]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80096d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096d8:	f003 0302 	and.w	r3, r3, #2
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d0f0      	beq.n	80096c2 <HAL_RCC_OscConfig+0x23a>
 80096e0:	e01a      	b.n	8009718 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80096e2:	4b09      	ldr	r3, [pc, #36]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80096e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096e6:	4a08      	ldr	r2, [pc, #32]	; (8009708 <HAL_RCC_OscConfig+0x280>)
 80096e8:	f023 0301 	bic.w	r3, r3, #1
 80096ec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096ee:	f7fc fe75 	bl	80063dc <HAL_GetTick>
 80096f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80096f4:	e00a      	b.n	800970c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096f6:	f7fc fe71 	bl	80063dc <HAL_GetTick>
 80096fa:	4602      	mov	r2, r0
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	1ad3      	subs	r3, r2, r3
 8009700:	2b02      	cmp	r3, #2
 8009702:	d903      	bls.n	800970c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009704:	2303      	movs	r3, #3
 8009706:	e15c      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
 8009708:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800970c:	4b91      	ldr	r3, [pc, #580]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 800970e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009710:	f003 0302 	and.w	r3, r3, #2
 8009714:	2b00      	cmp	r3, #0
 8009716:	d1ee      	bne.n	80096f6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f003 0304 	and.w	r3, r3, #4
 8009720:	2b00      	cmp	r3, #0
 8009722:	f000 80a4 	beq.w	800986e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009726:	4b8b      	ldr	r3, [pc, #556]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800972a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800972e:	2b00      	cmp	r3, #0
 8009730:	d10d      	bne.n	800974e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009732:	4b88      	ldr	r3, [pc, #544]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009736:	4a87      	ldr	r2, [pc, #540]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800973c:	6413      	str	r3, [r2, #64]	; 0x40
 800973e:	4b85      	ldr	r3, [pc, #532]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009746:	60bb      	str	r3, [r7, #8]
 8009748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800974a:	2301      	movs	r3, #1
 800974c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800974e:	4b82      	ldr	r3, [pc, #520]	; (8009958 <HAL_RCC_OscConfig+0x4d0>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009756:	2b00      	cmp	r3, #0
 8009758:	d118      	bne.n	800978c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800975a:	4b7f      	ldr	r3, [pc, #508]	; (8009958 <HAL_RCC_OscConfig+0x4d0>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4a7e      	ldr	r2, [pc, #504]	; (8009958 <HAL_RCC_OscConfig+0x4d0>)
 8009760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009766:	f7fc fe39 	bl	80063dc <HAL_GetTick>
 800976a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800976c:	e008      	b.n	8009780 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800976e:	f7fc fe35 	bl	80063dc <HAL_GetTick>
 8009772:	4602      	mov	r2, r0
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	1ad3      	subs	r3, r2, r3
 8009778:	2b64      	cmp	r3, #100	; 0x64
 800977a:	d901      	bls.n	8009780 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800977c:	2303      	movs	r3, #3
 800977e:	e120      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009780:	4b75      	ldr	r3, [pc, #468]	; (8009958 <HAL_RCC_OscConfig+0x4d0>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009788:	2b00      	cmp	r3, #0
 800978a:	d0f0      	beq.n	800976e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	2b01      	cmp	r3, #1
 8009792:	d106      	bne.n	80097a2 <HAL_RCC_OscConfig+0x31a>
 8009794:	4b6f      	ldr	r3, [pc, #444]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009798:	4a6e      	ldr	r2, [pc, #440]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 800979a:	f043 0301 	orr.w	r3, r3, #1
 800979e:	6713      	str	r3, [r2, #112]	; 0x70
 80097a0:	e02d      	b.n	80097fe <HAL_RCC_OscConfig+0x376>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d10c      	bne.n	80097c4 <HAL_RCC_OscConfig+0x33c>
 80097aa:	4b6a      	ldr	r3, [pc, #424]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097ae:	4a69      	ldr	r2, [pc, #420]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097b0:	f023 0301 	bic.w	r3, r3, #1
 80097b4:	6713      	str	r3, [r2, #112]	; 0x70
 80097b6:	4b67      	ldr	r3, [pc, #412]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097ba:	4a66      	ldr	r2, [pc, #408]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097bc:	f023 0304 	bic.w	r3, r3, #4
 80097c0:	6713      	str	r3, [r2, #112]	; 0x70
 80097c2:	e01c      	b.n	80097fe <HAL_RCC_OscConfig+0x376>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	2b05      	cmp	r3, #5
 80097ca:	d10c      	bne.n	80097e6 <HAL_RCC_OscConfig+0x35e>
 80097cc:	4b61      	ldr	r3, [pc, #388]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097d0:	4a60      	ldr	r2, [pc, #384]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097d2:	f043 0304 	orr.w	r3, r3, #4
 80097d6:	6713      	str	r3, [r2, #112]	; 0x70
 80097d8:	4b5e      	ldr	r3, [pc, #376]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097dc:	4a5d      	ldr	r2, [pc, #372]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097de:	f043 0301 	orr.w	r3, r3, #1
 80097e2:	6713      	str	r3, [r2, #112]	; 0x70
 80097e4:	e00b      	b.n	80097fe <HAL_RCC_OscConfig+0x376>
 80097e6:	4b5b      	ldr	r3, [pc, #364]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097ea:	4a5a      	ldr	r2, [pc, #360]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097ec:	f023 0301 	bic.w	r3, r3, #1
 80097f0:	6713      	str	r3, [r2, #112]	; 0x70
 80097f2:	4b58      	ldr	r3, [pc, #352]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097f6:	4a57      	ldr	r2, [pc, #348]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80097f8:	f023 0304 	bic.w	r3, r3, #4
 80097fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d015      	beq.n	8009832 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009806:	f7fc fde9 	bl	80063dc <HAL_GetTick>
 800980a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800980c:	e00a      	b.n	8009824 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800980e:	f7fc fde5 	bl	80063dc <HAL_GetTick>
 8009812:	4602      	mov	r2, r0
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	1ad3      	subs	r3, r2, r3
 8009818:	f241 3288 	movw	r2, #5000	; 0x1388
 800981c:	4293      	cmp	r3, r2
 800981e:	d901      	bls.n	8009824 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8009820:	2303      	movs	r3, #3
 8009822:	e0ce      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009824:	4b4b      	ldr	r3, [pc, #300]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009828:	f003 0302 	and.w	r3, r3, #2
 800982c:	2b00      	cmp	r3, #0
 800982e:	d0ee      	beq.n	800980e <HAL_RCC_OscConfig+0x386>
 8009830:	e014      	b.n	800985c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009832:	f7fc fdd3 	bl	80063dc <HAL_GetTick>
 8009836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009838:	e00a      	b.n	8009850 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800983a:	f7fc fdcf 	bl	80063dc <HAL_GetTick>
 800983e:	4602      	mov	r2, r0
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	1ad3      	subs	r3, r2, r3
 8009844:	f241 3288 	movw	r2, #5000	; 0x1388
 8009848:	4293      	cmp	r3, r2
 800984a:	d901      	bls.n	8009850 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800984c:	2303      	movs	r3, #3
 800984e:	e0b8      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009850:	4b40      	ldr	r3, [pc, #256]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009854:	f003 0302 	and.w	r3, r3, #2
 8009858:	2b00      	cmp	r3, #0
 800985a:	d1ee      	bne.n	800983a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800985c:	7dfb      	ldrb	r3, [r7, #23]
 800985e:	2b01      	cmp	r3, #1
 8009860:	d105      	bne.n	800986e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009862:	4b3c      	ldr	r3, [pc, #240]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009866:	4a3b      	ldr	r2, [pc, #236]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009868:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800986c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	699b      	ldr	r3, [r3, #24]
 8009872:	2b00      	cmp	r3, #0
 8009874:	f000 80a4 	beq.w	80099c0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009878:	4b36      	ldr	r3, [pc, #216]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	f003 030c 	and.w	r3, r3, #12
 8009880:	2b08      	cmp	r3, #8
 8009882:	d06b      	beq.n	800995c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	699b      	ldr	r3, [r3, #24]
 8009888:	2b02      	cmp	r3, #2
 800988a:	d149      	bne.n	8009920 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800988c:	4b31      	ldr	r3, [pc, #196]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a30      	ldr	r2, [pc, #192]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009892:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009898:	f7fc fda0 	bl	80063dc <HAL_GetTick>
 800989c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800989e:	e008      	b.n	80098b2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098a0:	f7fc fd9c 	bl	80063dc <HAL_GetTick>
 80098a4:	4602      	mov	r2, r0
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	1ad3      	subs	r3, r2, r3
 80098aa:	2b02      	cmp	r3, #2
 80098ac:	d901      	bls.n	80098b2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80098ae:	2303      	movs	r3, #3
 80098b0:	e087      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098b2:	4b28      	ldr	r3, [pc, #160]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1f0      	bne.n	80098a0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	69da      	ldr	r2, [r3, #28]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6a1b      	ldr	r3, [r3, #32]
 80098c6:	431a      	orrs	r2, r3
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098cc:	019b      	lsls	r3, r3, #6
 80098ce:	431a      	orrs	r2, r3
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098d4:	085b      	lsrs	r3, r3, #1
 80098d6:	3b01      	subs	r3, #1
 80098d8:	041b      	lsls	r3, r3, #16
 80098da:	431a      	orrs	r2, r3
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098e0:	061b      	lsls	r3, r3, #24
 80098e2:	4313      	orrs	r3, r2
 80098e4:	4a1b      	ldr	r2, [pc, #108]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80098e6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80098ea:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80098ec:	4b19      	ldr	r3, [pc, #100]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a18      	ldr	r2, [pc, #96]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 80098f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80098f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098f8:	f7fc fd70 	bl	80063dc <HAL_GetTick>
 80098fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80098fe:	e008      	b.n	8009912 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009900:	f7fc fd6c 	bl	80063dc <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	2b02      	cmp	r3, #2
 800990c:	d901      	bls.n	8009912 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e057      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009912:	4b10      	ldr	r3, [pc, #64]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800991a:	2b00      	cmp	r3, #0
 800991c:	d0f0      	beq.n	8009900 <HAL_RCC_OscConfig+0x478>
 800991e:	e04f      	b.n	80099c0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009920:	4b0c      	ldr	r3, [pc, #48]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a0b      	ldr	r2, [pc, #44]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009926:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800992a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800992c:	f7fc fd56 	bl	80063dc <HAL_GetTick>
 8009930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009932:	e008      	b.n	8009946 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009934:	f7fc fd52 	bl	80063dc <HAL_GetTick>
 8009938:	4602      	mov	r2, r0
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	1ad3      	subs	r3, r2, r3
 800993e:	2b02      	cmp	r3, #2
 8009940:	d901      	bls.n	8009946 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8009942:	2303      	movs	r3, #3
 8009944:	e03d      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009946:	4b03      	ldr	r3, [pc, #12]	; (8009954 <HAL_RCC_OscConfig+0x4cc>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800994e:	2b00      	cmp	r3, #0
 8009950:	d1f0      	bne.n	8009934 <HAL_RCC_OscConfig+0x4ac>
 8009952:	e035      	b.n	80099c0 <HAL_RCC_OscConfig+0x538>
 8009954:	40023800 	.word	0x40023800
 8009958:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800995c:	4b1b      	ldr	r3, [pc, #108]	; (80099cc <HAL_RCC_OscConfig+0x544>)
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	699b      	ldr	r3, [r3, #24]
 8009966:	2b01      	cmp	r3, #1
 8009968:	d028      	beq.n	80099bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009974:	429a      	cmp	r2, r3
 8009976:	d121      	bne.n	80099bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009982:	429a      	cmp	r2, r3
 8009984:	d11a      	bne.n	80099bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800998c:	4013      	ands	r3, r2
 800998e:	687a      	ldr	r2, [r7, #4]
 8009990:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009992:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009994:	4293      	cmp	r3, r2
 8009996:	d111      	bne.n	80099bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099a2:	085b      	lsrs	r3, r3, #1
 80099a4:	3b01      	subs	r3, #1
 80099a6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80099a8:	429a      	cmp	r2, r3
 80099aa:	d107      	bne.n	80099bc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099b6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d001      	beq.n	80099c0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80099bc:	2301      	movs	r3, #1
 80099be:	e000      	b.n	80099c2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80099c0:	2300      	movs	r3, #0
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	3718      	adds	r7, #24
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
 80099ca:	bf00      	nop
 80099cc:	40023800 	.word	0x40023800

080099d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80099da:	2300      	movs	r3, #0
 80099dc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d101      	bne.n	80099e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80099e4:	2301      	movs	r3, #1
 80099e6:	e0d0      	b.n	8009b8a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80099e8:	4b6a      	ldr	r3, [pc, #424]	; (8009b94 <HAL_RCC_ClockConfig+0x1c4>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f003 030f 	and.w	r3, r3, #15
 80099f0:	683a      	ldr	r2, [r7, #0]
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d910      	bls.n	8009a18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80099f6:	4b67      	ldr	r3, [pc, #412]	; (8009b94 <HAL_RCC_ClockConfig+0x1c4>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f023 020f 	bic.w	r2, r3, #15
 80099fe:	4965      	ldr	r1, [pc, #404]	; (8009b94 <HAL_RCC_ClockConfig+0x1c4>)
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	4313      	orrs	r3, r2
 8009a04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a06:	4b63      	ldr	r3, [pc, #396]	; (8009b94 <HAL_RCC_ClockConfig+0x1c4>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 030f 	and.w	r3, r3, #15
 8009a0e:	683a      	ldr	r2, [r7, #0]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d001      	beq.n	8009a18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009a14:	2301      	movs	r3, #1
 8009a16:	e0b8      	b.n	8009b8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f003 0302 	and.w	r3, r3, #2
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d020      	beq.n	8009a66 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f003 0304 	and.w	r3, r3, #4
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d005      	beq.n	8009a3c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009a30:	4b59      	ldr	r3, [pc, #356]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	4a58      	ldr	r2, [pc, #352]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009a3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 0308 	and.w	r3, r3, #8
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d005      	beq.n	8009a54 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009a48:	4b53      	ldr	r3, [pc, #332]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	4a52      	ldr	r2, [pc, #328]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009a52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a54:	4b50      	ldr	r3, [pc, #320]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a56:	689b      	ldr	r3, [r3, #8]
 8009a58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	689b      	ldr	r3, [r3, #8]
 8009a60:	494d      	ldr	r1, [pc, #308]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a62:	4313      	orrs	r3, r2
 8009a64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f003 0301 	and.w	r3, r3, #1
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d040      	beq.n	8009af4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	d107      	bne.n	8009a8a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a7a:	4b47      	ldr	r3, [pc, #284]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d115      	bne.n	8009ab2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009a86:	2301      	movs	r3, #1
 8009a88:	e07f      	b.n	8009b8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	2b02      	cmp	r3, #2
 8009a90:	d107      	bne.n	8009aa2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009a92:	4b41      	ldr	r3, [pc, #260]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d109      	bne.n	8009ab2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e073      	b.n	8009b8a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009aa2:	4b3d      	ldr	r3, [pc, #244]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f003 0302 	and.w	r3, r3, #2
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d101      	bne.n	8009ab2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009aae:	2301      	movs	r3, #1
 8009ab0:	e06b      	b.n	8009b8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009ab2:	4b39      	ldr	r3, [pc, #228]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009ab4:	689b      	ldr	r3, [r3, #8]
 8009ab6:	f023 0203 	bic.w	r2, r3, #3
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	4936      	ldr	r1, [pc, #216]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ac4:	f7fc fc8a 	bl	80063dc <HAL_GetTick>
 8009ac8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009aca:	e00a      	b.n	8009ae2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009acc:	f7fc fc86 	bl	80063dc <HAL_GetTick>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	1ad3      	subs	r3, r2, r3
 8009ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d901      	bls.n	8009ae2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8009ade:	2303      	movs	r3, #3
 8009ae0:	e053      	b.n	8009b8a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009ae2:	4b2d      	ldr	r3, [pc, #180]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009ae4:	689b      	ldr	r3, [r3, #8]
 8009ae6:	f003 020c 	and.w	r2, r3, #12
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d1eb      	bne.n	8009acc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009af4:	4b27      	ldr	r3, [pc, #156]	; (8009b94 <HAL_RCC_ClockConfig+0x1c4>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f003 030f 	and.w	r3, r3, #15
 8009afc:	683a      	ldr	r2, [r7, #0]
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d210      	bcs.n	8009b24 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b02:	4b24      	ldr	r3, [pc, #144]	; (8009b94 <HAL_RCC_ClockConfig+0x1c4>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f023 020f 	bic.w	r2, r3, #15
 8009b0a:	4922      	ldr	r1, [pc, #136]	; (8009b94 <HAL_RCC_ClockConfig+0x1c4>)
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b12:	4b20      	ldr	r3, [pc, #128]	; (8009b94 <HAL_RCC_ClockConfig+0x1c4>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f003 030f 	and.w	r3, r3, #15
 8009b1a:	683a      	ldr	r2, [r7, #0]
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	d001      	beq.n	8009b24 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	e032      	b.n	8009b8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f003 0304 	and.w	r3, r3, #4
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d008      	beq.n	8009b42 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009b30:	4b19      	ldr	r3, [pc, #100]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	4916      	ldr	r1, [pc, #88]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f003 0308 	and.w	r3, r3, #8
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d009      	beq.n	8009b62 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009b4e:	4b12      	ldr	r3, [pc, #72]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009b50:	689b      	ldr	r3, [r3, #8]
 8009b52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	691b      	ldr	r3, [r3, #16]
 8009b5a:	00db      	lsls	r3, r3, #3
 8009b5c:	490e      	ldr	r1, [pc, #56]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009b62:	f000 f821 	bl	8009ba8 <HAL_RCC_GetSysClockFreq>
 8009b66:	4602      	mov	r2, r0
 8009b68:	4b0b      	ldr	r3, [pc, #44]	; (8009b98 <HAL_RCC_ClockConfig+0x1c8>)
 8009b6a:	689b      	ldr	r3, [r3, #8]
 8009b6c:	091b      	lsrs	r3, r3, #4
 8009b6e:	f003 030f 	and.w	r3, r3, #15
 8009b72:	490a      	ldr	r1, [pc, #40]	; (8009b9c <HAL_RCC_ClockConfig+0x1cc>)
 8009b74:	5ccb      	ldrb	r3, [r1, r3]
 8009b76:	fa22 f303 	lsr.w	r3, r2, r3
 8009b7a:	4a09      	ldr	r2, [pc, #36]	; (8009ba0 <HAL_RCC_ClockConfig+0x1d0>)
 8009b7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009b7e:	4b09      	ldr	r3, [pc, #36]	; (8009ba4 <HAL_RCC_ClockConfig+0x1d4>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7fc fb1c 	bl	80061c0 <HAL_InitTick>

  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	40023c00 	.word	0x40023c00
 8009b98:	40023800 	.word	0x40023800
 8009b9c:	080358d8 	.word	0x080358d8
 8009ba0:	20000040 	.word	0x20000040
 8009ba4:	20000044 	.word	0x20000044

08009ba8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009ba8:	b5b0      	push	{r4, r5, r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8009bae:	2100      	movs	r1, #0
 8009bb0:	6079      	str	r1, [r7, #4]
 8009bb2:	2100      	movs	r1, #0
 8009bb4:	60f9      	str	r1, [r7, #12]
 8009bb6:	2100      	movs	r1, #0
 8009bb8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8009bba:	2100      	movs	r1, #0
 8009bbc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009bbe:	4952      	ldr	r1, [pc, #328]	; (8009d08 <HAL_RCC_GetSysClockFreq+0x160>)
 8009bc0:	6889      	ldr	r1, [r1, #8]
 8009bc2:	f001 010c 	and.w	r1, r1, #12
 8009bc6:	2908      	cmp	r1, #8
 8009bc8:	d00d      	beq.n	8009be6 <HAL_RCC_GetSysClockFreq+0x3e>
 8009bca:	2908      	cmp	r1, #8
 8009bcc:	f200 8094 	bhi.w	8009cf8 <HAL_RCC_GetSysClockFreq+0x150>
 8009bd0:	2900      	cmp	r1, #0
 8009bd2:	d002      	beq.n	8009bda <HAL_RCC_GetSysClockFreq+0x32>
 8009bd4:	2904      	cmp	r1, #4
 8009bd6:	d003      	beq.n	8009be0 <HAL_RCC_GetSysClockFreq+0x38>
 8009bd8:	e08e      	b.n	8009cf8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009bda:	4b4c      	ldr	r3, [pc, #304]	; (8009d0c <HAL_RCC_GetSysClockFreq+0x164>)
 8009bdc:	60bb      	str	r3, [r7, #8]
      break;
 8009bde:	e08e      	b.n	8009cfe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009be0:	4b4b      	ldr	r3, [pc, #300]	; (8009d10 <HAL_RCC_GetSysClockFreq+0x168>)
 8009be2:	60bb      	str	r3, [r7, #8]
      break;
 8009be4:	e08b      	b.n	8009cfe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009be6:	4948      	ldr	r1, [pc, #288]	; (8009d08 <HAL_RCC_GetSysClockFreq+0x160>)
 8009be8:	6849      	ldr	r1, [r1, #4]
 8009bea:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8009bee:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8009bf0:	4945      	ldr	r1, [pc, #276]	; (8009d08 <HAL_RCC_GetSysClockFreq+0x160>)
 8009bf2:	6849      	ldr	r1, [r1, #4]
 8009bf4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8009bf8:	2900      	cmp	r1, #0
 8009bfa:	d024      	beq.n	8009c46 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009bfc:	4942      	ldr	r1, [pc, #264]	; (8009d08 <HAL_RCC_GetSysClockFreq+0x160>)
 8009bfe:	6849      	ldr	r1, [r1, #4]
 8009c00:	0989      	lsrs	r1, r1, #6
 8009c02:	4608      	mov	r0, r1
 8009c04:	f04f 0100 	mov.w	r1, #0
 8009c08:	f240 14ff 	movw	r4, #511	; 0x1ff
 8009c0c:	f04f 0500 	mov.w	r5, #0
 8009c10:	ea00 0204 	and.w	r2, r0, r4
 8009c14:	ea01 0305 	and.w	r3, r1, r5
 8009c18:	493d      	ldr	r1, [pc, #244]	; (8009d10 <HAL_RCC_GetSysClockFreq+0x168>)
 8009c1a:	fb01 f003 	mul.w	r0, r1, r3
 8009c1e:	2100      	movs	r1, #0
 8009c20:	fb01 f102 	mul.w	r1, r1, r2
 8009c24:	1844      	adds	r4, r0, r1
 8009c26:	493a      	ldr	r1, [pc, #232]	; (8009d10 <HAL_RCC_GetSysClockFreq+0x168>)
 8009c28:	fba2 0101 	umull	r0, r1, r2, r1
 8009c2c:	1863      	adds	r3, r4, r1
 8009c2e:	4619      	mov	r1, r3
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	461a      	mov	r2, r3
 8009c34:	f04f 0300 	mov.w	r3, #0
 8009c38:	f7f6 faea 	bl	8000210 <__aeabi_uldivmod>
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	460b      	mov	r3, r1
 8009c40:	4613      	mov	r3, r2
 8009c42:	60fb      	str	r3, [r7, #12]
 8009c44:	e04a      	b.n	8009cdc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009c46:	4b30      	ldr	r3, [pc, #192]	; (8009d08 <HAL_RCC_GetSysClockFreq+0x160>)
 8009c48:	685b      	ldr	r3, [r3, #4]
 8009c4a:	099b      	lsrs	r3, r3, #6
 8009c4c:	461a      	mov	r2, r3
 8009c4e:	f04f 0300 	mov.w	r3, #0
 8009c52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009c56:	f04f 0100 	mov.w	r1, #0
 8009c5a:	ea02 0400 	and.w	r4, r2, r0
 8009c5e:	ea03 0501 	and.w	r5, r3, r1
 8009c62:	4620      	mov	r0, r4
 8009c64:	4629      	mov	r1, r5
 8009c66:	f04f 0200 	mov.w	r2, #0
 8009c6a:	f04f 0300 	mov.w	r3, #0
 8009c6e:	014b      	lsls	r3, r1, #5
 8009c70:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009c74:	0142      	lsls	r2, r0, #5
 8009c76:	4610      	mov	r0, r2
 8009c78:	4619      	mov	r1, r3
 8009c7a:	1b00      	subs	r0, r0, r4
 8009c7c:	eb61 0105 	sbc.w	r1, r1, r5
 8009c80:	f04f 0200 	mov.w	r2, #0
 8009c84:	f04f 0300 	mov.w	r3, #0
 8009c88:	018b      	lsls	r3, r1, #6
 8009c8a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009c8e:	0182      	lsls	r2, r0, #6
 8009c90:	1a12      	subs	r2, r2, r0
 8009c92:	eb63 0301 	sbc.w	r3, r3, r1
 8009c96:	f04f 0000 	mov.w	r0, #0
 8009c9a:	f04f 0100 	mov.w	r1, #0
 8009c9e:	00d9      	lsls	r1, r3, #3
 8009ca0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009ca4:	00d0      	lsls	r0, r2, #3
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	460b      	mov	r3, r1
 8009caa:	1912      	adds	r2, r2, r4
 8009cac:	eb45 0303 	adc.w	r3, r5, r3
 8009cb0:	f04f 0000 	mov.w	r0, #0
 8009cb4:	f04f 0100 	mov.w	r1, #0
 8009cb8:	0299      	lsls	r1, r3, #10
 8009cba:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009cbe:	0290      	lsls	r0, r2, #10
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	460b      	mov	r3, r1
 8009cc4:	4610      	mov	r0, r2
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	461a      	mov	r2, r3
 8009ccc:	f04f 0300 	mov.w	r3, #0
 8009cd0:	f7f6 fa9e 	bl	8000210 <__aeabi_uldivmod>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	4613      	mov	r3, r2
 8009cda:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8009cdc:	4b0a      	ldr	r3, [pc, #40]	; (8009d08 <HAL_RCC_GetSysClockFreq+0x160>)
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	0c1b      	lsrs	r3, r3, #16
 8009ce2:	f003 0303 	and.w	r3, r3, #3
 8009ce6:	3301      	adds	r3, #1
 8009ce8:	005b      	lsls	r3, r3, #1
 8009cea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8009cec:	68fa      	ldr	r2, [r7, #12]
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cf4:	60bb      	str	r3, [r7, #8]
      break;
 8009cf6:	e002      	b.n	8009cfe <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009cf8:	4b04      	ldr	r3, [pc, #16]	; (8009d0c <HAL_RCC_GetSysClockFreq+0x164>)
 8009cfa:	60bb      	str	r3, [r7, #8]
      break;
 8009cfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009cfe:	68bb      	ldr	r3, [r7, #8]
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3710      	adds	r7, #16
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bdb0      	pop	{r4, r5, r7, pc}
 8009d08:	40023800 	.word	0x40023800
 8009d0c:	00f42400 	.word	0x00f42400
 8009d10:	017d7840 	.word	0x017d7840

08009d14 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009d14:	b480      	push	{r7}
 8009d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009d18:	4b03      	ldr	r3, [pc, #12]	; (8009d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d24:	4770      	bx	lr
 8009d26:	bf00      	nop
 8009d28:	20000040 	.word	0x20000040

08009d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009d30:	f7ff fff0 	bl	8009d14 <HAL_RCC_GetHCLKFreq>
 8009d34:	4602      	mov	r2, r0
 8009d36:	4b05      	ldr	r3, [pc, #20]	; (8009d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	0a9b      	lsrs	r3, r3, #10
 8009d3c:	f003 0307 	and.w	r3, r3, #7
 8009d40:	4903      	ldr	r1, [pc, #12]	; (8009d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009d42:	5ccb      	ldrb	r3, [r1, r3]
 8009d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	40023800 	.word	0x40023800
 8009d50:	080358e8 	.word	0x080358e8

08009d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009d58:	f7ff ffdc 	bl	8009d14 <HAL_RCC_GetHCLKFreq>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	4b05      	ldr	r3, [pc, #20]	; (8009d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009d60:	689b      	ldr	r3, [r3, #8]
 8009d62:	0b5b      	lsrs	r3, r3, #13
 8009d64:	f003 0307 	and.w	r3, r3, #7
 8009d68:	4903      	ldr	r1, [pc, #12]	; (8009d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009d6a:	5ccb      	ldrb	r3, [r1, r3]
 8009d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	bd80      	pop	{r7, pc}
 8009d74:	40023800 	.word	0x40023800
 8009d78:	080358e8 	.word	0x080358e8

08009d7c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	b083      	sub	sp, #12
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	220f      	movs	r2, #15
 8009d8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009d8c:	4b12      	ldr	r3, [pc, #72]	; (8009dd8 <HAL_RCC_GetClockConfig+0x5c>)
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	f003 0203 	and.w	r2, r3, #3
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009d98:	4b0f      	ldr	r3, [pc, #60]	; (8009dd8 <HAL_RCC_GetClockConfig+0x5c>)
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009da4:	4b0c      	ldr	r3, [pc, #48]	; (8009dd8 <HAL_RCC_GetClockConfig+0x5c>)
 8009da6:	689b      	ldr	r3, [r3, #8]
 8009da8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8009db0:	4b09      	ldr	r3, [pc, #36]	; (8009dd8 <HAL_RCC_GetClockConfig+0x5c>)
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	08db      	lsrs	r3, r3, #3
 8009db6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009dbe:	4b07      	ldr	r3, [pc, #28]	; (8009ddc <HAL_RCC_GetClockConfig+0x60>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f003 020f 	and.w	r2, r3, #15
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	601a      	str	r2, [r3, #0]
}
 8009dca:	bf00      	nop
 8009dcc:	370c      	adds	r7, #12
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
 8009dd6:	bf00      	nop
 8009dd8:	40023800 	.word	0x40023800
 8009ddc:	40023c00 	.word	0x40023c00

08009de0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b088      	sub	sp, #32
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009de8:	2300      	movs	r3, #0
 8009dea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8009dec:	2300      	movs	r3, #0
 8009dee:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8009df0:	2300      	movs	r3, #0
 8009df2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8009df4:	2300      	movs	r3, #0
 8009df6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f003 0301 	and.w	r3, r3, #1
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d012      	beq.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009e08:	4b69      	ldr	r3, [pc, #420]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	4a68      	ldr	r2, [pc, #416]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e0e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009e12:	6093      	str	r3, [r2, #8]
 8009e14:	4b66      	ldr	r3, [pc, #408]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e16:	689a      	ldr	r2, [r3, #8]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e1c:	4964      	ldr	r1, [pc, #400]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d101      	bne.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d017      	beq.n	8009e6a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009e3a:	4b5d      	ldr	r3, [pc, #372]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e40:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e48:	4959      	ldr	r1, [pc, #356]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e58:	d101      	bne.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d101      	bne.n	8009e6a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8009e66:	2301      	movs	r3, #1
 8009e68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d017      	beq.n	8009ea6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009e76:	4b4e      	ldr	r3, [pc, #312]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e7c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e84:	494a      	ldr	r1, [pc, #296]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e86:	4313      	orrs	r3, r2
 8009e88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009e94:	d101      	bne.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8009e96:	2301      	movs	r3, #1
 8009e98:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d101      	bne.n	8009ea6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d001      	beq.n	8009eb6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f003 0320 	and.w	r3, r3, #32
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	f000 808b 	beq.w	8009fda <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009ec4:	4b3a      	ldr	r3, [pc, #232]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ec8:	4a39      	ldr	r2, [pc, #228]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009eca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ece:	6413      	str	r3, [r2, #64]	; 0x40
 8009ed0:	4b37      	ldr	r3, [pc, #220]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ed8:	60bb      	str	r3, [r7, #8]
 8009eda:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009edc:	4b35      	ldr	r3, [pc, #212]	; (8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a34      	ldr	r2, [pc, #208]	; (8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009ee2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ee6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ee8:	f7fc fa78 	bl	80063dc <HAL_GetTick>
 8009eec:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009eee:	e008      	b.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ef0:	f7fc fa74 	bl	80063dc <HAL_GetTick>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	1ad3      	subs	r3, r2, r3
 8009efa:	2b64      	cmp	r3, #100	; 0x64
 8009efc:	d901      	bls.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8009efe:	2303      	movs	r3, #3
 8009f00:	e357      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009f02:	4b2c      	ldr	r3, [pc, #176]	; (8009fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d0f0      	beq.n	8009ef0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009f0e:	4b28      	ldr	r3, [pc, #160]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f16:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d035      	beq.n	8009f8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f26:	693a      	ldr	r2, [r7, #16]
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d02e      	beq.n	8009f8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009f2c:	4b20      	ldr	r3, [pc, #128]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f34:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009f36:	4b1e      	ldr	r3, [pc, #120]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f3a:	4a1d      	ldr	r2, [pc, #116]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f40:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009f42:	4b1b      	ldr	r3, [pc, #108]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f46:	4a1a      	ldr	r2, [pc, #104]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f4c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8009f4e:	4a18      	ldr	r2, [pc, #96]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f50:	693b      	ldr	r3, [r7, #16]
 8009f52:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009f54:	4b16      	ldr	r3, [pc, #88]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f58:	f003 0301 	and.w	r3, r3, #1
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	d114      	bne.n	8009f8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f60:	f7fc fa3c 	bl	80063dc <HAL_GetTick>
 8009f64:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f66:	e00a      	b.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f68:	f7fc fa38 	bl	80063dc <HAL_GetTick>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	1ad3      	subs	r3, r2, r3
 8009f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d901      	bls.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8009f7a:	2303      	movs	r3, #3
 8009f7c:	e319      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f7e:	4b0c      	ldr	r3, [pc, #48]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f82:	f003 0302 	and.w	r3, r3, #2
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d0ee      	beq.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f96:	d111      	bne.n	8009fbc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8009f98:	4b05      	ldr	r3, [pc, #20]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009f9a:	689b      	ldr	r3, [r3, #8]
 8009f9c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009fa4:	4b04      	ldr	r3, [pc, #16]	; (8009fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009fa6:	400b      	ands	r3, r1
 8009fa8:	4901      	ldr	r1, [pc, #4]	; (8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009faa:	4313      	orrs	r3, r2
 8009fac:	608b      	str	r3, [r1, #8]
 8009fae:	e00b      	b.n	8009fc8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8009fb0:	40023800 	.word	0x40023800
 8009fb4:	40007000 	.word	0x40007000
 8009fb8:	0ffffcff 	.word	0x0ffffcff
 8009fbc:	4bb1      	ldr	r3, [pc, #708]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009fbe:	689b      	ldr	r3, [r3, #8]
 8009fc0:	4ab0      	ldr	r2, [pc, #704]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009fc2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009fc6:	6093      	str	r3, [r2, #8]
 8009fc8:	4bae      	ldr	r3, [pc, #696]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009fca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009fd4:	49ab      	ldr	r1, [pc, #684]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f003 0310 	and.w	r3, r3, #16
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d010      	beq.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009fe6:	4ba7      	ldr	r3, [pc, #668]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009fec:	4aa5      	ldr	r2, [pc, #660]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009fee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009ff2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8009ff6:	4ba3      	ldr	r3, [pc, #652]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009ff8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a000:	49a0      	ldr	r1, [pc, #640]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a002:	4313      	orrs	r3, r2
 800a004:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a010:	2b00      	cmp	r3, #0
 800a012:	d00a      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a014:	4b9b      	ldr	r3, [pc, #620]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a01a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a022:	4998      	ldr	r1, [pc, #608]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a024:	4313      	orrs	r3, r2
 800a026:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00a      	beq.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a036:	4b93      	ldr	r3, [pc, #588]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a03c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a044:	498f      	ldr	r1, [pc, #572]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a046:	4313      	orrs	r3, r2
 800a048:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00a      	beq.n	800a06e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a058:	4b8a      	ldr	r3, [pc, #552]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a05a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a05e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a066:	4987      	ldr	r1, [pc, #540]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a068:	4313      	orrs	r3, r2
 800a06a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a076:	2b00      	cmp	r3, #0
 800a078:	d00a      	beq.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a07a:	4b82      	ldr	r3, [pc, #520]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a080:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a088:	497e      	ldr	r1, [pc, #504]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a08a:	4313      	orrs	r3, r2
 800a08c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d00a      	beq.n	800a0b2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a09c:	4b79      	ldr	r3, [pc, #484]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a09e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0a2:	f023 0203 	bic.w	r2, r3, #3
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0aa:	4976      	ldr	r1, [pc, #472]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00a      	beq.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a0be:	4b71      	ldr	r3, [pc, #452]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a0c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0c4:	f023 020c 	bic.w	r2, r3, #12
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a0cc:	496d      	ldr	r1, [pc, #436]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d00a      	beq.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a0e0:	4b68      	ldr	r3, [pc, #416]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a0e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0e6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0ee:	4965      	ldr	r1, [pc, #404]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d00a      	beq.n	800a118 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a102:	4b60      	ldr	r3, [pc, #384]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a108:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a110:	495c      	ldr	r1, [pc, #368]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a112:	4313      	orrs	r3, r2
 800a114:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a120:	2b00      	cmp	r3, #0
 800a122:	d00a      	beq.n	800a13a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a124:	4b57      	ldr	r3, [pc, #348]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a12a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a132:	4954      	ldr	r1, [pc, #336]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a134:	4313      	orrs	r3, r2
 800a136:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00a      	beq.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800a146:	4b4f      	ldr	r3, [pc, #316]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a14c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a154:	494b      	ldr	r1, [pc, #300]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a156:	4313      	orrs	r3, r2
 800a158:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a164:	2b00      	cmp	r3, #0
 800a166:	d00a      	beq.n	800a17e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800a168:	4b46      	ldr	r3, [pc, #280]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a16a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a16e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a176:	4943      	ldr	r1, [pc, #268]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a178:	4313      	orrs	r3, r2
 800a17a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00a      	beq.n	800a1a0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800a18a:	4b3e      	ldr	r3, [pc, #248]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a18c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a190:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a198:	493a      	ldr	r1, [pc, #232]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a19a:	4313      	orrs	r3, r2
 800a19c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d00a      	beq.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a1ac:	4b35      	ldr	r3, [pc, #212]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a1ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1b2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a1ba:	4932      	ldr	r1, [pc, #200]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d011      	beq.n	800a1f2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a1ce:	4b2d      	ldr	r3, [pc, #180]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a1d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1d4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a1dc:	4929      	ldr	r1, [pc, #164]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a1e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a1ec:	d101      	bne.n	800a1f2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f003 0308 	and.w	r3, r3, #8
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d001      	beq.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800a1fe:	2301      	movs	r3, #1
 800a200:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d00a      	beq.n	800a224 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a20e:	4b1d      	ldr	r3, [pc, #116]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a214:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a21c:	4919      	ldr	r1, [pc, #100]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a21e:	4313      	orrs	r3, r2
 800a220:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d00b      	beq.n	800a248 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a230:	4b14      	ldr	r3, [pc, #80]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a232:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a236:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a240:	4910      	ldr	r1, [pc, #64]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a242:	4313      	orrs	r3, r2
 800a244:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a248:	69fb      	ldr	r3, [r7, #28]
 800a24a:	2b01      	cmp	r3, #1
 800a24c:	d006      	beq.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a256:	2b00      	cmp	r3, #0
 800a258:	f000 80d9 	beq.w	800a40e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a25c:	4b09      	ldr	r3, [pc, #36]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a08      	ldr	r2, [pc, #32]	; (800a284 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800a262:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a266:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a268:	f7fc f8b8 	bl	80063dc <HAL_GetTick>
 800a26c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a26e:	e00b      	b.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a270:	f7fc f8b4 	bl	80063dc <HAL_GetTick>
 800a274:	4602      	mov	r2, r0
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	1ad3      	subs	r3, r2, r3
 800a27a:	2b64      	cmp	r3, #100	; 0x64
 800a27c:	d904      	bls.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a27e:	2303      	movs	r3, #3
 800a280:	e197      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800a282:	bf00      	nop
 800a284:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a288:	4b6c      	ldr	r3, [pc, #432]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a290:	2b00      	cmp	r3, #0
 800a292:	d1ed      	bne.n	800a270 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f003 0301 	and.w	r3, r3, #1
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d021      	beq.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d11d      	bne.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a2a8:	4b64      	ldr	r3, [pc, #400]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a2aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a2ae:	0c1b      	lsrs	r3, r3, #16
 800a2b0:	f003 0303 	and.w	r3, r3, #3
 800a2b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a2b6:	4b61      	ldr	r3, [pc, #388]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a2b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a2bc:	0e1b      	lsrs	r3, r3, #24
 800a2be:	f003 030f 	and.w	r3, r3, #15
 800a2c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	685b      	ldr	r3, [r3, #4]
 800a2c8:	019a      	lsls	r2, r3, #6
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	041b      	lsls	r3, r3, #16
 800a2ce:	431a      	orrs	r2, r3
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	061b      	lsls	r3, r3, #24
 800a2d4:	431a      	orrs	r2, r3
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	689b      	ldr	r3, [r3, #8]
 800a2da:	071b      	lsls	r3, r3, #28
 800a2dc:	4957      	ldr	r1, [pc, #348]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d004      	beq.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a2f8:	d00a      	beq.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a302:	2b00      	cmp	r3, #0
 800a304:	d02e      	beq.n	800a364 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a30a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a30e:	d129      	bne.n	800a364 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a310:	4b4a      	ldr	r3, [pc, #296]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a312:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a316:	0c1b      	lsrs	r3, r3, #16
 800a318:	f003 0303 	and.w	r3, r3, #3
 800a31c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a31e:	4b47      	ldr	r3, [pc, #284]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a320:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a324:	0f1b      	lsrs	r3, r3, #28
 800a326:	f003 0307 	and.w	r3, r3, #7
 800a32a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	685b      	ldr	r3, [r3, #4]
 800a330:	019a      	lsls	r2, r3, #6
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	041b      	lsls	r3, r3, #16
 800a336:	431a      	orrs	r2, r3
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	68db      	ldr	r3, [r3, #12]
 800a33c:	061b      	lsls	r3, r3, #24
 800a33e:	431a      	orrs	r2, r3
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	071b      	lsls	r3, r3, #28
 800a344:	493d      	ldr	r1, [pc, #244]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a346:	4313      	orrs	r3, r2
 800a348:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a34c:	4b3b      	ldr	r3, [pc, #236]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a34e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a352:	f023 021f 	bic.w	r2, r3, #31
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a35a:	3b01      	subs	r3, #1
 800a35c:	4937      	ldr	r1, [pc, #220]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a35e:	4313      	orrs	r3, r2
 800a360:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d01d      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a370:	4b32      	ldr	r3, [pc, #200]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a372:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a376:	0e1b      	lsrs	r3, r3, #24
 800a378:	f003 030f 	and.w	r3, r3, #15
 800a37c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a37e:	4b2f      	ldr	r3, [pc, #188]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a380:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a384:	0f1b      	lsrs	r3, r3, #28
 800a386:	f003 0307 	and.w	r3, r3, #7
 800a38a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	019a      	lsls	r2, r3, #6
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	691b      	ldr	r3, [r3, #16]
 800a396:	041b      	lsls	r3, r3, #16
 800a398:	431a      	orrs	r2, r3
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	061b      	lsls	r3, r3, #24
 800a39e:	431a      	orrs	r2, r3
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	071b      	lsls	r3, r3, #28
 800a3a4:	4925      	ldr	r1, [pc, #148]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d011      	beq.n	800a3dc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	019a      	lsls	r2, r3, #6
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	691b      	ldr	r3, [r3, #16]
 800a3c2:	041b      	lsls	r3, r3, #16
 800a3c4:	431a      	orrs	r2, r3
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	68db      	ldr	r3, [r3, #12]
 800a3ca:	061b      	lsls	r3, r3, #24
 800a3cc:	431a      	orrs	r2, r3
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	071b      	lsls	r3, r3, #28
 800a3d4:	4919      	ldr	r1, [pc, #100]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a3dc:	4b17      	ldr	r3, [pc, #92]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a16      	ldr	r2, [pc, #88]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a3e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a3e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3e8:	f7fb fff8 	bl	80063dc <HAL_GetTick>
 800a3ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a3ee:	e008      	b.n	800a402 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a3f0:	f7fb fff4 	bl	80063dc <HAL_GetTick>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	1ad3      	subs	r3, r2, r3
 800a3fa:	2b64      	cmp	r3, #100	; 0x64
 800a3fc:	d901      	bls.n	800a402 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a3fe:	2303      	movs	r3, #3
 800a400:	e0d7      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a402:	4b0e      	ldr	r3, [pc, #56]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d0f0      	beq.n	800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800a40e:	69bb      	ldr	r3, [r7, #24]
 800a410:	2b01      	cmp	r3, #1
 800a412:	f040 80cd 	bne.w	800a5b0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a416:	4b09      	ldr	r3, [pc, #36]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a08      	ldr	r2, [pc, #32]	; (800a43c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a41c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a420:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a422:	f7fb ffdb 	bl	80063dc <HAL_GetTick>
 800a426:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a428:	e00a      	b.n	800a440 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a42a:	f7fb ffd7 	bl	80063dc <HAL_GetTick>
 800a42e:	4602      	mov	r2, r0
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	1ad3      	subs	r3, r2, r3
 800a434:	2b64      	cmp	r3, #100	; 0x64
 800a436:	d903      	bls.n	800a440 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a438:	2303      	movs	r3, #3
 800a43a:	e0ba      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800a43c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a440:	4b5e      	ldr	r3, [pc, #376]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a448:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a44c:	d0ed      	beq.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a456:	2b00      	cmp	r3, #0
 800a458:	d003      	beq.n	800a462 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d009      	beq.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d02e      	beq.n	800a4cc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a472:	2b00      	cmp	r3, #0
 800a474:	d12a      	bne.n	800a4cc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a476:	4b51      	ldr	r3, [pc, #324]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a47c:	0c1b      	lsrs	r3, r3, #16
 800a47e:	f003 0303 	and.w	r3, r3, #3
 800a482:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a484:	4b4d      	ldr	r3, [pc, #308]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a48a:	0f1b      	lsrs	r3, r3, #28
 800a48c:	f003 0307 	and.w	r3, r3, #7
 800a490:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	695b      	ldr	r3, [r3, #20]
 800a496:	019a      	lsls	r2, r3, #6
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	041b      	lsls	r3, r3, #16
 800a49c:	431a      	orrs	r2, r3
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	699b      	ldr	r3, [r3, #24]
 800a4a2:	061b      	lsls	r3, r3, #24
 800a4a4:	431a      	orrs	r2, r3
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	071b      	lsls	r3, r3, #28
 800a4aa:	4944      	ldr	r1, [pc, #272]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a4b2:	4b42      	ldr	r3, [pc, #264]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a4b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a4b8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4c0:	3b01      	subs	r3, #1
 800a4c2:	021b      	lsls	r3, r3, #8
 800a4c4:	493d      	ldr	r1, [pc, #244]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d022      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a4dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a4e0:	d11d      	bne.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a4e2:	4b36      	ldr	r3, [pc, #216]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a4e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4e8:	0e1b      	lsrs	r3, r3, #24
 800a4ea:	f003 030f 	and.w	r3, r3, #15
 800a4ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a4f0:	4b32      	ldr	r3, [pc, #200]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a4f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4f6:	0f1b      	lsrs	r3, r3, #28
 800a4f8:	f003 0307 	and.w	r3, r3, #7
 800a4fc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	695b      	ldr	r3, [r3, #20]
 800a502:	019a      	lsls	r2, r3, #6
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6a1b      	ldr	r3, [r3, #32]
 800a508:	041b      	lsls	r3, r3, #16
 800a50a:	431a      	orrs	r2, r3
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	061b      	lsls	r3, r3, #24
 800a510:	431a      	orrs	r2, r3
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	071b      	lsls	r3, r3, #28
 800a516:	4929      	ldr	r1, [pc, #164]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a518:	4313      	orrs	r3, r2
 800a51a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f003 0308 	and.w	r3, r3, #8
 800a526:	2b00      	cmp	r3, #0
 800a528:	d028      	beq.n	800a57c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a52a:	4b24      	ldr	r3, [pc, #144]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a52c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a530:	0e1b      	lsrs	r3, r3, #24
 800a532:	f003 030f 	and.w	r3, r3, #15
 800a536:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a538:	4b20      	ldr	r3, [pc, #128]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a53a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a53e:	0c1b      	lsrs	r3, r3, #16
 800a540:	f003 0303 	and.w	r3, r3, #3
 800a544:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	695b      	ldr	r3, [r3, #20]
 800a54a:	019a      	lsls	r2, r3, #6
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	041b      	lsls	r3, r3, #16
 800a550:	431a      	orrs	r2, r3
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	061b      	lsls	r3, r3, #24
 800a556:	431a      	orrs	r2, r3
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	69db      	ldr	r3, [r3, #28]
 800a55c:	071b      	lsls	r3, r3, #28
 800a55e:	4917      	ldr	r1, [pc, #92]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a560:	4313      	orrs	r3, r2
 800a562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a566:	4b15      	ldr	r3, [pc, #84]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a568:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a56c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a574:	4911      	ldr	r1, [pc, #68]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a576:	4313      	orrs	r3, r2
 800a578:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a57c:	4b0f      	ldr	r3, [pc, #60]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a0e      	ldr	r2, [pc, #56]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a582:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a586:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a588:	f7fb ff28 	bl	80063dc <HAL_GetTick>
 800a58c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a58e:	e008      	b.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a590:	f7fb ff24 	bl	80063dc <HAL_GetTick>
 800a594:	4602      	mov	r2, r0
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	1ad3      	subs	r3, r2, r3
 800a59a:	2b64      	cmp	r3, #100	; 0x64
 800a59c:	d901      	bls.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a59e:	2303      	movs	r3, #3
 800a5a0:	e007      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a5a2:	4b06      	ldr	r3, [pc, #24]	; (800a5bc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a5aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a5ae:	d1ef      	bne.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3720      	adds	r7, #32
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	40023800 	.word	0x40023800

0800a5c0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d101      	bne.n	800a5d2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	e081      	b.n	800a6d6 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	7f5b      	ldrb	r3, [r3, #29]
 800a5d6:	b2db      	uxtb	r3, r3
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d105      	bne.n	800a5e8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2200      	movs	r2, #0
 800a5e0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f7fb fb18 	bl	8005c18 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2202      	movs	r2, #2
 800a5ec:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	22ca      	movs	r2, #202	; 0xca
 800a5f4:	625a      	str	r2, [r3, #36]	; 0x24
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	2253      	movs	r2, #83	; 0x53
 800a5fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 fb16 	bl	800ac30 <RTC_EnterInitMode>
 800a604:	4603      	mov	r3, r0
 800a606:	2b00      	cmp	r3, #0
 800a608:	d008      	beq.n	800a61c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	22ff      	movs	r2, #255	; 0xff
 800a610:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2204      	movs	r2, #4
 800a616:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a618:	2301      	movs	r3, #1
 800a61a:	e05c      	b.n	800a6d6 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	6899      	ldr	r1, [r3, #8]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681a      	ldr	r2, [r3, #0]
 800a626:	4b2e      	ldr	r3, [pc, #184]	; (800a6e0 <HAL_RTC_Init+0x120>)
 800a628:	400b      	ands	r3, r1
 800a62a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	6899      	ldr	r1, [r3, #8]
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	685a      	ldr	r2, [r3, #4]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	431a      	orrs	r2, r3
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	695b      	ldr	r3, [r3, #20]
 800a640:	431a      	orrs	r2, r3
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	430a      	orrs	r2, r1
 800a648:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	68d2      	ldr	r2, [r2, #12]
 800a652:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	6919      	ldr	r1, [r3, #16]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	689b      	ldr	r3, [r3, #8]
 800a65e:	041a      	lsls	r2, r3, #16
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	430a      	orrs	r2, r1
 800a666:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	68da      	ldr	r2, [r3, #12]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a676:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	689b      	ldr	r3, [r3, #8]
 800a67e:	f003 0320 	and.w	r3, r3, #32
 800a682:	2b00      	cmp	r3, #0
 800a684:	d10e      	bne.n	800a6a4 <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 faaa 	bl	800abe0 <HAL_RTC_WaitForSynchro>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d008      	beq.n	800a6a4 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	22ff      	movs	r2, #255	; 0xff
 800a698:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2204      	movs	r2, #4
 800a69e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	e018      	b.n	800a6d6 <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f022 0208 	bic.w	r2, r2, #8
 800a6b2:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	699a      	ldr	r2, [r3, #24]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	430a      	orrs	r2, r1
 800a6c4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	22ff      	movs	r2, #255	; 0xff
 800a6cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a6d4:	2300      	movs	r3, #0
  }
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3708      	adds	r7, #8
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}
 800a6de:	bf00      	nop
 800a6e0:	ff8fffbf 	.word	0xff8fffbf

0800a6e4 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a6e4:	b590      	push	{r4, r7, lr}
 800a6e6:	b087      	sub	sp, #28
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	60b9      	str	r1, [r7, #8]
 800a6ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	7f1b      	ldrb	r3, [r3, #28]
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	d101      	bne.n	800a700 <HAL_RTC_SetTime+0x1c>
 800a6fc:	2302      	movs	r3, #2
 800a6fe:	e0a8      	b.n	800a852 <HAL_RTC_SetTime+0x16e>
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	2201      	movs	r2, #1
 800a704:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	2202      	movs	r2, #2
 800a70a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d126      	bne.n	800a760 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	689b      	ldr	r3, [r3, #8]
 800a718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d102      	bne.n	800a726 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	2200      	movs	r2, #0
 800a724:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	4618      	mov	r0, r3
 800a72c:	f000 faac 	bl	800ac88 <RTC_ByteToBcd2>
 800a730:	4603      	mov	r3, r0
 800a732:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	785b      	ldrb	r3, [r3, #1]
 800a738:	4618      	mov	r0, r3
 800a73a:	f000 faa5 	bl	800ac88 <RTC_ByteToBcd2>
 800a73e:	4603      	mov	r3, r0
 800a740:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800a742:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	789b      	ldrb	r3, [r3, #2]
 800a748:	4618      	mov	r0, r3
 800a74a:	f000 fa9d 	bl	800ac88 <RTC_ByteToBcd2>
 800a74e:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800a750:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 800a754:	68bb      	ldr	r3, [r7, #8]
 800a756:	7b1b      	ldrb	r3, [r3, #12]
 800a758:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800a75a:	4313      	orrs	r3, r2
 800a75c:	617b      	str	r3, [r7, #20]
 800a75e:	e018      	b.n	800a792 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	689b      	ldr	r3, [r3, #8]
 800a766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d102      	bne.n	800a774 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	2200      	movs	r2, #0
 800a772:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	785b      	ldrb	r3, [r3, #1]
 800a77e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800a780:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a782:	68ba      	ldr	r2, [r7, #8]
 800a784:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 800a786:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	7b1b      	ldrb	r3, [r3, #12]
 800a78c:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800a78e:	4313      	orrs	r3, r2
 800a790:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	22ca      	movs	r2, #202	; 0xca
 800a798:	625a      	str	r2, [r3, #36]	; 0x24
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	2253      	movs	r2, #83	; 0x53
 800a7a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a7a2:	68f8      	ldr	r0, [r7, #12]
 800a7a4:	f000 fa44 	bl	800ac30 <RTC_EnterInitMode>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d00b      	beq.n	800a7c6 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	22ff      	movs	r2, #255	; 0xff
 800a7b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2204      	movs	r2, #4
 800a7ba:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e045      	b.n	800a852 <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681a      	ldr	r2, [r3, #0]
 800a7ca:	6979      	ldr	r1, [r7, #20]
 800a7cc:	4b23      	ldr	r3, [pc, #140]	; (800a85c <HAL_RTC_SetTime+0x178>)
 800a7ce:	400b      	ands	r3, r1
 800a7d0:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	689a      	ldr	r2, [r3, #8]
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a7e0:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	6899      	ldr	r1, [r3, #8]
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	691a      	ldr	r2, [r3, #16]
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	695b      	ldr	r3, [r3, #20]
 800a7f0:	431a      	orrs	r2, r3
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	430a      	orrs	r2, r1
 800a7f8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	68da      	ldr	r2, [r3, #12]
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a808:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	689b      	ldr	r3, [r3, #8]
 800a810:	f003 0320 	and.w	r3, r3, #32
 800a814:	2b00      	cmp	r3, #0
 800a816:	d111      	bne.n	800a83c <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a818:	68f8      	ldr	r0, [r7, #12]
 800a81a:	f000 f9e1 	bl	800abe0 <HAL_RTC_WaitForSynchro>
 800a81e:	4603      	mov	r3, r0
 800a820:	2b00      	cmp	r3, #0
 800a822:	d00b      	beq.n	800a83c <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	22ff      	movs	r2, #255	; 0xff
 800a82a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2204      	movs	r2, #4
 800a830:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	2200      	movs	r2, #0
 800a836:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a838:	2301      	movs	r3, #1
 800a83a:	e00a      	b.n	800a852 <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	22ff      	movs	r2, #255	; 0xff
 800a842:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2201      	movs	r2, #1
 800a848:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2200      	movs	r2, #0
 800a84e:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a850:	2300      	movs	r3, #0
  }
}
 800a852:	4618      	mov	r0, r3
 800a854:	371c      	adds	r7, #28
 800a856:	46bd      	mov	sp, r7
 800a858:	bd90      	pop	{r4, r7, pc}
 800a85a:	bf00      	nop
 800a85c:	007f7f7f 	.word	0x007f7f7f

0800a860 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a860:	b590      	push	{r4, r7, lr}
 800a862:	b087      	sub	sp, #28
 800a864:	af00      	add	r7, sp, #0
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	60b9      	str	r1, [r7, #8]
 800a86a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 800a86c:	2300      	movs	r3, #0
 800a86e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	7f1b      	ldrb	r3, [r3, #28]
 800a874:	2b01      	cmp	r3, #1
 800a876:	d101      	bne.n	800a87c <HAL_RTC_SetDate+0x1c>
 800a878:	2302      	movs	r3, #2
 800a87a:	e092      	b.n	800a9a2 <HAL_RTC_SetDate+0x142>
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2201      	movs	r2, #1
 800a880:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	2202      	movs	r2, #2
 800a886:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d10e      	bne.n	800a8ac <HAL_RTC_SetDate+0x4c>
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	785b      	ldrb	r3, [r3, #1]
 800a892:	f003 0310 	and.w	r3, r3, #16
 800a896:	2b00      	cmp	r3, #0
 800a898:	d008      	beq.n	800a8ac <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	785b      	ldrb	r3, [r3, #1]
 800a89e:	f023 0310 	bic.w	r3, r3, #16
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	330a      	adds	r3, #10
 800a8a6:	b2da      	uxtb	r2, r3
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d11c      	bne.n	800a8ec <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	78db      	ldrb	r3, [r3, #3]
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f000 f9e6 	bl	800ac88 <RTC_ByteToBcd2>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	785b      	ldrb	r3, [r3, #1]
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f000 f9df 	bl	800ac88 <RTC_ByteToBcd2>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800a8ce:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	789b      	ldrb	r3, [r3, #2]
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f000 f9d7 	bl	800ac88 <RTC_ByteToBcd2>
 800a8da:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800a8dc:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800a8e6:	4313      	orrs	r3, r2
 800a8e8:	617b      	str	r3, [r7, #20]
 800a8ea:	e00e      	b.n	800a90a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	78db      	ldrb	r3, [r3, #3]
 800a8f0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	785b      	ldrb	r3, [r3, #1]
 800a8f6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800a8f8:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a8fa:	68ba      	ldr	r2, [r7, #8]
 800a8fc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 800a8fe:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800a906:	4313      	orrs	r3, r2
 800a908:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	22ca      	movs	r2, #202	; 0xca
 800a910:	625a      	str	r2, [r3, #36]	; 0x24
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	2253      	movs	r2, #83	; 0x53
 800a918:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a91a:	68f8      	ldr	r0, [r7, #12]
 800a91c:	f000 f988 	bl	800ac30 <RTC_EnterInitMode>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d00b      	beq.n	800a93e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	22ff      	movs	r2, #255	; 0xff
 800a92c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	2204      	movs	r2, #4
 800a932:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2200      	movs	r2, #0
 800a938:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a93a:	2301      	movs	r3, #1
 800a93c:	e031      	b.n	800a9a2 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	6979      	ldr	r1, [r7, #20]
 800a944:	4b19      	ldr	r3, [pc, #100]	; (800a9ac <HAL_RTC_SetDate+0x14c>)
 800a946:	400b      	ands	r3, r1
 800a948:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	68da      	ldr	r2, [r3, #12]
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a958:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	689b      	ldr	r3, [r3, #8]
 800a960:	f003 0320 	and.w	r3, r3, #32
 800a964:	2b00      	cmp	r3, #0
 800a966:	d111      	bne.n	800a98c <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a968:	68f8      	ldr	r0, [r7, #12]
 800a96a:	f000 f939 	bl	800abe0 <HAL_RTC_WaitForSynchro>
 800a96e:	4603      	mov	r3, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d00b      	beq.n	800a98c <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	22ff      	movs	r2, #255	; 0xff
 800a97a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2204      	movs	r2, #4
 800a980:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2200      	movs	r2, #0
 800a986:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a988:	2301      	movs	r3, #1
 800a98a:	e00a      	b.n	800a9a2 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	22ff      	movs	r2, #255	; 0xff
 800a992:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	2201      	movs	r2, #1
 800a998:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2200      	movs	r2, #0
 800a99e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a9a0:	2300      	movs	r3, #0
  }
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	371c      	adds	r7, #28
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	bd90      	pop	{r4, r7, pc}
 800a9aa:	bf00      	nop
 800a9ac:	00ffff3f 	.word	0x00ffff3f

0800a9b0 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a9b0:	b590      	push	{r4, r7, lr}
 800a9b2:	b089      	sub	sp, #36	; 0x24
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	60f8      	str	r0, [r7, #12]
 800a9b8:	60b9      	str	r1, [r7, #8]
 800a9ba:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	61fb      	str	r3, [r7, #28]
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	7f1b      	ldrb	r3, [r3, #28]
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d101      	bne.n	800a9d4 <HAL_RTC_SetAlarm+0x24>
 800a9d0:	2302      	movs	r3, #2
 800a9d2:	e101      	b.n	800abd8 <HAL_RTC_SetAlarm+0x228>
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2202      	movs	r2, #2
 800a9de:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d137      	bne.n	800aa56 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d102      	bne.n	800a9fa <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f000 f942 	bl	800ac88 <RTC_ByteToBcd2>
 800aa04:	4603      	mov	r3, r0
 800aa06:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	785b      	ldrb	r3, [r3, #1]
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f000 f93b 	bl	800ac88 <RTC_ByteToBcd2>
 800aa12:	4603      	mov	r3, r0
 800aa14:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800aa16:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	789b      	ldrb	r3, [r3, #2]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f000 f933 	bl	800ac88 <RTC_ByteToBcd2>
 800aa22:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800aa24:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	7b1b      	ldrb	r3, [r3, #12]
 800aa2c:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800aa2e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f000 f925 	bl	800ac88 <RTC_ByteToBcd2>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800aa42:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800aa4a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800aa50:	4313      	orrs	r3, r2
 800aa52:	61fb      	str	r3, [r7, #28]
 800aa54:	e023      	b.n	800aa9e <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d102      	bne.n	800aa6a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	2200      	movs	r2, #0
 800aa68:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	785b      	ldrb	r3, [r3, #1]
 800aa74:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800aa76:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800aa78:	68ba      	ldr	r2, [r7, #8]
 800aa7a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 800aa7c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	7b1b      	ldrb	r3, [r3, #12]
 800aa82:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800aa84:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800aa8c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800aa8e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 800aa94:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800aa9a:	4313      	orrs	r3, r2
 800aa9c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	685a      	ldr	r2, [r3, #4]
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	69db      	ldr	r3, [r3, #28]
 800aaa6:	4313      	orrs	r3, r2
 800aaa8:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	22ca      	movs	r2, #202	; 0xca
 800aab0:	625a      	str	r2, [r3, #36]	; 0x24
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2253      	movs	r2, #83	; 0x53
 800aab8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aabe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aac2:	d13f      	bne.n	800ab44 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	689a      	ldr	r2, [r3, #8]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aad2:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	689a      	ldr	r2, [r3, #8]
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800aae2:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aae4:	f7fb fc7a 	bl	80063dc <HAL_GetTick>
 800aae8:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800aaea:	e013      	b.n	800ab14 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800aaec:	f7fb fc76 	bl	80063dc <HAL_GetTick>
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	69bb      	ldr	r3, [r7, #24]
 800aaf4:	1ad3      	subs	r3, r2, r3
 800aaf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aafa:	d90b      	bls.n	800ab14 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	22ff      	movs	r2, #255	; 0xff
 800ab02:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	2203      	movs	r2, #3
 800ab08:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800ab10:	2303      	movs	r3, #3
 800ab12:	e061      	b.n	800abd8 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	68db      	ldr	r3, [r3, #12]
 800ab1a:	f003 0301 	and.w	r3, r3, #1
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d0e4      	beq.n	800aaec <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	69fa      	ldr	r2, [r7, #28]
 800ab28:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	697a      	ldr	r2, [r7, #20]
 800ab30:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	689a      	ldr	r2, [r3, #8]
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ab40:	609a      	str	r2, [r3, #8]
 800ab42:	e03e      	b.n	800abc2 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	689a      	ldr	r2, [r3, #8]
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ab52:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	689a      	ldr	r2, [r3, #8]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab62:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ab64:	f7fb fc3a 	bl	80063dc <HAL_GetTick>
 800ab68:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800ab6a:	e013      	b.n	800ab94 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ab6c:	f7fb fc36 	bl	80063dc <HAL_GetTick>
 800ab70:	4602      	mov	r2, r0
 800ab72:	69bb      	ldr	r3, [r7, #24]
 800ab74:	1ad3      	subs	r3, r2, r3
 800ab76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ab7a:	d90b      	bls.n	800ab94 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	22ff      	movs	r2, #255	; 0xff
 800ab82:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2203      	movs	r2, #3
 800ab88:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800ab90:	2303      	movs	r3, #3
 800ab92:	e021      	b.n	800abd8 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	68db      	ldr	r3, [r3, #12]
 800ab9a:	f003 0302 	and.w	r3, r3, #2
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d0e4      	beq.n	800ab6c <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	69fa      	ldr	r2, [r7, #28]
 800aba8:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	697a      	ldr	r2, [r7, #20]
 800abb0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	689a      	ldr	r2, [r3, #8]
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800abc0:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	22ff      	movs	r2, #255	; 0xff
 800abc8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	2201      	movs	r2, #1
 800abce:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	2200      	movs	r2, #0
 800abd4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800abd6:	2300      	movs	r3, #0
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3724      	adds	r7, #36	; 0x24
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd90      	pop	{r4, r7, pc}

0800abe0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800abe8:	2300      	movs	r3, #0
 800abea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	68da      	ldr	r2, [r3, #12]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800abfa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800abfc:	f7fb fbee 	bl	80063dc <HAL_GetTick>
 800ac00:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ac02:	e009      	b.n	800ac18 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ac04:	f7fb fbea 	bl	80063dc <HAL_GetTick>
 800ac08:	4602      	mov	r2, r0
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	1ad3      	subs	r3, r2, r3
 800ac0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac12:	d901      	bls.n	800ac18 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800ac14:	2303      	movs	r3, #3
 800ac16:	e007      	b.n	800ac28 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	68db      	ldr	r3, [r3, #12]
 800ac1e:	f003 0320 	and.w	r3, r3, #32
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d0ee      	beq.n	800ac04 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800ac26:	2300      	movs	r3, #0
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3710      	adds	r7, #16
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	68db      	ldr	r3, [r3, #12]
 800ac42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d119      	bne.n	800ac7e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac52:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ac54:	f7fb fbc2 	bl	80063dc <HAL_GetTick>
 800ac58:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ac5a:	e009      	b.n	800ac70 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ac5c:	f7fb fbbe 	bl	80063dc <HAL_GetTick>
 800ac60:	4602      	mov	r2, r0
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	1ad3      	subs	r3, r2, r3
 800ac66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac6a:	d901      	bls.n	800ac70 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800ac6c:	2303      	movs	r3, #3
 800ac6e:	e007      	b.n	800ac80 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d0ee      	beq.n	800ac5c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800ac7e:	2300      	movs	r3, #0
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3710      	adds	r7, #16
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}

0800ac88 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b085      	sub	sp, #20
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	4603      	mov	r3, r0
 800ac90:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 800ac92:	2300      	movs	r3, #0
 800ac94:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 800ac96:	e005      	b.n	800aca4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 800ac9e:	79fb      	ldrb	r3, [r7, #7]
 800aca0:	3b0a      	subs	r3, #10
 800aca2:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 800aca4:	79fb      	ldrb	r3, [r7, #7]
 800aca6:	2b09      	cmp	r3, #9
 800aca8:	d8f6      	bhi.n	800ac98 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	b2db      	uxtb	r3, r3
 800acae:	011b      	lsls	r3, r3, #4
 800acb0:	b2da      	uxtb	r2, r3
 800acb2:	79fb      	ldrb	r3, [r7, #7]
 800acb4:	4313      	orrs	r3, r2
 800acb6:	b2db      	uxtb	r3, r3
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3714      	adds	r7, #20
 800acbc:	46bd      	mov	sp, r7
 800acbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc2:	4770      	bx	lr

0800acc4 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b087      	sub	sp, #28
 800acc8:	af00      	add	r7, sp, #0
 800acca:	60f8      	str	r0, [r7, #12]
 800accc:	60b9      	str	r1, [r7, #8]
 800acce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800acd0:	2300      	movs	r3, #0
 800acd2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	7f1b      	ldrb	r3, [r3, #28]
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d101      	bne.n	800ace0 <HAL_RTCEx_SetTimeStamp+0x1c>
 800acdc:	2302      	movs	r3, #2
 800acde:	e03e      	b.n	800ad5e <HAL_RTCEx_SetTimeStamp+0x9a>
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2201      	movs	r2, #1
 800ace4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2202      	movs	r2, #2
 800acea:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	689a      	ldr	r2, [r3, #8]
 800acf2:	4b1e      	ldr	r3, [pc, #120]	; (800ad6c <HAL_RTCEx_SetTimeStamp+0xa8>)
 800acf4:	4013      	ands	r3, r2
 800acf6:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 800acf8:	697a      	ldr	r2, [r7, #20]
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	4313      	orrs	r3, r2
 800acfe:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	22ca      	movs	r2, #202	; 0xca
 800ad06:	625a      	str	r2, [r3, #36]	; 0x24
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	2253      	movs	r2, #83	; 0x53
 800ad0e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f022 0206 	bic.w	r2, r2, #6
 800ad1e:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	687a      	ldr	r2, [r7, #4]
 800ad2c:	430a      	orrs	r2, r1
 800ad2e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	697a      	ldr	r2, [r7, #20]
 800ad36:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	689a      	ldr	r2, [r3, #8]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ad46:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	22ff      	movs	r2, #255	; 0xff
 800ad4e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	2201      	movs	r2, #1
 800ad54:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800ad5c:	2300      	movs	r3, #0
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	371c      	adds	r7, #28
 800ad62:	46bd      	mov	sp, r7
 800ad64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad68:	4770      	bx	lr
 800ad6a:	bf00      	nop
 800ad6c:	fffff7f7 	.word	0xfffff7f7

0800ad70 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d101      	bne.n	800ad84 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ad80:	2301      	movs	r3, #1
 800ad82:	e025      	b.n	800add0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ad8a:	b2db      	uxtb	r3, r3
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d106      	bne.n	800ad9e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2200      	movs	r2, #0
 800ad94:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f7fb fa07 	bl	80061ac <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2202      	movs	r2, #2
 800ada2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681a      	ldr	r2, [r3, #0]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	3304      	adds	r3, #4
 800adae:	4619      	mov	r1, r3
 800adb0:	4610      	mov	r0, r2
 800adb2:	f001 fdb7 	bl	800c924 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	6818      	ldr	r0, [r3, #0]
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	461a      	mov	r2, r3
 800adc0:	6839      	ldr	r1, [r7, #0]
 800adc2:	f001 fe0b 	bl	800c9dc <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2201      	movs	r2, #1
 800adca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800adce:	2300      	movs	r3, #0
}
 800add0:	4618      	mov	r0, r3
 800add2:	3708      	adds	r7, #8
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b086      	sub	sp, #24
 800addc:	af00      	add	r7, sp, #0
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800adea:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800adec:	7dfb      	ldrb	r3, [r7, #23]
 800adee:	2b02      	cmp	r3, #2
 800adf0:	d101      	bne.n	800adf6 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800adf2:	2302      	movs	r3, #2
 800adf4:	e021      	b.n	800ae3a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800adf6:	7dfb      	ldrb	r3, [r7, #23]
 800adf8:	2b01      	cmp	r3, #1
 800adfa:	d002      	beq.n	800ae02 <HAL_SDRAM_SendCommand+0x2a>
 800adfc:	7dfb      	ldrb	r3, [r7, #23]
 800adfe:	2b05      	cmp	r3, #5
 800ae00:	d118      	bne.n	800ae34 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2202      	movs	r2, #2
 800ae06:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	687a      	ldr	r2, [r7, #4]
 800ae10:	68b9      	ldr	r1, [r7, #8]
 800ae12:	4618      	mov	r0, r3
 800ae14:	f001 fe4c 	bl	800cab0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	2b02      	cmp	r3, #2
 800ae1e:	d104      	bne.n	800ae2a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2205      	movs	r2, #5
 800ae24:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800ae28:	e006      	b.n	800ae38 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800ae32:	e001      	b.n	800ae38 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800ae34:	2301      	movs	r3, #1
 800ae36:	e000      	b.n	800ae3a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800ae38:	2300      	movs	r3, #0
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3718      	adds	r7, #24
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}

0800ae42 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800ae42:	b580      	push	{r7, lr}
 800ae44:	b082      	sub	sp, #8
 800ae46:	af00      	add	r7, sp, #0
 800ae48:	6078      	str	r0, [r7, #4]
 800ae4a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	2b02      	cmp	r3, #2
 800ae56:	d101      	bne.n	800ae5c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800ae58:	2302      	movs	r3, #2
 800ae5a:	e016      	b.n	800ae8a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ae62:	b2db      	uxtb	r3, r3
 800ae64:	2b01      	cmp	r3, #1
 800ae66:	d10f      	bne.n	800ae88 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2202      	movs	r2, #2
 800ae6c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	6839      	ldr	r1, [r7, #0]
 800ae76:	4618      	mov	r0, r3
 800ae78:	f001 fe3e 	bl	800caf8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800ae84:	2300      	movs	r3, #0
 800ae86:	e000      	b.n	800ae8a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800ae88:	2301      	movs	r3, #1
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3708      	adds	r7, #8
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}

0800ae92 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ae92:	b580      	push	{r7, lr}
 800ae94:	b084      	sub	sp, #16
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d101      	bne.n	800aea4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800aea0:	2301      	movs	r3, #1
 800aea2:	e09d      	b.n	800afe0 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d108      	bne.n	800aebe <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aeb4:	d009      	beq.n	800aeca <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2200      	movs	r2, #0
 800aeba:	61da      	str	r2, [r3, #28]
 800aebc:	e005      	b.n	800aeca <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2200      	movs	r2, #0
 800aec2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2200      	movs	r2, #0
 800aec8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2200      	movs	r2, #0
 800aece:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800aed6:	b2db      	uxtb	r3, r3
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d106      	bne.n	800aeea <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2200      	movs	r2, #0
 800aee0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f7fa fec5 	bl	8005c74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2202      	movs	r2, #2
 800aeee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af00:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	68db      	ldr	r3, [r3, #12]
 800af06:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800af0a:	d902      	bls.n	800af12 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800af0c:	2300      	movs	r3, #0
 800af0e:	60fb      	str	r3, [r7, #12]
 800af10:	e002      	b.n	800af18 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800af12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af16:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	68db      	ldr	r3, [r3, #12]
 800af1c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800af20:	d007      	beq.n	800af32 <HAL_SPI_Init+0xa0>
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	68db      	ldr	r3, [r3, #12]
 800af26:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800af2a:	d002      	beq.n	800af32 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	685b      	ldr	r3, [r3, #4]
 800af36:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800af42:	431a      	orrs	r2, r3
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	691b      	ldr	r3, [r3, #16]
 800af48:	f003 0302 	and.w	r3, r3, #2
 800af4c:	431a      	orrs	r2, r3
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	695b      	ldr	r3, [r3, #20]
 800af52:	f003 0301 	and.w	r3, r3, #1
 800af56:	431a      	orrs	r2, r3
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	699b      	ldr	r3, [r3, #24]
 800af5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800af60:	431a      	orrs	r2, r3
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	69db      	ldr	r3, [r3, #28]
 800af66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800af6a:	431a      	orrs	r2, r3
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6a1b      	ldr	r3, [r3, #32]
 800af70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af74:	ea42 0103 	orr.w	r1, r2, r3
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af7c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	430a      	orrs	r2, r1
 800af86:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	699b      	ldr	r3, [r3, #24]
 800af8c:	0c1b      	lsrs	r3, r3, #16
 800af8e:	f003 0204 	and.w	r2, r3, #4
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af96:	f003 0310 	and.w	r3, r3, #16
 800af9a:	431a      	orrs	r2, r3
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afa0:	f003 0308 	and.w	r3, r3, #8
 800afa4:	431a      	orrs	r2, r3
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	68db      	ldr	r3, [r3, #12]
 800afaa:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800afae:	ea42 0103 	orr.w	r1, r2, r3
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	430a      	orrs	r2, r1
 800afbe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	69da      	ldr	r2, [r3, #28]
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800afce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2200      	movs	r2, #0
 800afd4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2201      	movs	r2, #1
 800afda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800afde:	2300      	movs	r3, #0
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3710      	adds	r7, #16
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}

0800afe8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b082      	sub	sp, #8
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d101      	bne.n	800affa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aff6:	2301      	movs	r3, #1
 800aff8:	e049      	b.n	800b08e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b000:	b2db      	uxtb	r3, r3
 800b002:	2b00      	cmp	r3, #0
 800b004:	d106      	bne.n	800b014 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2200      	movs	r2, #0
 800b00a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f7fa fe92 	bl	8005d38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2202      	movs	r2, #2
 800b018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681a      	ldr	r2, [r3, #0]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	3304      	adds	r3, #4
 800b024:	4619      	mov	r1, r3
 800b026:	4610      	mov	r0, r2
 800b028:	f000 fac0 	bl	800b5ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2201      	movs	r2, #1
 800b030:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2201      	movs	r2, #1
 800b038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2201      	movs	r2, #1
 800b040:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2201      	movs	r2, #1
 800b048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2201      	movs	r2, #1
 800b050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2201      	movs	r2, #1
 800b058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2201      	movs	r2, #1
 800b060:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2201      	movs	r2, #1
 800b068:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2201      	movs	r2, #1
 800b070:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2201      	movs	r2, #1
 800b078:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2201      	movs	r2, #1
 800b088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b08c:	2300      	movs	r3, #0
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3708      	adds	r7, #8
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}
	...

0800b098 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b098:	b480      	push	{r7}
 800b09a:	b085      	sub	sp, #20
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b0a6:	b2db      	uxtb	r3, r3
 800b0a8:	2b01      	cmp	r3, #1
 800b0aa:	d001      	beq.n	800b0b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	e054      	b.n	800b15a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2202      	movs	r2, #2
 800b0b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	68da      	ldr	r2, [r3, #12]
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	f042 0201 	orr.w	r2, r2, #1
 800b0c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	4a26      	ldr	r2, [pc, #152]	; (800b168 <HAL_TIM_Base_Start_IT+0xd0>)
 800b0ce:	4293      	cmp	r3, r2
 800b0d0:	d022      	beq.n	800b118 <HAL_TIM_Base_Start_IT+0x80>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b0da:	d01d      	beq.n	800b118 <HAL_TIM_Base_Start_IT+0x80>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	4a22      	ldr	r2, [pc, #136]	; (800b16c <HAL_TIM_Base_Start_IT+0xd4>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d018      	beq.n	800b118 <HAL_TIM_Base_Start_IT+0x80>
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	4a21      	ldr	r2, [pc, #132]	; (800b170 <HAL_TIM_Base_Start_IT+0xd8>)
 800b0ec:	4293      	cmp	r3, r2
 800b0ee:	d013      	beq.n	800b118 <HAL_TIM_Base_Start_IT+0x80>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4a1f      	ldr	r2, [pc, #124]	; (800b174 <HAL_TIM_Base_Start_IT+0xdc>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d00e      	beq.n	800b118 <HAL_TIM_Base_Start_IT+0x80>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a1e      	ldr	r2, [pc, #120]	; (800b178 <HAL_TIM_Base_Start_IT+0xe0>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d009      	beq.n	800b118 <HAL_TIM_Base_Start_IT+0x80>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4a1c      	ldr	r2, [pc, #112]	; (800b17c <HAL_TIM_Base_Start_IT+0xe4>)
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d004      	beq.n	800b118 <HAL_TIM_Base_Start_IT+0x80>
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4a1b      	ldr	r2, [pc, #108]	; (800b180 <HAL_TIM_Base_Start_IT+0xe8>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d115      	bne.n	800b144 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	689a      	ldr	r2, [r3, #8]
 800b11e:	4b19      	ldr	r3, [pc, #100]	; (800b184 <HAL_TIM_Base_Start_IT+0xec>)
 800b120:	4013      	ands	r3, r2
 800b122:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2b06      	cmp	r3, #6
 800b128:	d015      	beq.n	800b156 <HAL_TIM_Base_Start_IT+0xbe>
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b130:	d011      	beq.n	800b156 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	681a      	ldr	r2, [r3, #0]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f042 0201 	orr.w	r2, r2, #1
 800b140:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b142:	e008      	b.n	800b156 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	681a      	ldr	r2, [r3, #0]
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f042 0201 	orr.w	r2, r2, #1
 800b152:	601a      	str	r2, [r3, #0]
 800b154:	e000      	b.n	800b158 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b156:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b158:	2300      	movs	r3, #0
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	3714      	adds	r7, #20
 800b15e:	46bd      	mov	sp, r7
 800b160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b164:	4770      	bx	lr
 800b166:	bf00      	nop
 800b168:	40010000 	.word	0x40010000
 800b16c:	40000400 	.word	0x40000400
 800b170:	40000800 	.word	0x40000800
 800b174:	40000c00 	.word	0x40000c00
 800b178:	40010400 	.word	0x40010400
 800b17c:	40014000 	.word	0x40014000
 800b180:	40001800 	.word	0x40001800
 800b184:	00010007 	.word	0x00010007

0800b188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	691b      	ldr	r3, [r3, #16]
 800b196:	f003 0302 	and.w	r3, r3, #2
 800b19a:	2b02      	cmp	r3, #2
 800b19c:	d122      	bne.n	800b1e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	68db      	ldr	r3, [r3, #12]
 800b1a4:	f003 0302 	and.w	r3, r3, #2
 800b1a8:	2b02      	cmp	r3, #2
 800b1aa:	d11b      	bne.n	800b1e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f06f 0202 	mvn.w	r2, #2
 800b1b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	699b      	ldr	r3, [r3, #24]
 800b1c2:	f003 0303 	and.w	r3, r3, #3
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d003      	beq.n	800b1d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f000 f9d0 	bl	800b570 <HAL_TIM_IC_CaptureCallback>
 800b1d0:	e005      	b.n	800b1de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f000 f9c2 	bl	800b55c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 f9d3 	bl	800b584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	691b      	ldr	r3, [r3, #16]
 800b1ea:	f003 0304 	and.w	r3, r3, #4
 800b1ee:	2b04      	cmp	r3, #4
 800b1f0:	d122      	bne.n	800b238 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	68db      	ldr	r3, [r3, #12]
 800b1f8:	f003 0304 	and.w	r3, r3, #4
 800b1fc:	2b04      	cmp	r3, #4
 800b1fe:	d11b      	bne.n	800b238 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f06f 0204 	mvn.w	r2, #4
 800b208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2202      	movs	r2, #2
 800b20e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	699b      	ldr	r3, [r3, #24]
 800b216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d003      	beq.n	800b226 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f000 f9a6 	bl	800b570 <HAL_TIM_IC_CaptureCallback>
 800b224:	e005      	b.n	800b232 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f000 f998 	bl	800b55c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f000 f9a9 	bl	800b584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2200      	movs	r2, #0
 800b236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	691b      	ldr	r3, [r3, #16]
 800b23e:	f003 0308 	and.w	r3, r3, #8
 800b242:	2b08      	cmp	r3, #8
 800b244:	d122      	bne.n	800b28c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	68db      	ldr	r3, [r3, #12]
 800b24c:	f003 0308 	and.w	r3, r3, #8
 800b250:	2b08      	cmp	r3, #8
 800b252:	d11b      	bne.n	800b28c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f06f 0208 	mvn.w	r2, #8
 800b25c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2204      	movs	r2, #4
 800b262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	69db      	ldr	r3, [r3, #28]
 800b26a:	f003 0303 	and.w	r3, r3, #3
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d003      	beq.n	800b27a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f000 f97c 	bl	800b570 <HAL_TIM_IC_CaptureCallback>
 800b278:	e005      	b.n	800b286 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 f96e 	bl	800b55c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 f97f 	bl	800b584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2200      	movs	r2, #0
 800b28a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	691b      	ldr	r3, [r3, #16]
 800b292:	f003 0310 	and.w	r3, r3, #16
 800b296:	2b10      	cmp	r3, #16
 800b298:	d122      	bne.n	800b2e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	68db      	ldr	r3, [r3, #12]
 800b2a0:	f003 0310 	and.w	r3, r3, #16
 800b2a4:	2b10      	cmp	r3, #16
 800b2a6:	d11b      	bne.n	800b2e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f06f 0210 	mvn.w	r2, #16
 800b2b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2208      	movs	r2, #8
 800b2b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	69db      	ldr	r3, [r3, #28]
 800b2be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d003      	beq.n	800b2ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f000 f952 	bl	800b570 <HAL_TIM_IC_CaptureCallback>
 800b2cc:	e005      	b.n	800b2da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 f944 	bl	800b55c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 f955 	bl	800b584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	2200      	movs	r2, #0
 800b2de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	691b      	ldr	r3, [r3, #16]
 800b2e6:	f003 0301 	and.w	r3, r3, #1
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d10e      	bne.n	800b30c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	68db      	ldr	r3, [r3, #12]
 800b2f4:	f003 0301 	and.w	r3, r3, #1
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d107      	bne.n	800b30c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f06f 0201 	mvn.w	r2, #1
 800b304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f7f8 faf6 	bl	80038f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	691b      	ldr	r3, [r3, #16]
 800b312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b316:	2b80      	cmp	r3, #128	; 0x80
 800b318:	d10e      	bne.n	800b338 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b324:	2b80      	cmp	r3, #128	; 0x80
 800b326:	d107      	bne.n	800b338 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f000 fb0c 	bl	800b950 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	691b      	ldr	r3, [r3, #16]
 800b33e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b346:	d10e      	bne.n	800b366 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	68db      	ldr	r3, [r3, #12]
 800b34e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b352:	2b80      	cmp	r3, #128	; 0x80
 800b354:	d107      	bne.n	800b366 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b35e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f000 faff 	bl	800b964 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	691b      	ldr	r3, [r3, #16]
 800b36c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b370:	2b40      	cmp	r3, #64	; 0x40
 800b372:	d10e      	bne.n	800b392 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	68db      	ldr	r3, [r3, #12]
 800b37a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b37e:	2b40      	cmp	r3, #64	; 0x40
 800b380:	d107      	bne.n	800b392 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b38a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b38c:	6878      	ldr	r0, [r7, #4]
 800b38e:	f000 f903 	bl	800b598 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	691b      	ldr	r3, [r3, #16]
 800b398:	f003 0320 	and.w	r3, r3, #32
 800b39c:	2b20      	cmp	r3, #32
 800b39e:	d10e      	bne.n	800b3be <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	68db      	ldr	r3, [r3, #12]
 800b3a6:	f003 0320 	and.w	r3, r3, #32
 800b3aa:	2b20      	cmp	r3, #32
 800b3ac:	d107      	bne.n	800b3be <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	f06f 0220 	mvn.w	r2, #32
 800b3b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f000 fabf 	bl	800b93c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b3be:	bf00      	nop
 800b3c0:	3708      	adds	r7, #8
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}
	...

0800b3c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	d101      	bne.n	800b3e4 <HAL_TIM_ConfigClockSource+0x1c>
 800b3e0:	2302      	movs	r3, #2
 800b3e2:	e0b4      	b.n	800b54e <HAL_TIM_ConfigClockSource+0x186>
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2201      	movs	r2, #1
 800b3e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2202      	movs	r2, #2
 800b3f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	689b      	ldr	r3, [r3, #8]
 800b3fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b3fc:	68ba      	ldr	r2, [r7, #8]
 800b3fe:	4b56      	ldr	r3, [pc, #344]	; (800b558 <HAL_TIM_ConfigClockSource+0x190>)
 800b400:	4013      	ands	r3, r2
 800b402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b40a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	68ba      	ldr	r2, [r7, #8]
 800b412:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b41c:	d03e      	beq.n	800b49c <HAL_TIM_ConfigClockSource+0xd4>
 800b41e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b422:	f200 8087 	bhi.w	800b534 <HAL_TIM_ConfigClockSource+0x16c>
 800b426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b42a:	f000 8086 	beq.w	800b53a <HAL_TIM_ConfigClockSource+0x172>
 800b42e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b432:	d87f      	bhi.n	800b534 <HAL_TIM_ConfigClockSource+0x16c>
 800b434:	2b70      	cmp	r3, #112	; 0x70
 800b436:	d01a      	beq.n	800b46e <HAL_TIM_ConfigClockSource+0xa6>
 800b438:	2b70      	cmp	r3, #112	; 0x70
 800b43a:	d87b      	bhi.n	800b534 <HAL_TIM_ConfigClockSource+0x16c>
 800b43c:	2b60      	cmp	r3, #96	; 0x60
 800b43e:	d050      	beq.n	800b4e2 <HAL_TIM_ConfigClockSource+0x11a>
 800b440:	2b60      	cmp	r3, #96	; 0x60
 800b442:	d877      	bhi.n	800b534 <HAL_TIM_ConfigClockSource+0x16c>
 800b444:	2b50      	cmp	r3, #80	; 0x50
 800b446:	d03c      	beq.n	800b4c2 <HAL_TIM_ConfigClockSource+0xfa>
 800b448:	2b50      	cmp	r3, #80	; 0x50
 800b44a:	d873      	bhi.n	800b534 <HAL_TIM_ConfigClockSource+0x16c>
 800b44c:	2b40      	cmp	r3, #64	; 0x40
 800b44e:	d058      	beq.n	800b502 <HAL_TIM_ConfigClockSource+0x13a>
 800b450:	2b40      	cmp	r3, #64	; 0x40
 800b452:	d86f      	bhi.n	800b534 <HAL_TIM_ConfigClockSource+0x16c>
 800b454:	2b30      	cmp	r3, #48	; 0x30
 800b456:	d064      	beq.n	800b522 <HAL_TIM_ConfigClockSource+0x15a>
 800b458:	2b30      	cmp	r3, #48	; 0x30
 800b45a:	d86b      	bhi.n	800b534 <HAL_TIM_ConfigClockSource+0x16c>
 800b45c:	2b20      	cmp	r3, #32
 800b45e:	d060      	beq.n	800b522 <HAL_TIM_ConfigClockSource+0x15a>
 800b460:	2b20      	cmp	r3, #32
 800b462:	d867      	bhi.n	800b534 <HAL_TIM_ConfigClockSource+0x16c>
 800b464:	2b00      	cmp	r3, #0
 800b466:	d05c      	beq.n	800b522 <HAL_TIM_ConfigClockSource+0x15a>
 800b468:	2b10      	cmp	r3, #16
 800b46a:	d05a      	beq.n	800b522 <HAL_TIM_ConfigClockSource+0x15a>
 800b46c:	e062      	b.n	800b534 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6818      	ldr	r0, [r3, #0]
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	6899      	ldr	r1, [r3, #8]
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	685a      	ldr	r2, [r3, #4]
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	68db      	ldr	r3, [r3, #12]
 800b47e:	f000 f9af 	bl	800b7e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	689b      	ldr	r3, [r3, #8]
 800b488:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b490:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	68ba      	ldr	r2, [r7, #8]
 800b498:	609a      	str	r2, [r3, #8]
      break;
 800b49a:	e04f      	b.n	800b53c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6818      	ldr	r0, [r3, #0]
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	6899      	ldr	r1, [r3, #8]
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	685a      	ldr	r2, [r3, #4]
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	68db      	ldr	r3, [r3, #12]
 800b4ac:	f000 f998 	bl	800b7e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	689a      	ldr	r2, [r3, #8]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b4be:	609a      	str	r2, [r3, #8]
      break;
 800b4c0:	e03c      	b.n	800b53c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6818      	ldr	r0, [r3, #0]
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	6859      	ldr	r1, [r3, #4]
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	68db      	ldr	r3, [r3, #12]
 800b4ce:	461a      	mov	r2, r3
 800b4d0:	f000 f90c 	bl	800b6ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	2150      	movs	r1, #80	; 0x50
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f000 f965 	bl	800b7aa <TIM_ITRx_SetConfig>
      break;
 800b4e0:	e02c      	b.n	800b53c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6818      	ldr	r0, [r3, #0]
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	6859      	ldr	r1, [r3, #4]
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	68db      	ldr	r3, [r3, #12]
 800b4ee:	461a      	mov	r2, r3
 800b4f0:	f000 f92b 	bl	800b74a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	2160      	movs	r1, #96	; 0x60
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f000 f955 	bl	800b7aa <TIM_ITRx_SetConfig>
      break;
 800b500:	e01c      	b.n	800b53c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6818      	ldr	r0, [r3, #0]
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	6859      	ldr	r1, [r3, #4]
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	68db      	ldr	r3, [r3, #12]
 800b50e:	461a      	mov	r2, r3
 800b510:	f000 f8ec 	bl	800b6ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	2140      	movs	r1, #64	; 0x40
 800b51a:	4618      	mov	r0, r3
 800b51c:	f000 f945 	bl	800b7aa <TIM_ITRx_SetConfig>
      break;
 800b520:	e00c      	b.n	800b53c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681a      	ldr	r2, [r3, #0]
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	4619      	mov	r1, r3
 800b52c:	4610      	mov	r0, r2
 800b52e:	f000 f93c 	bl	800b7aa <TIM_ITRx_SetConfig>
      break;
 800b532:	e003      	b.n	800b53c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b534:	2301      	movs	r3, #1
 800b536:	73fb      	strb	r3, [r7, #15]
      break;
 800b538:	e000      	b.n	800b53c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b53a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2201      	movs	r2, #1
 800b540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b54c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b54e:	4618      	mov	r0, r3
 800b550:	3710      	adds	r7, #16
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}
 800b556:	bf00      	nop
 800b558:	fffeff88 	.word	0xfffeff88

0800b55c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b55c:	b480      	push	{r7}
 800b55e:	b083      	sub	sp, #12
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b564:	bf00      	nop
 800b566:	370c      	adds	r7, #12
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr

0800b570 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b570:	b480      	push	{r7}
 800b572:	b083      	sub	sp, #12
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b578:	bf00      	nop
 800b57a:	370c      	adds	r7, #12
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr

0800b584 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b584:	b480      	push	{r7}
 800b586:	b083      	sub	sp, #12
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b58c:	bf00      	nop
 800b58e:	370c      	adds	r7, #12
 800b590:	46bd      	mov	sp, r7
 800b592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b596:	4770      	bx	lr

0800b598 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b598:	b480      	push	{r7}
 800b59a:	b083      	sub	sp, #12
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b5a0:	bf00      	nop
 800b5a2:	370c      	adds	r7, #12
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5aa:	4770      	bx	lr

0800b5ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b085      	sub	sp, #20
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
 800b5b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	4a40      	ldr	r2, [pc, #256]	; (800b6c0 <TIM_Base_SetConfig+0x114>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d013      	beq.n	800b5ec <TIM_Base_SetConfig+0x40>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b5ca:	d00f      	beq.n	800b5ec <TIM_Base_SetConfig+0x40>
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	4a3d      	ldr	r2, [pc, #244]	; (800b6c4 <TIM_Base_SetConfig+0x118>)
 800b5d0:	4293      	cmp	r3, r2
 800b5d2:	d00b      	beq.n	800b5ec <TIM_Base_SetConfig+0x40>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	4a3c      	ldr	r2, [pc, #240]	; (800b6c8 <TIM_Base_SetConfig+0x11c>)
 800b5d8:	4293      	cmp	r3, r2
 800b5da:	d007      	beq.n	800b5ec <TIM_Base_SetConfig+0x40>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	4a3b      	ldr	r2, [pc, #236]	; (800b6cc <TIM_Base_SetConfig+0x120>)
 800b5e0:	4293      	cmp	r3, r2
 800b5e2:	d003      	beq.n	800b5ec <TIM_Base_SetConfig+0x40>
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	4a3a      	ldr	r2, [pc, #232]	; (800b6d0 <TIM_Base_SetConfig+0x124>)
 800b5e8:	4293      	cmp	r3, r2
 800b5ea:	d108      	bne.n	800b5fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	68fa      	ldr	r2, [r7, #12]
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	4a2f      	ldr	r2, [pc, #188]	; (800b6c0 <TIM_Base_SetConfig+0x114>)
 800b602:	4293      	cmp	r3, r2
 800b604:	d02b      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b60c:	d027      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	4a2c      	ldr	r2, [pc, #176]	; (800b6c4 <TIM_Base_SetConfig+0x118>)
 800b612:	4293      	cmp	r3, r2
 800b614:	d023      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	4a2b      	ldr	r2, [pc, #172]	; (800b6c8 <TIM_Base_SetConfig+0x11c>)
 800b61a:	4293      	cmp	r3, r2
 800b61c:	d01f      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	4a2a      	ldr	r2, [pc, #168]	; (800b6cc <TIM_Base_SetConfig+0x120>)
 800b622:	4293      	cmp	r3, r2
 800b624:	d01b      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	4a29      	ldr	r2, [pc, #164]	; (800b6d0 <TIM_Base_SetConfig+0x124>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d017      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	4a28      	ldr	r2, [pc, #160]	; (800b6d4 <TIM_Base_SetConfig+0x128>)
 800b632:	4293      	cmp	r3, r2
 800b634:	d013      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	4a27      	ldr	r2, [pc, #156]	; (800b6d8 <TIM_Base_SetConfig+0x12c>)
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d00f      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	4a26      	ldr	r2, [pc, #152]	; (800b6dc <TIM_Base_SetConfig+0x130>)
 800b642:	4293      	cmp	r3, r2
 800b644:	d00b      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	4a25      	ldr	r2, [pc, #148]	; (800b6e0 <TIM_Base_SetConfig+0x134>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d007      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	4a24      	ldr	r2, [pc, #144]	; (800b6e4 <TIM_Base_SetConfig+0x138>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d003      	beq.n	800b65e <TIM_Base_SetConfig+0xb2>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	4a23      	ldr	r2, [pc, #140]	; (800b6e8 <TIM_Base_SetConfig+0x13c>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d108      	bne.n	800b670 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b664:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	68db      	ldr	r3, [r3, #12]
 800b66a:	68fa      	ldr	r2, [r7, #12]
 800b66c:	4313      	orrs	r3, r2
 800b66e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	695b      	ldr	r3, [r3, #20]
 800b67a:	4313      	orrs	r3, r2
 800b67c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	68fa      	ldr	r2, [r7, #12]
 800b682:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	689a      	ldr	r2, [r3, #8]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	681a      	ldr	r2, [r3, #0]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	4a0a      	ldr	r2, [pc, #40]	; (800b6c0 <TIM_Base_SetConfig+0x114>)
 800b698:	4293      	cmp	r3, r2
 800b69a:	d003      	beq.n	800b6a4 <TIM_Base_SetConfig+0xf8>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	4a0c      	ldr	r2, [pc, #48]	; (800b6d0 <TIM_Base_SetConfig+0x124>)
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	d103      	bne.n	800b6ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	691a      	ldr	r2, [r3, #16]
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	615a      	str	r2, [r3, #20]
}
 800b6b2:	bf00      	nop
 800b6b4:	3714      	adds	r7, #20
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr
 800b6be:	bf00      	nop
 800b6c0:	40010000 	.word	0x40010000
 800b6c4:	40000400 	.word	0x40000400
 800b6c8:	40000800 	.word	0x40000800
 800b6cc:	40000c00 	.word	0x40000c00
 800b6d0:	40010400 	.word	0x40010400
 800b6d4:	40014000 	.word	0x40014000
 800b6d8:	40014400 	.word	0x40014400
 800b6dc:	40014800 	.word	0x40014800
 800b6e0:	40001800 	.word	0x40001800
 800b6e4:	40001c00 	.word	0x40001c00
 800b6e8:	40002000 	.word	0x40002000

0800b6ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b087      	sub	sp, #28
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	60f8      	str	r0, [r7, #12]
 800b6f4:	60b9      	str	r1, [r7, #8]
 800b6f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	6a1b      	ldr	r3, [r3, #32]
 800b6fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	6a1b      	ldr	r3, [r3, #32]
 800b702:	f023 0201 	bic.w	r2, r3, #1
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	699b      	ldr	r3, [r3, #24]
 800b70e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	011b      	lsls	r3, r3, #4
 800b71c:	693a      	ldr	r2, [r7, #16]
 800b71e:	4313      	orrs	r3, r2
 800b720:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	f023 030a 	bic.w	r3, r3, #10
 800b728:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b72a:	697a      	ldr	r2, [r7, #20]
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	4313      	orrs	r3, r2
 800b730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	693a      	ldr	r2, [r7, #16]
 800b736:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	697a      	ldr	r2, [r7, #20]
 800b73c:	621a      	str	r2, [r3, #32]
}
 800b73e:	bf00      	nop
 800b740:	371c      	adds	r7, #28
 800b742:	46bd      	mov	sp, r7
 800b744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b748:	4770      	bx	lr

0800b74a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b74a:	b480      	push	{r7}
 800b74c:	b087      	sub	sp, #28
 800b74e:	af00      	add	r7, sp, #0
 800b750:	60f8      	str	r0, [r7, #12]
 800b752:	60b9      	str	r1, [r7, #8]
 800b754:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	6a1b      	ldr	r3, [r3, #32]
 800b75a:	f023 0210 	bic.w	r2, r3, #16
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	699b      	ldr	r3, [r3, #24]
 800b766:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	6a1b      	ldr	r3, [r3, #32]
 800b76c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b76e:	697b      	ldr	r3, [r7, #20]
 800b770:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b774:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	031b      	lsls	r3, r3, #12
 800b77a:	697a      	ldr	r2, [r7, #20]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b786:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	011b      	lsls	r3, r3, #4
 800b78c:	693a      	ldr	r2, [r7, #16]
 800b78e:	4313      	orrs	r3, r2
 800b790:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	697a      	ldr	r2, [r7, #20]
 800b796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	693a      	ldr	r2, [r7, #16]
 800b79c:	621a      	str	r2, [r3, #32]
}
 800b79e:	bf00      	nop
 800b7a0:	371c      	adds	r7, #28
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a8:	4770      	bx	lr

0800b7aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b7aa:	b480      	push	{r7}
 800b7ac:	b085      	sub	sp, #20
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	6078      	str	r0, [r7, #4]
 800b7b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	689b      	ldr	r3, [r3, #8]
 800b7b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b7c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b7c2:	683a      	ldr	r2, [r7, #0]
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	f043 0307 	orr.w	r3, r3, #7
 800b7cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	68fa      	ldr	r2, [r7, #12]
 800b7d2:	609a      	str	r2, [r3, #8]
}
 800b7d4:	bf00      	nop
 800b7d6:	3714      	adds	r7, #20
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b087      	sub	sp, #28
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	60f8      	str	r0, [r7, #12]
 800b7e8:	60b9      	str	r1, [r7, #8]
 800b7ea:	607a      	str	r2, [r7, #4]
 800b7ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	689b      	ldr	r3, [r3, #8]
 800b7f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b7f4:	697b      	ldr	r3, [r7, #20]
 800b7f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b7fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	021a      	lsls	r2, r3, #8
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	431a      	orrs	r2, r3
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	4313      	orrs	r3, r2
 800b808:	697a      	ldr	r2, [r7, #20]
 800b80a:	4313      	orrs	r3, r2
 800b80c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	697a      	ldr	r2, [r7, #20]
 800b812:	609a      	str	r2, [r3, #8]
}
 800b814:	bf00      	nop
 800b816:	371c      	adds	r7, #28
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr

0800b820 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b820:	b480      	push	{r7}
 800b822:	b085      	sub	sp, #20
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b830:	2b01      	cmp	r3, #1
 800b832:	d101      	bne.n	800b838 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b834:	2302      	movs	r3, #2
 800b836:	e06d      	b.n	800b914 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2201      	movs	r2, #1
 800b83c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2202      	movs	r2, #2
 800b844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	685b      	ldr	r3, [r3, #4]
 800b84e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	689b      	ldr	r3, [r3, #8]
 800b856:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4a30      	ldr	r2, [pc, #192]	; (800b920 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	d004      	beq.n	800b86c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a2f      	ldr	r2, [pc, #188]	; (800b924 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d108      	bne.n	800b87e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b872:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	685b      	ldr	r3, [r3, #4]
 800b878:	68fa      	ldr	r2, [r7, #12]
 800b87a:	4313      	orrs	r3, r2
 800b87c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b884:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	68fa      	ldr	r2, [r7, #12]
 800b88c:	4313      	orrs	r3, r2
 800b88e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	68fa      	ldr	r2, [r7, #12]
 800b896:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	4a20      	ldr	r2, [pc, #128]	; (800b920 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b89e:	4293      	cmp	r3, r2
 800b8a0:	d022      	beq.n	800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8aa:	d01d      	beq.n	800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	4a1d      	ldr	r2, [pc, #116]	; (800b928 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d018      	beq.n	800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4a1c      	ldr	r2, [pc, #112]	; (800b92c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d013      	beq.n	800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a1a      	ldr	r2, [pc, #104]	; (800b930 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d00e      	beq.n	800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4a15      	ldr	r2, [pc, #84]	; (800b924 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d009      	beq.n	800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4a16      	ldr	r2, [pc, #88]	; (800b934 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d004      	beq.n	800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	4a15      	ldr	r2, [pc, #84]	; (800b938 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d10c      	bne.n	800b902 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b8ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	689b      	ldr	r3, [r3, #8]
 800b8f4:	68ba      	ldr	r2, [r7, #8]
 800b8f6:	4313      	orrs	r3, r2
 800b8f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	68ba      	ldr	r2, [r7, #8]
 800b900:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2201      	movs	r2, #1
 800b906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2200      	movs	r2, #0
 800b90e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b912:	2300      	movs	r3, #0
}
 800b914:	4618      	mov	r0, r3
 800b916:	3714      	adds	r7, #20
 800b918:	46bd      	mov	sp, r7
 800b91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91e:	4770      	bx	lr
 800b920:	40010000 	.word	0x40010000
 800b924:	40010400 	.word	0x40010400
 800b928:	40000400 	.word	0x40000400
 800b92c:	40000800 	.word	0x40000800
 800b930:	40000c00 	.word	0x40000c00
 800b934:	40014000 	.word	0x40014000
 800b938:	40001800 	.word	0x40001800

0800b93c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b083      	sub	sp, #12
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b944:	bf00      	nop
 800b946:	370c      	adds	r7, #12
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b950:	b480      	push	{r7}
 800b952:	b083      	sub	sp, #12
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b958:	bf00      	nop
 800b95a:	370c      	adds	r7, #12
 800b95c:	46bd      	mov	sp, r7
 800b95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b962:	4770      	bx	lr

0800b964 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b964:	b480      	push	{r7}
 800b966:	b083      	sub	sp, #12
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b96c:	bf00      	nop
 800b96e:	370c      	adds	r7, #12
 800b970:	46bd      	mov	sp, r7
 800b972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b976:	4770      	bx	lr

0800b978 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b082      	sub	sp, #8
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d101      	bne.n	800b98a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b986:	2301      	movs	r3, #1
 800b988:	e040      	b.n	800ba0c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d106      	bne.n	800b9a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2200      	movs	r2, #0
 800b996:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f7fa fa5e 	bl	8005e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	2224      	movs	r2, #36	; 0x24
 800b9a4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	681a      	ldr	r2, [r3, #0]
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f022 0201 	bic.w	r2, r2, #1
 800b9b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f000 fb16 	bl	800bfe8 <UART_SetConfig>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b01      	cmp	r3, #1
 800b9c0:	d101      	bne.n	800b9c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	e022      	b.n	800ba0c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d002      	beq.n	800b9d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	f000 fd6c 	bl	800c4ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	685a      	ldr	r2, [r3, #4]
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b9e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	689a      	ldr	r2, [r3, #8]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b9f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	681a      	ldr	r2, [r3, #0]
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f042 0201 	orr.w	r2, r2, #1
 800ba02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	f000 fdf3 	bl	800c5f0 <UART_CheckIdleState>
 800ba0a:	4603      	mov	r3, r0
}
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	3708      	adds	r7, #8
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bd80      	pop	{r7, pc}

0800ba14 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b0ba      	sub	sp, #232	; 0xe8
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	69db      	ldr	r3, [r3, #28]
 800ba22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	689b      	ldr	r3, [r3, #8]
 800ba36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ba3a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800ba3e:	f640 030f 	movw	r3, #2063	; 0x80f
 800ba42:	4013      	ands	r3, r2
 800ba44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800ba48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d115      	bne.n	800ba7c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ba50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba54:	f003 0320 	and.w	r3, r3, #32
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d00f      	beq.n	800ba7c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ba5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba60:	f003 0320 	and.w	r3, r3, #32
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d009      	beq.n	800ba7c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	f000 828f 	beq.w	800bf90 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba76:	6878      	ldr	r0, [r7, #4]
 800ba78:	4798      	blx	r3
      }
      return;
 800ba7a:	e289      	b.n	800bf90 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ba7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	f000 8117 	beq.w	800bcb4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800ba86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba8a:	f003 0301 	and.w	r3, r3, #1
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d106      	bne.n	800baa0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800ba92:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800ba96:	4b85      	ldr	r3, [pc, #532]	; (800bcac <HAL_UART_IRQHandler+0x298>)
 800ba98:	4013      	ands	r3, r2
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	f000 810a 	beq.w	800bcb4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800baa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800baa4:	f003 0301 	and.w	r3, r3, #1
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d011      	beq.n	800bad0 <HAL_UART_IRQHandler+0xbc>
 800baac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d00b      	beq.n	800bad0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	2201      	movs	r2, #1
 800babe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bac6:	f043 0201 	orr.w	r2, r3, #1
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bad4:	f003 0302 	and.w	r3, r3, #2
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d011      	beq.n	800bb00 <HAL_UART_IRQHandler+0xec>
 800badc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bae0:	f003 0301 	and.w	r3, r3, #1
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d00b      	beq.n	800bb00 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2202      	movs	r2, #2
 800baee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800baf6:	f043 0204 	orr.w	r2, r3, #4
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bb00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb04:	f003 0304 	and.w	r3, r3, #4
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d011      	beq.n	800bb30 <HAL_UART_IRQHandler+0x11c>
 800bb0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bb10:	f003 0301 	and.w	r3, r3, #1
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d00b      	beq.n	800bb30 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2204      	movs	r2, #4
 800bb1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bb26:	f043 0202 	orr.w	r2, r3, #2
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bb30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb34:	f003 0308 	and.w	r3, r3, #8
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d017      	beq.n	800bb6c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800bb3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb40:	f003 0320 	and.w	r3, r3, #32
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d105      	bne.n	800bb54 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800bb48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bb4c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d00b      	beq.n	800bb6c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	2208      	movs	r2, #8
 800bb5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bb62:	f043 0208 	orr.w	r2, r3, #8
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bb6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d012      	beq.n	800bb9e <HAL_UART_IRQHandler+0x18a>
 800bb78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d00c      	beq.n	800bb9e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bb8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bb94:	f043 0220 	orr.w	r2, r3, #32
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	f000 81f5 	beq.w	800bf94 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800bbaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bbae:	f003 0320 	and.w	r3, r3, #32
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d00d      	beq.n	800bbd2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800bbb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bbba:	f003 0320 	and.w	r3, r3, #32
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d007      	beq.n	800bbd2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d003      	beq.n	800bbd2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bbd8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	689b      	ldr	r3, [r3, #8]
 800bbe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbe6:	2b40      	cmp	r3, #64	; 0x40
 800bbe8:	d005      	beq.n	800bbf6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bbea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800bbee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d04f      	beq.n	800bc96 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bbf6:	6878      	ldr	r0, [r7, #4]
 800bbf8:	f000 fdf1 	bl	800c7de <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	689b      	ldr	r3, [r3, #8]
 800bc02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc06:	2b40      	cmp	r3, #64	; 0x40
 800bc08:	d141      	bne.n	800bc8e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	3308      	adds	r3, #8
 800bc10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc18:	e853 3f00 	ldrex	r3, [r3]
 800bc1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800bc20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bc24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bc28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	3308      	adds	r3, #8
 800bc32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800bc36:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800bc3a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800bc42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bc46:	e841 2300 	strex	r3, r2, [r1]
 800bc4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800bc4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d1d9      	bne.n	800bc0a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d013      	beq.n	800bc86 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc62:	4a13      	ldr	r2, [pc, #76]	; (800bcb0 <HAL_UART_IRQHandler+0x29c>)
 800bc64:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7fb fa86 	bl	800717c <HAL_DMA_Abort_IT>
 800bc70:	4603      	mov	r3, r0
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d017      	beq.n	800bca6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc7c:	687a      	ldr	r2, [r7, #4]
 800bc7e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800bc80:	4610      	mov	r0, r2
 800bc82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc84:	e00f      	b.n	800bca6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bc86:	6878      	ldr	r0, [r7, #4]
 800bc88:	f000 f998 	bl	800bfbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc8c:	e00b      	b.n	800bca6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bc8e:	6878      	ldr	r0, [r7, #4]
 800bc90:	f000 f994 	bl	800bfbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc94:	e007      	b.n	800bca6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 f990 	bl	800bfbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800bca4:	e176      	b.n	800bf94 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bca6:	bf00      	nop
    return;
 800bca8:	e174      	b.n	800bf94 <HAL_UART_IRQHandler+0x580>
 800bcaa:	bf00      	nop
 800bcac:	04000120 	.word	0x04000120
 800bcb0:	0800c8a5 	.word	0x0800c8a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bcb8:	2b01      	cmp	r3, #1
 800bcba:	f040 8144 	bne.w	800bf46 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bcbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcc2:	f003 0310 	and.w	r3, r3, #16
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	f000 813d 	beq.w	800bf46 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bccc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bcd0:	f003 0310 	and.w	r3, r3, #16
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	f000 8136 	beq.w	800bf46 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	2210      	movs	r2, #16
 800bce0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcec:	2b40      	cmp	r3, #64	; 0x40
 800bcee:	f040 80b2 	bne.w	800be56 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	685b      	ldr	r3, [r3, #4]
 800bcfa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bcfe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	f000 8148 	beq.w	800bf98 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800bd0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bd12:	429a      	cmp	r2, r3
 800bd14:	f080 8140 	bcs.w	800bf98 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bd1e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd26:	69db      	ldr	r3, [r3, #28]
 800bd28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd2c:	f000 8085 	beq.w	800be3a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bd3c:	e853 3f00 	ldrex	r3, [r3]
 800bd40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bd44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bd48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bd4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	461a      	mov	r2, r3
 800bd56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bd5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bd5e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd62:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bd66:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bd6a:	e841 2300 	strex	r3, r2, [r1]
 800bd6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bd72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d1da      	bne.n	800bd30 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	3308      	adds	r3, #8
 800bd80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd84:	e853 3f00 	ldrex	r3, [r3]
 800bd88:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bd8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bd8c:	f023 0301 	bic.w	r3, r3, #1
 800bd90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	3308      	adds	r3, #8
 800bd9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bd9e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bda2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bda6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bdaa:	e841 2300 	strex	r3, r2, [r1]
 800bdae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800bdb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d1e1      	bne.n	800bd7a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	3308      	adds	r3, #8
 800bdbc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bdc0:	e853 3f00 	ldrex	r3, [r3]
 800bdc4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bdc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bdc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bdcc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	3308      	adds	r3, #8
 800bdd6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bdda:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bddc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdde:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bde0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bde2:	e841 2300 	strex	r3, r2, [r1]
 800bde6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bde8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d1e3      	bne.n	800bdb6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2220      	movs	r2, #32
 800bdf2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be02:	e853 3f00 	ldrex	r3, [r3]
 800be06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800be08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800be0a:	f023 0310 	bic.w	r3, r3, #16
 800be0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	461a      	mov	r2, r3
 800be18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800be1c:	65bb      	str	r3, [r7, #88]	; 0x58
 800be1e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800be22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800be24:	e841 2300 	strex	r3, r2, [r1]
 800be28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800be2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d1e4      	bne.n	800bdfa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be34:	4618      	mov	r0, r3
 800be36:	f7fb f931 	bl	800709c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800be46:	b29b      	uxth	r3, r3
 800be48:	1ad3      	subs	r3, r2, r3
 800be4a:	b29b      	uxth	r3, r3
 800be4c:	4619      	mov	r1, r3
 800be4e:	6878      	ldr	r0, [r7, #4]
 800be50:	f000 f8be 	bl	800bfd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800be54:	e0a0      	b.n	800bf98 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800be62:	b29b      	uxth	r3, r3
 800be64:	1ad3      	subs	r3, r2, r3
 800be66:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800be70:	b29b      	uxth	r3, r3
 800be72:	2b00      	cmp	r3, #0
 800be74:	f000 8092 	beq.w	800bf9c <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 800be78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	f000 808d 	beq.w	800bf9c <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be8a:	e853 3f00 	ldrex	r3, [r3]
 800be8e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800be90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800be96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	461a      	mov	r2, r3
 800bea0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800bea4:	647b      	str	r3, [r7, #68]	; 0x44
 800bea6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bea8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800beaa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800beac:	e841 2300 	strex	r3, r2, [r1]
 800beb0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800beb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d1e4      	bne.n	800be82 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	3308      	adds	r3, #8
 800bebe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bec2:	e853 3f00 	ldrex	r3, [r3]
 800bec6:	623b      	str	r3, [r7, #32]
   return(result);
 800bec8:	6a3b      	ldr	r3, [r7, #32]
 800beca:	f023 0301 	bic.w	r3, r3, #1
 800bece:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	3308      	adds	r3, #8
 800bed8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bedc:	633a      	str	r2, [r7, #48]	; 0x30
 800bede:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bee0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bee2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bee4:	e841 2300 	strex	r3, r2, [r1]
 800bee8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800beea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beec:	2b00      	cmp	r3, #0
 800beee:	d1e3      	bne.n	800beb8 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2220      	movs	r2, #32
 800bef4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2200      	movs	r2, #0
 800befa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2200      	movs	r2, #0
 800bf00:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	e853 3f00 	ldrex	r3, [r3]
 800bf0e:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	f023 0310 	bic.w	r3, r3, #16
 800bf16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	461a      	mov	r2, r3
 800bf20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800bf24:	61fb      	str	r3, [r7, #28]
 800bf26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf28:	69b9      	ldr	r1, [r7, #24]
 800bf2a:	69fa      	ldr	r2, [r7, #28]
 800bf2c:	e841 2300 	strex	r3, r2, [r1]
 800bf30:	617b      	str	r3, [r7, #20]
   return(result);
 800bf32:	697b      	ldr	r3, [r7, #20]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d1e4      	bne.n	800bf02 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bf38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bf3c:	4619      	mov	r1, r3
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f000 f846 	bl	800bfd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bf44:	e02a      	b.n	800bf9c <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800bf46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d00e      	beq.n	800bf70 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800bf52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bf56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d008      	beq.n	800bf70 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d01c      	beq.n	800bfa0 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	4798      	blx	r3
    }
    return;
 800bf6e:	e017      	b.n	800bfa0 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bf70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d012      	beq.n	800bfa2 <HAL_UART_IRQHandler+0x58e>
 800bf7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bf80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d00c      	beq.n	800bfa2 <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f000 fca1 	bl	800c8d0 <UART_EndTransmit_IT>
    return;
 800bf8e:	e008      	b.n	800bfa2 <HAL_UART_IRQHandler+0x58e>
      return;
 800bf90:	bf00      	nop
 800bf92:	e006      	b.n	800bfa2 <HAL_UART_IRQHandler+0x58e>
    return;
 800bf94:	bf00      	nop
 800bf96:	e004      	b.n	800bfa2 <HAL_UART_IRQHandler+0x58e>
      return;
 800bf98:	bf00      	nop
 800bf9a:	e002      	b.n	800bfa2 <HAL_UART_IRQHandler+0x58e>
      return;
 800bf9c:	bf00      	nop
 800bf9e:	e000      	b.n	800bfa2 <HAL_UART_IRQHandler+0x58e>
    return;
 800bfa0:	bf00      	nop
  }

}
 800bfa2:	37e8      	adds	r7, #232	; 0xe8
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b083      	sub	sp, #12
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bfb0:	bf00      	nop
 800bfb2:	370c      	adds	r7, #12
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfba:	4770      	bx	lr

0800bfbc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bfbc:	b480      	push	{r7}
 800bfbe:	b083      	sub	sp, #12
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bfc4:	bf00      	nop
 800bfc6:	370c      	adds	r7, #12
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr

0800bfd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bfd0:	b480      	push	{r7}
 800bfd2:	b083      	sub	sp, #12
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	460b      	mov	r3, r1
 800bfda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bfdc:	bf00      	nop
 800bfde:	370c      	adds	r7, #12
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr

0800bfe8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b088      	sub	sp, #32
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bff0:	2300      	movs	r3, #0
 800bff2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	689a      	ldr	r2, [r3, #8]
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	691b      	ldr	r3, [r3, #16]
 800bffc:	431a      	orrs	r2, r3
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	695b      	ldr	r3, [r3, #20]
 800c002:	431a      	orrs	r2, r3
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	69db      	ldr	r3, [r3, #28]
 800c008:	4313      	orrs	r3, r2
 800c00a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	681a      	ldr	r2, [r3, #0]
 800c012:	4ba7      	ldr	r3, [pc, #668]	; (800c2b0 <UART_SetConfig+0x2c8>)
 800c014:	4013      	ands	r3, r2
 800c016:	687a      	ldr	r2, [r7, #4]
 800c018:	6812      	ldr	r2, [r2, #0]
 800c01a:	6979      	ldr	r1, [r7, #20]
 800c01c:	430b      	orrs	r3, r1
 800c01e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	685b      	ldr	r3, [r3, #4]
 800c026:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	68da      	ldr	r2, [r3, #12]
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	430a      	orrs	r2, r1
 800c034:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	699b      	ldr	r3, [r3, #24]
 800c03a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6a1b      	ldr	r3, [r3, #32]
 800c040:	697a      	ldr	r2, [r7, #20]
 800c042:	4313      	orrs	r3, r2
 800c044:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	689b      	ldr	r3, [r3, #8]
 800c04c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	697a      	ldr	r2, [r7, #20]
 800c056:	430a      	orrs	r2, r1
 800c058:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	4a95      	ldr	r2, [pc, #596]	; (800c2b4 <UART_SetConfig+0x2cc>)
 800c060:	4293      	cmp	r3, r2
 800c062:	d120      	bne.n	800c0a6 <UART_SetConfig+0xbe>
 800c064:	4b94      	ldr	r3, [pc, #592]	; (800c2b8 <UART_SetConfig+0x2d0>)
 800c066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c06a:	f003 0303 	and.w	r3, r3, #3
 800c06e:	2b03      	cmp	r3, #3
 800c070:	d816      	bhi.n	800c0a0 <UART_SetConfig+0xb8>
 800c072:	a201      	add	r2, pc, #4	; (adr r2, 800c078 <UART_SetConfig+0x90>)
 800c074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c078:	0800c089 	.word	0x0800c089
 800c07c:	0800c095 	.word	0x0800c095
 800c080:	0800c08f 	.word	0x0800c08f
 800c084:	0800c09b 	.word	0x0800c09b
 800c088:	2301      	movs	r3, #1
 800c08a:	77fb      	strb	r3, [r7, #31]
 800c08c:	e14f      	b.n	800c32e <UART_SetConfig+0x346>
 800c08e:	2302      	movs	r3, #2
 800c090:	77fb      	strb	r3, [r7, #31]
 800c092:	e14c      	b.n	800c32e <UART_SetConfig+0x346>
 800c094:	2304      	movs	r3, #4
 800c096:	77fb      	strb	r3, [r7, #31]
 800c098:	e149      	b.n	800c32e <UART_SetConfig+0x346>
 800c09a:	2308      	movs	r3, #8
 800c09c:	77fb      	strb	r3, [r7, #31]
 800c09e:	e146      	b.n	800c32e <UART_SetConfig+0x346>
 800c0a0:	2310      	movs	r3, #16
 800c0a2:	77fb      	strb	r3, [r7, #31]
 800c0a4:	e143      	b.n	800c32e <UART_SetConfig+0x346>
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	4a84      	ldr	r2, [pc, #528]	; (800c2bc <UART_SetConfig+0x2d4>)
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	d132      	bne.n	800c116 <UART_SetConfig+0x12e>
 800c0b0:	4b81      	ldr	r3, [pc, #516]	; (800c2b8 <UART_SetConfig+0x2d0>)
 800c0b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0b6:	f003 030c 	and.w	r3, r3, #12
 800c0ba:	2b0c      	cmp	r3, #12
 800c0bc:	d828      	bhi.n	800c110 <UART_SetConfig+0x128>
 800c0be:	a201      	add	r2, pc, #4	; (adr r2, 800c0c4 <UART_SetConfig+0xdc>)
 800c0c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0c4:	0800c0f9 	.word	0x0800c0f9
 800c0c8:	0800c111 	.word	0x0800c111
 800c0cc:	0800c111 	.word	0x0800c111
 800c0d0:	0800c111 	.word	0x0800c111
 800c0d4:	0800c105 	.word	0x0800c105
 800c0d8:	0800c111 	.word	0x0800c111
 800c0dc:	0800c111 	.word	0x0800c111
 800c0e0:	0800c111 	.word	0x0800c111
 800c0e4:	0800c0ff 	.word	0x0800c0ff
 800c0e8:	0800c111 	.word	0x0800c111
 800c0ec:	0800c111 	.word	0x0800c111
 800c0f0:	0800c111 	.word	0x0800c111
 800c0f4:	0800c10b 	.word	0x0800c10b
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	77fb      	strb	r3, [r7, #31]
 800c0fc:	e117      	b.n	800c32e <UART_SetConfig+0x346>
 800c0fe:	2302      	movs	r3, #2
 800c100:	77fb      	strb	r3, [r7, #31]
 800c102:	e114      	b.n	800c32e <UART_SetConfig+0x346>
 800c104:	2304      	movs	r3, #4
 800c106:	77fb      	strb	r3, [r7, #31]
 800c108:	e111      	b.n	800c32e <UART_SetConfig+0x346>
 800c10a:	2308      	movs	r3, #8
 800c10c:	77fb      	strb	r3, [r7, #31]
 800c10e:	e10e      	b.n	800c32e <UART_SetConfig+0x346>
 800c110:	2310      	movs	r3, #16
 800c112:	77fb      	strb	r3, [r7, #31]
 800c114:	e10b      	b.n	800c32e <UART_SetConfig+0x346>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	4a69      	ldr	r2, [pc, #420]	; (800c2c0 <UART_SetConfig+0x2d8>)
 800c11c:	4293      	cmp	r3, r2
 800c11e:	d120      	bne.n	800c162 <UART_SetConfig+0x17a>
 800c120:	4b65      	ldr	r3, [pc, #404]	; (800c2b8 <UART_SetConfig+0x2d0>)
 800c122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c126:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c12a:	2b30      	cmp	r3, #48	; 0x30
 800c12c:	d013      	beq.n	800c156 <UART_SetConfig+0x16e>
 800c12e:	2b30      	cmp	r3, #48	; 0x30
 800c130:	d814      	bhi.n	800c15c <UART_SetConfig+0x174>
 800c132:	2b20      	cmp	r3, #32
 800c134:	d009      	beq.n	800c14a <UART_SetConfig+0x162>
 800c136:	2b20      	cmp	r3, #32
 800c138:	d810      	bhi.n	800c15c <UART_SetConfig+0x174>
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d002      	beq.n	800c144 <UART_SetConfig+0x15c>
 800c13e:	2b10      	cmp	r3, #16
 800c140:	d006      	beq.n	800c150 <UART_SetConfig+0x168>
 800c142:	e00b      	b.n	800c15c <UART_SetConfig+0x174>
 800c144:	2300      	movs	r3, #0
 800c146:	77fb      	strb	r3, [r7, #31]
 800c148:	e0f1      	b.n	800c32e <UART_SetConfig+0x346>
 800c14a:	2302      	movs	r3, #2
 800c14c:	77fb      	strb	r3, [r7, #31]
 800c14e:	e0ee      	b.n	800c32e <UART_SetConfig+0x346>
 800c150:	2304      	movs	r3, #4
 800c152:	77fb      	strb	r3, [r7, #31]
 800c154:	e0eb      	b.n	800c32e <UART_SetConfig+0x346>
 800c156:	2308      	movs	r3, #8
 800c158:	77fb      	strb	r3, [r7, #31]
 800c15a:	e0e8      	b.n	800c32e <UART_SetConfig+0x346>
 800c15c:	2310      	movs	r3, #16
 800c15e:	77fb      	strb	r3, [r7, #31]
 800c160:	e0e5      	b.n	800c32e <UART_SetConfig+0x346>
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	4a57      	ldr	r2, [pc, #348]	; (800c2c4 <UART_SetConfig+0x2dc>)
 800c168:	4293      	cmp	r3, r2
 800c16a:	d120      	bne.n	800c1ae <UART_SetConfig+0x1c6>
 800c16c:	4b52      	ldr	r3, [pc, #328]	; (800c2b8 <UART_SetConfig+0x2d0>)
 800c16e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c172:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c176:	2bc0      	cmp	r3, #192	; 0xc0
 800c178:	d013      	beq.n	800c1a2 <UART_SetConfig+0x1ba>
 800c17a:	2bc0      	cmp	r3, #192	; 0xc0
 800c17c:	d814      	bhi.n	800c1a8 <UART_SetConfig+0x1c0>
 800c17e:	2b80      	cmp	r3, #128	; 0x80
 800c180:	d009      	beq.n	800c196 <UART_SetConfig+0x1ae>
 800c182:	2b80      	cmp	r3, #128	; 0x80
 800c184:	d810      	bhi.n	800c1a8 <UART_SetConfig+0x1c0>
 800c186:	2b00      	cmp	r3, #0
 800c188:	d002      	beq.n	800c190 <UART_SetConfig+0x1a8>
 800c18a:	2b40      	cmp	r3, #64	; 0x40
 800c18c:	d006      	beq.n	800c19c <UART_SetConfig+0x1b4>
 800c18e:	e00b      	b.n	800c1a8 <UART_SetConfig+0x1c0>
 800c190:	2300      	movs	r3, #0
 800c192:	77fb      	strb	r3, [r7, #31]
 800c194:	e0cb      	b.n	800c32e <UART_SetConfig+0x346>
 800c196:	2302      	movs	r3, #2
 800c198:	77fb      	strb	r3, [r7, #31]
 800c19a:	e0c8      	b.n	800c32e <UART_SetConfig+0x346>
 800c19c:	2304      	movs	r3, #4
 800c19e:	77fb      	strb	r3, [r7, #31]
 800c1a0:	e0c5      	b.n	800c32e <UART_SetConfig+0x346>
 800c1a2:	2308      	movs	r3, #8
 800c1a4:	77fb      	strb	r3, [r7, #31]
 800c1a6:	e0c2      	b.n	800c32e <UART_SetConfig+0x346>
 800c1a8:	2310      	movs	r3, #16
 800c1aa:	77fb      	strb	r3, [r7, #31]
 800c1ac:	e0bf      	b.n	800c32e <UART_SetConfig+0x346>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	4a45      	ldr	r2, [pc, #276]	; (800c2c8 <UART_SetConfig+0x2e0>)
 800c1b4:	4293      	cmp	r3, r2
 800c1b6:	d125      	bne.n	800c204 <UART_SetConfig+0x21c>
 800c1b8:	4b3f      	ldr	r3, [pc, #252]	; (800c2b8 <UART_SetConfig+0x2d0>)
 800c1ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c1be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c1c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c1c6:	d017      	beq.n	800c1f8 <UART_SetConfig+0x210>
 800c1c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c1cc:	d817      	bhi.n	800c1fe <UART_SetConfig+0x216>
 800c1ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1d2:	d00b      	beq.n	800c1ec <UART_SetConfig+0x204>
 800c1d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1d8:	d811      	bhi.n	800c1fe <UART_SetConfig+0x216>
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d003      	beq.n	800c1e6 <UART_SetConfig+0x1fe>
 800c1de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1e2:	d006      	beq.n	800c1f2 <UART_SetConfig+0x20a>
 800c1e4:	e00b      	b.n	800c1fe <UART_SetConfig+0x216>
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	77fb      	strb	r3, [r7, #31]
 800c1ea:	e0a0      	b.n	800c32e <UART_SetConfig+0x346>
 800c1ec:	2302      	movs	r3, #2
 800c1ee:	77fb      	strb	r3, [r7, #31]
 800c1f0:	e09d      	b.n	800c32e <UART_SetConfig+0x346>
 800c1f2:	2304      	movs	r3, #4
 800c1f4:	77fb      	strb	r3, [r7, #31]
 800c1f6:	e09a      	b.n	800c32e <UART_SetConfig+0x346>
 800c1f8:	2308      	movs	r3, #8
 800c1fa:	77fb      	strb	r3, [r7, #31]
 800c1fc:	e097      	b.n	800c32e <UART_SetConfig+0x346>
 800c1fe:	2310      	movs	r3, #16
 800c200:	77fb      	strb	r3, [r7, #31]
 800c202:	e094      	b.n	800c32e <UART_SetConfig+0x346>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	4a30      	ldr	r2, [pc, #192]	; (800c2cc <UART_SetConfig+0x2e4>)
 800c20a:	4293      	cmp	r3, r2
 800c20c:	d125      	bne.n	800c25a <UART_SetConfig+0x272>
 800c20e:	4b2a      	ldr	r3, [pc, #168]	; (800c2b8 <UART_SetConfig+0x2d0>)
 800c210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c214:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c218:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c21c:	d017      	beq.n	800c24e <UART_SetConfig+0x266>
 800c21e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c222:	d817      	bhi.n	800c254 <UART_SetConfig+0x26c>
 800c224:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c228:	d00b      	beq.n	800c242 <UART_SetConfig+0x25a>
 800c22a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c22e:	d811      	bhi.n	800c254 <UART_SetConfig+0x26c>
 800c230:	2b00      	cmp	r3, #0
 800c232:	d003      	beq.n	800c23c <UART_SetConfig+0x254>
 800c234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c238:	d006      	beq.n	800c248 <UART_SetConfig+0x260>
 800c23a:	e00b      	b.n	800c254 <UART_SetConfig+0x26c>
 800c23c:	2301      	movs	r3, #1
 800c23e:	77fb      	strb	r3, [r7, #31]
 800c240:	e075      	b.n	800c32e <UART_SetConfig+0x346>
 800c242:	2302      	movs	r3, #2
 800c244:	77fb      	strb	r3, [r7, #31]
 800c246:	e072      	b.n	800c32e <UART_SetConfig+0x346>
 800c248:	2304      	movs	r3, #4
 800c24a:	77fb      	strb	r3, [r7, #31]
 800c24c:	e06f      	b.n	800c32e <UART_SetConfig+0x346>
 800c24e:	2308      	movs	r3, #8
 800c250:	77fb      	strb	r3, [r7, #31]
 800c252:	e06c      	b.n	800c32e <UART_SetConfig+0x346>
 800c254:	2310      	movs	r3, #16
 800c256:	77fb      	strb	r3, [r7, #31]
 800c258:	e069      	b.n	800c32e <UART_SetConfig+0x346>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4a1c      	ldr	r2, [pc, #112]	; (800c2d0 <UART_SetConfig+0x2e8>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d137      	bne.n	800c2d4 <UART_SetConfig+0x2ec>
 800c264:	4b14      	ldr	r3, [pc, #80]	; (800c2b8 <UART_SetConfig+0x2d0>)
 800c266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c26a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800c26e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c272:	d017      	beq.n	800c2a4 <UART_SetConfig+0x2bc>
 800c274:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c278:	d817      	bhi.n	800c2aa <UART_SetConfig+0x2c2>
 800c27a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c27e:	d00b      	beq.n	800c298 <UART_SetConfig+0x2b0>
 800c280:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c284:	d811      	bhi.n	800c2aa <UART_SetConfig+0x2c2>
 800c286:	2b00      	cmp	r3, #0
 800c288:	d003      	beq.n	800c292 <UART_SetConfig+0x2aa>
 800c28a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c28e:	d006      	beq.n	800c29e <UART_SetConfig+0x2b6>
 800c290:	e00b      	b.n	800c2aa <UART_SetConfig+0x2c2>
 800c292:	2300      	movs	r3, #0
 800c294:	77fb      	strb	r3, [r7, #31]
 800c296:	e04a      	b.n	800c32e <UART_SetConfig+0x346>
 800c298:	2302      	movs	r3, #2
 800c29a:	77fb      	strb	r3, [r7, #31]
 800c29c:	e047      	b.n	800c32e <UART_SetConfig+0x346>
 800c29e:	2304      	movs	r3, #4
 800c2a0:	77fb      	strb	r3, [r7, #31]
 800c2a2:	e044      	b.n	800c32e <UART_SetConfig+0x346>
 800c2a4:	2308      	movs	r3, #8
 800c2a6:	77fb      	strb	r3, [r7, #31]
 800c2a8:	e041      	b.n	800c32e <UART_SetConfig+0x346>
 800c2aa:	2310      	movs	r3, #16
 800c2ac:	77fb      	strb	r3, [r7, #31]
 800c2ae:	e03e      	b.n	800c32e <UART_SetConfig+0x346>
 800c2b0:	efff69f3 	.word	0xefff69f3
 800c2b4:	40011000 	.word	0x40011000
 800c2b8:	40023800 	.word	0x40023800
 800c2bc:	40004400 	.word	0x40004400
 800c2c0:	40004800 	.word	0x40004800
 800c2c4:	40004c00 	.word	0x40004c00
 800c2c8:	40005000 	.word	0x40005000
 800c2cc:	40011400 	.word	0x40011400
 800c2d0:	40007800 	.word	0x40007800
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	4a71      	ldr	r2, [pc, #452]	; (800c4a0 <UART_SetConfig+0x4b8>)
 800c2da:	4293      	cmp	r3, r2
 800c2dc:	d125      	bne.n	800c32a <UART_SetConfig+0x342>
 800c2de:	4b71      	ldr	r3, [pc, #452]	; (800c4a4 <UART_SetConfig+0x4bc>)
 800c2e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c2e8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800c2ec:	d017      	beq.n	800c31e <UART_SetConfig+0x336>
 800c2ee:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800c2f2:	d817      	bhi.n	800c324 <UART_SetConfig+0x33c>
 800c2f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c2f8:	d00b      	beq.n	800c312 <UART_SetConfig+0x32a>
 800c2fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c2fe:	d811      	bhi.n	800c324 <UART_SetConfig+0x33c>
 800c300:	2b00      	cmp	r3, #0
 800c302:	d003      	beq.n	800c30c <UART_SetConfig+0x324>
 800c304:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c308:	d006      	beq.n	800c318 <UART_SetConfig+0x330>
 800c30a:	e00b      	b.n	800c324 <UART_SetConfig+0x33c>
 800c30c:	2300      	movs	r3, #0
 800c30e:	77fb      	strb	r3, [r7, #31]
 800c310:	e00d      	b.n	800c32e <UART_SetConfig+0x346>
 800c312:	2302      	movs	r3, #2
 800c314:	77fb      	strb	r3, [r7, #31]
 800c316:	e00a      	b.n	800c32e <UART_SetConfig+0x346>
 800c318:	2304      	movs	r3, #4
 800c31a:	77fb      	strb	r3, [r7, #31]
 800c31c:	e007      	b.n	800c32e <UART_SetConfig+0x346>
 800c31e:	2308      	movs	r3, #8
 800c320:	77fb      	strb	r3, [r7, #31]
 800c322:	e004      	b.n	800c32e <UART_SetConfig+0x346>
 800c324:	2310      	movs	r3, #16
 800c326:	77fb      	strb	r3, [r7, #31]
 800c328:	e001      	b.n	800c32e <UART_SetConfig+0x346>
 800c32a:	2310      	movs	r3, #16
 800c32c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	69db      	ldr	r3, [r3, #28]
 800c332:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c336:	d15a      	bne.n	800c3ee <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800c338:	7ffb      	ldrb	r3, [r7, #31]
 800c33a:	2b08      	cmp	r3, #8
 800c33c:	d827      	bhi.n	800c38e <UART_SetConfig+0x3a6>
 800c33e:	a201      	add	r2, pc, #4	; (adr r2, 800c344 <UART_SetConfig+0x35c>)
 800c340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c344:	0800c369 	.word	0x0800c369
 800c348:	0800c371 	.word	0x0800c371
 800c34c:	0800c379 	.word	0x0800c379
 800c350:	0800c38f 	.word	0x0800c38f
 800c354:	0800c37f 	.word	0x0800c37f
 800c358:	0800c38f 	.word	0x0800c38f
 800c35c:	0800c38f 	.word	0x0800c38f
 800c360:	0800c38f 	.word	0x0800c38f
 800c364:	0800c387 	.word	0x0800c387
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c368:	f7fd fce0 	bl	8009d2c <HAL_RCC_GetPCLK1Freq>
 800c36c:	61b8      	str	r0, [r7, #24]
        break;
 800c36e:	e013      	b.n	800c398 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c370:	f7fd fcf0 	bl	8009d54 <HAL_RCC_GetPCLK2Freq>
 800c374:	61b8      	str	r0, [r7, #24]
        break;
 800c376:	e00f      	b.n	800c398 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c378:	4b4b      	ldr	r3, [pc, #300]	; (800c4a8 <UART_SetConfig+0x4c0>)
 800c37a:	61bb      	str	r3, [r7, #24]
        break;
 800c37c:	e00c      	b.n	800c398 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c37e:	f7fd fc13 	bl	8009ba8 <HAL_RCC_GetSysClockFreq>
 800c382:	61b8      	str	r0, [r7, #24]
        break;
 800c384:	e008      	b.n	800c398 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c386:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c38a:	61bb      	str	r3, [r7, #24]
        break;
 800c38c:	e004      	b.n	800c398 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800c38e:	2300      	movs	r3, #0
 800c390:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c392:	2301      	movs	r3, #1
 800c394:	77bb      	strb	r3, [r7, #30]
        break;
 800c396:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c398:	69bb      	ldr	r3, [r7, #24]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d074      	beq.n	800c488 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c39e:	69bb      	ldr	r3, [r7, #24]
 800c3a0:	005a      	lsls	r2, r3, #1
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	685b      	ldr	r3, [r3, #4]
 800c3a6:	085b      	lsrs	r3, r3, #1
 800c3a8:	441a      	add	r2, r3
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	685b      	ldr	r3, [r3, #4]
 800c3ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	2b0f      	cmp	r3, #15
 800c3b8:	d916      	bls.n	800c3e8 <UART_SetConfig+0x400>
 800c3ba:	693b      	ldr	r3, [r7, #16]
 800c3bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c3c0:	d212      	bcs.n	800c3e8 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c3c2:	693b      	ldr	r3, [r7, #16]
 800c3c4:	b29b      	uxth	r3, r3
 800c3c6:	f023 030f 	bic.w	r3, r3, #15
 800c3ca:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	085b      	lsrs	r3, r3, #1
 800c3d0:	b29b      	uxth	r3, r3
 800c3d2:	f003 0307 	and.w	r3, r3, #7
 800c3d6:	b29a      	uxth	r2, r3
 800c3d8:	89fb      	ldrh	r3, [r7, #14]
 800c3da:	4313      	orrs	r3, r2
 800c3dc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	89fa      	ldrh	r2, [r7, #14]
 800c3e4:	60da      	str	r2, [r3, #12]
 800c3e6:	e04f      	b.n	800c488 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	77bb      	strb	r3, [r7, #30]
 800c3ec:	e04c      	b.n	800c488 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c3ee:	7ffb      	ldrb	r3, [r7, #31]
 800c3f0:	2b08      	cmp	r3, #8
 800c3f2:	d828      	bhi.n	800c446 <UART_SetConfig+0x45e>
 800c3f4:	a201      	add	r2, pc, #4	; (adr r2, 800c3fc <UART_SetConfig+0x414>)
 800c3f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3fa:	bf00      	nop
 800c3fc:	0800c421 	.word	0x0800c421
 800c400:	0800c429 	.word	0x0800c429
 800c404:	0800c431 	.word	0x0800c431
 800c408:	0800c447 	.word	0x0800c447
 800c40c:	0800c437 	.word	0x0800c437
 800c410:	0800c447 	.word	0x0800c447
 800c414:	0800c447 	.word	0x0800c447
 800c418:	0800c447 	.word	0x0800c447
 800c41c:	0800c43f 	.word	0x0800c43f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c420:	f7fd fc84 	bl	8009d2c <HAL_RCC_GetPCLK1Freq>
 800c424:	61b8      	str	r0, [r7, #24]
        break;
 800c426:	e013      	b.n	800c450 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c428:	f7fd fc94 	bl	8009d54 <HAL_RCC_GetPCLK2Freq>
 800c42c:	61b8      	str	r0, [r7, #24]
        break;
 800c42e:	e00f      	b.n	800c450 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c430:	4b1d      	ldr	r3, [pc, #116]	; (800c4a8 <UART_SetConfig+0x4c0>)
 800c432:	61bb      	str	r3, [r7, #24]
        break;
 800c434:	e00c      	b.n	800c450 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c436:	f7fd fbb7 	bl	8009ba8 <HAL_RCC_GetSysClockFreq>
 800c43a:	61b8      	str	r0, [r7, #24]
        break;
 800c43c:	e008      	b.n	800c450 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c43e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c442:	61bb      	str	r3, [r7, #24]
        break;
 800c444:	e004      	b.n	800c450 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800c446:	2300      	movs	r3, #0
 800c448:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c44a:	2301      	movs	r3, #1
 800c44c:	77bb      	strb	r3, [r7, #30]
        break;
 800c44e:	bf00      	nop
    }

    if (pclk != 0U)
 800c450:	69bb      	ldr	r3, [r7, #24]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d018      	beq.n	800c488 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	685b      	ldr	r3, [r3, #4]
 800c45a:	085a      	lsrs	r2, r3, #1
 800c45c:	69bb      	ldr	r3, [r7, #24]
 800c45e:	441a      	add	r2, r3
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	685b      	ldr	r3, [r3, #4]
 800c464:	fbb2 f3f3 	udiv	r3, r2, r3
 800c468:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c46a:	693b      	ldr	r3, [r7, #16]
 800c46c:	2b0f      	cmp	r3, #15
 800c46e:	d909      	bls.n	800c484 <UART_SetConfig+0x49c>
 800c470:	693b      	ldr	r3, [r7, #16]
 800c472:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c476:	d205      	bcs.n	800c484 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c478:	693b      	ldr	r3, [r7, #16]
 800c47a:	b29a      	uxth	r2, r3
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	60da      	str	r2, [r3, #12]
 800c482:	e001      	b.n	800c488 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800c484:	2301      	movs	r3, #1
 800c486:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2200      	movs	r2, #0
 800c48c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2200      	movs	r2, #0
 800c492:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800c494:	7fbb      	ldrb	r3, [r7, #30]
}
 800c496:	4618      	mov	r0, r3
 800c498:	3720      	adds	r7, #32
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}
 800c49e:	bf00      	nop
 800c4a0:	40007c00 	.word	0x40007c00
 800c4a4:	40023800 	.word	0x40023800
 800c4a8:	00f42400 	.word	0x00f42400

0800c4ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c4ac:	b480      	push	{r7}
 800c4ae:	b083      	sub	sp, #12
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4b8:	f003 0301 	and.w	r3, r3, #1
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d00a      	beq.n	800c4d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	685b      	ldr	r3, [r3, #4]
 800c4c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	430a      	orrs	r2, r1
 800c4d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4da:	f003 0302 	and.w	r3, r3, #2
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d00a      	beq.n	800c4f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	685b      	ldr	r3, [r3, #4]
 800c4e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	430a      	orrs	r2, r1
 800c4f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4fc:	f003 0304 	and.w	r3, r3, #4
 800c500:	2b00      	cmp	r3, #0
 800c502:	d00a      	beq.n	800c51a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	685b      	ldr	r3, [r3, #4]
 800c50a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	430a      	orrs	r2, r1
 800c518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c51e:	f003 0308 	and.w	r3, r3, #8
 800c522:	2b00      	cmp	r3, #0
 800c524:	d00a      	beq.n	800c53c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	430a      	orrs	r2, r1
 800c53a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c540:	f003 0310 	and.w	r3, r3, #16
 800c544:	2b00      	cmp	r3, #0
 800c546:	d00a      	beq.n	800c55e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	689b      	ldr	r3, [r3, #8]
 800c54e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	430a      	orrs	r2, r1
 800c55c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c562:	f003 0320 	and.w	r3, r3, #32
 800c566:	2b00      	cmp	r3, #0
 800c568:	d00a      	beq.n	800c580 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	689b      	ldr	r3, [r3, #8]
 800c570:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	430a      	orrs	r2, r1
 800c57e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d01a      	beq.n	800c5c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	685b      	ldr	r3, [r3, #4]
 800c592:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	430a      	orrs	r2, r1
 800c5a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c5aa:	d10a      	bne.n	800c5c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	685b      	ldr	r3, [r3, #4]
 800c5b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	430a      	orrs	r2, r1
 800c5c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d00a      	beq.n	800c5e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	430a      	orrs	r2, r1
 800c5e2:	605a      	str	r2, [r3, #4]
  }
}
 800c5e4:	bf00      	nop
 800c5e6:	370c      	adds	r7, #12
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr

0800c5f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b086      	sub	sp, #24
 800c5f4:	af02      	add	r7, sp, #8
 800c5f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c600:	f7f9 feec 	bl	80063dc <HAL_GetTick>
 800c604:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f003 0308 	and.w	r3, r3, #8
 800c610:	2b08      	cmp	r3, #8
 800c612:	d10e      	bne.n	800c632 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c614:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c618:	9300      	str	r3, [sp, #0]
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	2200      	movs	r2, #0
 800c61e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f000 f817 	bl	800c656 <UART_WaitOnFlagUntilTimeout>
 800c628:	4603      	mov	r3, r0
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d001      	beq.n	800c632 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c62e:	2303      	movs	r3, #3
 800c630:	e00d      	b.n	800c64e <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2220      	movs	r2, #32
 800c636:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2220      	movs	r2, #32
 800c63c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	2200      	movs	r2, #0
 800c642:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2200      	movs	r2, #0
 800c648:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800c64c:	2300      	movs	r3, #0
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3710      	adds	r7, #16
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}

0800c656 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c656:	b580      	push	{r7, lr}
 800c658:	b09c      	sub	sp, #112	; 0x70
 800c65a:	af00      	add	r7, sp, #0
 800c65c:	60f8      	str	r0, [r7, #12]
 800c65e:	60b9      	str	r1, [r7, #8]
 800c660:	603b      	str	r3, [r7, #0]
 800c662:	4613      	mov	r3, r2
 800c664:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c666:	e0a5      	b.n	800c7b4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c668:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c66a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c66e:	f000 80a1 	beq.w	800c7b4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c672:	f7f9 feb3 	bl	80063dc <HAL_GetTick>
 800c676:	4602      	mov	r2, r0
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	1ad3      	subs	r3, r2, r3
 800c67c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c67e:	429a      	cmp	r2, r3
 800c680:	d302      	bcc.n	800c688 <UART_WaitOnFlagUntilTimeout+0x32>
 800c682:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c684:	2b00      	cmp	r3, #0
 800c686:	d13e      	bne.n	800c706 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c68e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c690:	e853 3f00 	ldrex	r3, [r3]
 800c694:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c698:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c69c:	667b      	str	r3, [r7, #100]	; 0x64
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	461a      	mov	r2, r3
 800c6a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c6a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c6a8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c6ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c6ae:	e841 2300 	strex	r3, r2, [r1]
 800c6b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c6b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d1e6      	bne.n	800c688 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	3308      	adds	r3, #8
 800c6c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c6c4:	e853 3f00 	ldrex	r3, [r3]
 800c6c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c6ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6cc:	f023 0301 	bic.w	r3, r3, #1
 800c6d0:	663b      	str	r3, [r7, #96]	; 0x60
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	3308      	adds	r3, #8
 800c6d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c6da:	64ba      	str	r2, [r7, #72]	; 0x48
 800c6dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c6e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c6e2:	e841 2300 	strex	r3, r2, [r1]
 800c6e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c6e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d1e5      	bne.n	800c6ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	2220      	movs	r2, #32
 800c6f2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	2220      	movs	r2, #32
 800c6f8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800c702:	2303      	movs	r3, #3
 800c704:	e067      	b.n	800c7d6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f003 0304 	and.w	r3, r3, #4
 800c710:	2b00      	cmp	r3, #0
 800c712:	d04f      	beq.n	800c7b4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	69db      	ldr	r3, [r3, #28]
 800c71a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c71e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c722:	d147      	bne.n	800c7b4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c72c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c736:	e853 3f00 	ldrex	r3, [r3]
 800c73a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c73c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c73e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c742:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	461a      	mov	r2, r3
 800c74a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c74c:	637b      	str	r3, [r7, #52]	; 0x34
 800c74e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c750:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c752:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c754:	e841 2300 	strex	r3, r2, [r1]
 800c758:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c75a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d1e6      	bne.n	800c72e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	3308      	adds	r3, #8
 800c766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	e853 3f00 	ldrex	r3, [r3]
 800c76e:	613b      	str	r3, [r7, #16]
   return(result);
 800c770:	693b      	ldr	r3, [r7, #16]
 800c772:	f023 0301 	bic.w	r3, r3, #1
 800c776:	66bb      	str	r3, [r7, #104]	; 0x68
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	3308      	adds	r3, #8
 800c77e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c780:	623a      	str	r2, [r7, #32]
 800c782:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c784:	69f9      	ldr	r1, [r7, #28]
 800c786:	6a3a      	ldr	r2, [r7, #32]
 800c788:	e841 2300 	strex	r3, r2, [r1]
 800c78c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c78e:	69bb      	ldr	r3, [r7, #24]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d1e5      	bne.n	800c760 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	2220      	movs	r2, #32
 800c798:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2220      	movs	r2, #32
 800c79e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2220      	movs	r2, #32
 800c7a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800c7b0:	2303      	movs	r3, #3
 800c7b2:	e010      	b.n	800c7d6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	69da      	ldr	r2, [r3, #28]
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	4013      	ands	r3, r2
 800c7be:	68ba      	ldr	r2, [r7, #8]
 800c7c0:	429a      	cmp	r2, r3
 800c7c2:	bf0c      	ite	eq
 800c7c4:	2301      	moveq	r3, #1
 800c7c6:	2300      	movne	r3, #0
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	79fb      	ldrb	r3, [r7, #7]
 800c7ce:	429a      	cmp	r2, r3
 800c7d0:	f43f af4a 	beq.w	800c668 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c7d4:	2300      	movs	r3, #0
}
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	3770      	adds	r7, #112	; 0x70
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}

0800c7de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c7de:	b480      	push	{r7}
 800c7e0:	b095      	sub	sp, #84	; 0x54
 800c7e2:	af00      	add	r7, sp, #0
 800c7e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c7ee:	e853 3f00 	ldrex	r3, [r3]
 800c7f2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c7f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c7fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	461a      	mov	r2, r3
 800c802:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c804:	643b      	str	r3, [r7, #64]	; 0x40
 800c806:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c808:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c80a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c80c:	e841 2300 	strex	r3, r2, [r1]
 800c810:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c814:	2b00      	cmp	r3, #0
 800c816:	d1e6      	bne.n	800c7e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	3308      	adds	r3, #8
 800c81e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c820:	6a3b      	ldr	r3, [r7, #32]
 800c822:	e853 3f00 	ldrex	r3, [r3]
 800c826:	61fb      	str	r3, [r7, #28]
   return(result);
 800c828:	69fb      	ldr	r3, [r7, #28]
 800c82a:	f023 0301 	bic.w	r3, r3, #1
 800c82e:	64bb      	str	r3, [r7, #72]	; 0x48
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	3308      	adds	r3, #8
 800c836:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c838:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c83a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c83c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c83e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c840:	e841 2300 	strex	r3, r2, [r1]
 800c844:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d1e5      	bne.n	800c818 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c850:	2b01      	cmp	r3, #1
 800c852:	d118      	bne.n	800c886 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	e853 3f00 	ldrex	r3, [r3]
 800c860:	60bb      	str	r3, [r7, #8]
   return(result);
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	f023 0310 	bic.w	r3, r3, #16
 800c868:	647b      	str	r3, [r7, #68]	; 0x44
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	461a      	mov	r2, r3
 800c870:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c872:	61bb      	str	r3, [r7, #24]
 800c874:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c876:	6979      	ldr	r1, [r7, #20]
 800c878:	69ba      	ldr	r2, [r7, #24]
 800c87a:	e841 2300 	strex	r3, r2, [r1]
 800c87e:	613b      	str	r3, [r7, #16]
   return(result);
 800c880:	693b      	ldr	r3, [r7, #16]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d1e6      	bne.n	800c854 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2220      	movs	r2, #32
 800c88a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2200      	movs	r2, #0
 800c890:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2200      	movs	r2, #0
 800c896:	665a      	str	r2, [r3, #100]	; 0x64
}
 800c898:	bf00      	nop
 800c89a:	3754      	adds	r7, #84	; 0x54
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b084      	sub	sp, #16
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c8c2:	68f8      	ldr	r0, [r7, #12]
 800c8c4:	f7ff fb7a 	bl	800bfbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c8c8:	bf00      	nop
 800c8ca:	3710      	adds	r7, #16
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	bd80      	pop	{r7, pc}

0800c8d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b088      	sub	sp, #32
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	e853 3f00 	ldrex	r3, [r3]
 800c8e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c8ec:	61fb      	str	r3, [r7, #28]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	69fb      	ldr	r3, [r7, #28]
 800c8f6:	61bb      	str	r3, [r7, #24]
 800c8f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8fa:	6979      	ldr	r1, [r7, #20]
 800c8fc:	69ba      	ldr	r2, [r7, #24]
 800c8fe:	e841 2300 	strex	r3, r2, [r1]
 800c902:	613b      	str	r3, [r7, #16]
   return(result);
 800c904:	693b      	ldr	r3, [r7, #16]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d1e6      	bne.n	800c8d8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	2220      	movs	r2, #32
 800c90e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2200      	movs	r2, #0
 800c914:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f7ff fb46 	bl	800bfa8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c91c:	bf00      	nop
 800c91e:	3720      	adds	r7, #32
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}

0800c924 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800c924:	b480      	push	{r7}
 800c926:	b083      	sub	sp, #12
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
 800c92c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d121      	bne.n	800c97a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681a      	ldr	r2, [r3, #0]
 800c93a:	4b27      	ldr	r3, [pc, #156]	; (800c9d8 <FMC_SDRAM_Init+0xb4>)
 800c93c:	4013      	ands	r3, r2
 800c93e:	683a      	ldr	r2, [r7, #0]
 800c940:	6851      	ldr	r1, [r2, #4]
 800c942:	683a      	ldr	r2, [r7, #0]
 800c944:	6892      	ldr	r2, [r2, #8]
 800c946:	4311      	orrs	r1, r2
 800c948:	683a      	ldr	r2, [r7, #0]
 800c94a:	68d2      	ldr	r2, [r2, #12]
 800c94c:	4311      	orrs	r1, r2
 800c94e:	683a      	ldr	r2, [r7, #0]
 800c950:	6912      	ldr	r2, [r2, #16]
 800c952:	4311      	orrs	r1, r2
 800c954:	683a      	ldr	r2, [r7, #0]
 800c956:	6952      	ldr	r2, [r2, #20]
 800c958:	4311      	orrs	r1, r2
 800c95a:	683a      	ldr	r2, [r7, #0]
 800c95c:	6992      	ldr	r2, [r2, #24]
 800c95e:	4311      	orrs	r1, r2
 800c960:	683a      	ldr	r2, [r7, #0]
 800c962:	69d2      	ldr	r2, [r2, #28]
 800c964:	4311      	orrs	r1, r2
 800c966:	683a      	ldr	r2, [r7, #0]
 800c968:	6a12      	ldr	r2, [r2, #32]
 800c96a:	4311      	orrs	r1, r2
 800c96c:	683a      	ldr	r2, [r7, #0]
 800c96e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c970:	430a      	orrs	r2, r1
 800c972:	431a      	orrs	r2, r3
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	601a      	str	r2, [r3, #0]
 800c978:	e026      	b.n	800c9c8 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	69d9      	ldr	r1, [r3, #28]
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	6a1b      	ldr	r3, [r3, #32]
 800c98a:	4319      	orrs	r1, r3
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c990:	430b      	orrs	r3, r1
 800c992:	431a      	orrs	r2, r3
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	685a      	ldr	r2, [r3, #4]
 800c99c:	4b0e      	ldr	r3, [pc, #56]	; (800c9d8 <FMC_SDRAM_Init+0xb4>)
 800c99e:	4013      	ands	r3, r2
 800c9a0:	683a      	ldr	r2, [r7, #0]
 800c9a2:	6851      	ldr	r1, [r2, #4]
 800c9a4:	683a      	ldr	r2, [r7, #0]
 800c9a6:	6892      	ldr	r2, [r2, #8]
 800c9a8:	4311      	orrs	r1, r2
 800c9aa:	683a      	ldr	r2, [r7, #0]
 800c9ac:	68d2      	ldr	r2, [r2, #12]
 800c9ae:	4311      	orrs	r1, r2
 800c9b0:	683a      	ldr	r2, [r7, #0]
 800c9b2:	6912      	ldr	r2, [r2, #16]
 800c9b4:	4311      	orrs	r1, r2
 800c9b6:	683a      	ldr	r2, [r7, #0]
 800c9b8:	6952      	ldr	r2, [r2, #20]
 800c9ba:	4311      	orrs	r1, r2
 800c9bc:	683a      	ldr	r2, [r7, #0]
 800c9be:	6992      	ldr	r2, [r2, #24]
 800c9c0:	430a      	orrs	r2, r1
 800c9c2:	431a      	orrs	r2, r3
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800c9c8:	2300      	movs	r3, #0
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	370c      	adds	r7, #12
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	ffff8000 	.word	0xffff8000

0800c9dc <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b085      	sub	sp, #20
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	60f8      	str	r0, [r7, #12]
 800c9e4:	60b9      	str	r1, [r7, #8]
 800c9e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d128      	bne.n	800ca40 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	689b      	ldr	r3, [r3, #8]
 800c9f2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	1e59      	subs	r1, r3, #1
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	3b01      	subs	r3, #1
 800ca02:	011b      	lsls	r3, r3, #4
 800ca04:	4319      	orrs	r1, r3
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	689b      	ldr	r3, [r3, #8]
 800ca0a:	3b01      	subs	r3, #1
 800ca0c:	021b      	lsls	r3, r3, #8
 800ca0e:	4319      	orrs	r1, r3
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	68db      	ldr	r3, [r3, #12]
 800ca14:	3b01      	subs	r3, #1
 800ca16:	031b      	lsls	r3, r3, #12
 800ca18:	4319      	orrs	r1, r3
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	691b      	ldr	r3, [r3, #16]
 800ca1e:	3b01      	subs	r3, #1
 800ca20:	041b      	lsls	r3, r3, #16
 800ca22:	4319      	orrs	r1, r3
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	695b      	ldr	r3, [r3, #20]
 800ca28:	3b01      	subs	r3, #1
 800ca2a:	051b      	lsls	r3, r3, #20
 800ca2c:	4319      	orrs	r1, r3
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	699b      	ldr	r3, [r3, #24]
 800ca32:	3b01      	subs	r3, #1
 800ca34:	061b      	lsls	r3, r3, #24
 800ca36:	430b      	orrs	r3, r1
 800ca38:	431a      	orrs	r2, r3
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	609a      	str	r2, [r3, #8]
 800ca3e:	e02d      	b.n	800ca9c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	689a      	ldr	r2, [r3, #8]
 800ca44:	4b19      	ldr	r3, [pc, #100]	; (800caac <FMC_SDRAM_Timing_Init+0xd0>)
 800ca46:	4013      	ands	r3, r2
 800ca48:	68ba      	ldr	r2, [r7, #8]
 800ca4a:	68d2      	ldr	r2, [r2, #12]
 800ca4c:	3a01      	subs	r2, #1
 800ca4e:	0311      	lsls	r1, r2, #12
 800ca50:	68ba      	ldr	r2, [r7, #8]
 800ca52:	6952      	ldr	r2, [r2, #20]
 800ca54:	3a01      	subs	r2, #1
 800ca56:	0512      	lsls	r2, r2, #20
 800ca58:	430a      	orrs	r2, r1
 800ca5a:	431a      	orrs	r2, r3
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	68db      	ldr	r3, [r3, #12]
 800ca64:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	1e59      	subs	r1, r3, #1
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	685b      	ldr	r3, [r3, #4]
 800ca72:	3b01      	subs	r3, #1
 800ca74:	011b      	lsls	r3, r3, #4
 800ca76:	4319      	orrs	r1, r3
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	689b      	ldr	r3, [r3, #8]
 800ca7c:	3b01      	subs	r3, #1
 800ca7e:	021b      	lsls	r3, r3, #8
 800ca80:	4319      	orrs	r1, r3
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	691b      	ldr	r3, [r3, #16]
 800ca86:	3b01      	subs	r3, #1
 800ca88:	041b      	lsls	r3, r3, #16
 800ca8a:	4319      	orrs	r1, r3
 800ca8c:	68bb      	ldr	r3, [r7, #8]
 800ca8e:	699b      	ldr	r3, [r3, #24]
 800ca90:	3b01      	subs	r3, #1
 800ca92:	061b      	lsls	r3, r3, #24
 800ca94:	430b      	orrs	r3, r1
 800ca96:	431a      	orrs	r2, r3
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800ca9c:	2300      	movs	r3, #0
}
 800ca9e:	4618      	mov	r0, r3
 800caa0:	3714      	adds	r7, #20
 800caa2:	46bd      	mov	sp, r7
 800caa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa8:	4770      	bx	lr
 800caaa:	bf00      	nop
 800caac:	ff0f0fff 	.word	0xff0f0fff

0800cab0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b085      	sub	sp, #20
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	60b9      	str	r1, [r7, #8]
 800caba:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	691a      	ldr	r2, [r3, #16]
 800cac0:	4b0c      	ldr	r3, [pc, #48]	; (800caf4 <FMC_SDRAM_SendCommand+0x44>)
 800cac2:	4013      	ands	r3, r2
 800cac4:	68ba      	ldr	r2, [r7, #8]
 800cac6:	6811      	ldr	r1, [r2, #0]
 800cac8:	68ba      	ldr	r2, [r7, #8]
 800caca:	6852      	ldr	r2, [r2, #4]
 800cacc:	4311      	orrs	r1, r2
 800cace:	68ba      	ldr	r2, [r7, #8]
 800cad0:	6892      	ldr	r2, [r2, #8]
 800cad2:	3a01      	subs	r2, #1
 800cad4:	0152      	lsls	r2, r2, #5
 800cad6:	4311      	orrs	r1, r2
 800cad8:	68ba      	ldr	r2, [r7, #8]
 800cada:	68d2      	ldr	r2, [r2, #12]
 800cadc:	0252      	lsls	r2, r2, #9
 800cade:	430a      	orrs	r2, r1
 800cae0:	431a      	orrs	r2, r3
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800cae6:	2300      	movs	r3, #0
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3714      	adds	r7, #20
 800caec:	46bd      	mov	sp, r7
 800caee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf2:	4770      	bx	lr
 800caf4:	ffc00000 	.word	0xffc00000

0800caf8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800caf8:	b480      	push	{r7}
 800cafa:	b083      	sub	sp, #12
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
 800cb00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	695a      	ldr	r2, [r3, #20]
 800cb06:	4b07      	ldr	r3, [pc, #28]	; (800cb24 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800cb08:	4013      	ands	r3, r2
 800cb0a:	683a      	ldr	r2, [r7, #0]
 800cb0c:	0052      	lsls	r2, r2, #1
 800cb0e:	431a      	orrs	r2, r3
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800cb14:	2300      	movs	r3, #0
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	370c      	adds	r7, #12
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb20:	4770      	bx	lr
 800cb22:	bf00      	nop
 800cb24:	ffffc001 	.word	0xffffc001

0800cb28 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b085      	sub	sp, #20
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	4603      	mov	r3, r0
 800cb30:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800cb32:	2300      	movs	r3, #0
 800cb34:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800cb36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cb3a:	2b84      	cmp	r3, #132	; 0x84
 800cb3c:	d005      	beq.n	800cb4a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800cb3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	4413      	add	r3, r2
 800cb46:	3303      	adds	r3, #3
 800cb48:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	3714      	adds	r7, #20
 800cb50:	46bd      	mov	sp, r7
 800cb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb56:	4770      	bx	lr

0800cb58 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800cb5c:	f001 f9f2 	bl	800df44 <vTaskStartScheduler>
  
  return osOK;
 800cb60:	2300      	movs	r3, #0
}
 800cb62:	4618      	mov	r0, r3
 800cb64:	bd80      	pop	{r7, pc}

0800cb66 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800cb66:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb68:	b089      	sub	sp, #36	; 0x24
 800cb6a:	af04      	add	r7, sp, #16
 800cb6c:	6078      	str	r0, [r7, #4]
 800cb6e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	695b      	ldr	r3, [r3, #20]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d020      	beq.n	800cbba <osThreadCreate+0x54>
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	699b      	ldr	r3, [r3, #24]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d01c      	beq.n	800cbba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	685c      	ldr	r4, [r3, #4]
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681d      	ldr	r5, [r3, #0]
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	691e      	ldr	r6, [r3, #16]
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800cb92:	4618      	mov	r0, r3
 800cb94:	f7ff ffc8 	bl	800cb28 <makeFreeRtosPriority>
 800cb98:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	695b      	ldr	r3, [r3, #20]
 800cb9e:	687a      	ldr	r2, [r7, #4]
 800cba0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cba2:	9202      	str	r2, [sp, #8]
 800cba4:	9301      	str	r3, [sp, #4]
 800cba6:	9100      	str	r1, [sp, #0]
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	4632      	mov	r2, r6
 800cbac:	4629      	mov	r1, r5
 800cbae:	4620      	mov	r0, r4
 800cbb0:	f000 feca 	bl	800d948 <xTaskCreateStatic>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	60fb      	str	r3, [r7, #12]
 800cbb8:	e01c      	b.n	800cbf4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	685c      	ldr	r4, [r3, #4]
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cbc6:	b29e      	uxth	r6, r3
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7ff ffaa 	bl	800cb28 <makeFreeRtosPriority>
 800cbd4:	4602      	mov	r2, r0
 800cbd6:	f107 030c 	add.w	r3, r7, #12
 800cbda:	9301      	str	r3, [sp, #4]
 800cbdc:	9200      	str	r2, [sp, #0]
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	4632      	mov	r2, r6
 800cbe2:	4629      	mov	r1, r5
 800cbe4:	4620      	mov	r0, r4
 800cbe6:	f000 ff12 	bl	800da0e <xTaskCreate>
 800cbea:	4603      	mov	r3, r0
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	d001      	beq.n	800cbf4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	e000      	b.n	800cbf6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3714      	adds	r7, #20
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cbfe <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800cbfe:	b580      	push	{r7, lr}
 800cc00:	b082      	sub	sp, #8
 800cc02:	af00      	add	r7, sp, #0
 800cc04:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800cc06:	6878      	ldr	r0, [r7, #4]
 800cc08:	f001 f850 	bl	800dcac <vTaskDelete>
  return osOK;
 800cc0c:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800cc0e:	4618      	mov	r0, r3
 800cc10:	3708      	adds	r7, #8
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}

0800cc16 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800cc16:	b580      	push	{r7, lr}
 800cc18:	b084      	sub	sp, #16
 800cc1a:	af00      	add	r7, sp, #0
 800cc1c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d001      	beq.n	800cc2c <osDelay+0x16>
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	e000      	b.n	800cc2e <osDelay+0x18>
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f001 f952 	bl	800ded8 <vTaskDelay>
  
  return osOK;
 800cc34:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3710      	adds	r7, #16
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}

0800cc3e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800cc3e:	b590      	push	{r4, r7, lr}
 800cc40:	b085      	sub	sp, #20
 800cc42:	af02      	add	r7, sp, #8
 800cc44:	6078      	str	r0, [r7, #4]
 800cc46:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	689b      	ldr	r3, [r3, #8]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d011      	beq.n	800cc74 <osMessageCreate+0x36>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d00d      	beq.n	800cc74 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6818      	ldr	r0, [r3, #0]
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	6859      	ldr	r1, [r3, #4]
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	689a      	ldr	r2, [r3, #8]
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	68db      	ldr	r3, [r3, #12]
 800cc68:	2400      	movs	r4, #0
 800cc6a:	9400      	str	r4, [sp, #0]
 800cc6c:	f000 f92e 	bl	800cecc <xQueueGenericCreateStatic>
 800cc70:	4603      	mov	r3, r0
 800cc72:	e008      	b.n	800cc86 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	6818      	ldr	r0, [r3, #0]
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	685b      	ldr	r3, [r3, #4]
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	4619      	mov	r1, r3
 800cc80:	f000 f9a6 	bl	800cfd0 <xQueueGenericCreate>
 800cc84:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800cc86:	4618      	mov	r0, r3
 800cc88:	370c      	adds	r7, #12
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd90      	pop	{r4, r7, pc}

0800cc8e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cc8e:	b480      	push	{r7}
 800cc90:	b083      	sub	sp, #12
 800cc92:	af00      	add	r7, sp, #0
 800cc94:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	f103 0208 	add.w	r2, r3, #8
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	f04f 32ff 	mov.w	r2, #4294967295
 800cca6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f103 0208 	add.w	r2, r3, #8
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	f103 0208 	add.w	r2, r3, #8
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ccc2:	bf00      	nop
 800ccc4:	370c      	adds	r7, #12
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr

0800ccce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ccce:	b480      	push	{r7}
 800ccd0:	b083      	sub	sp, #12
 800ccd2:	af00      	add	r7, sp, #0
 800ccd4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ccdc:	bf00      	nop
 800ccde:	370c      	adds	r7, #12
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr

0800cce8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cce8:	b480      	push	{r7}
 800ccea:	b085      	sub	sp, #20
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
 800ccf0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	685b      	ldr	r3, [r3, #4]
 800ccf6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	68fa      	ldr	r2, [r7, #12]
 800ccfc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	689a      	ldr	r2, [r3, #8]
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	689b      	ldr	r3, [r3, #8]
 800cd0a:	683a      	ldr	r2, [r7, #0]
 800cd0c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	683a      	ldr	r2, [r7, #0]
 800cd12:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	687a      	ldr	r2, [r7, #4]
 800cd18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	1c5a      	adds	r2, r3, #1
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	601a      	str	r2, [r3, #0]
}
 800cd24:	bf00      	nop
 800cd26:	3714      	adds	r7, #20
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2e:	4770      	bx	lr

0800cd30 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cd30:	b480      	push	{r7}
 800cd32:	b085      	sub	sp, #20
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
 800cd38:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cd3a:	683b      	ldr	r3, [r7, #0]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd46:	d103      	bne.n	800cd50 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	691b      	ldr	r3, [r3, #16]
 800cd4c:	60fb      	str	r3, [r7, #12]
 800cd4e:	e00c      	b.n	800cd6a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	3308      	adds	r3, #8
 800cd54:	60fb      	str	r3, [r7, #12]
 800cd56:	e002      	b.n	800cd5e <vListInsert+0x2e>
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	685b      	ldr	r3, [r3, #4]
 800cd5c:	60fb      	str	r3, [r7, #12]
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	685b      	ldr	r3, [r3, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	68ba      	ldr	r2, [r7, #8]
 800cd66:	429a      	cmp	r2, r3
 800cd68:	d2f6      	bcs.n	800cd58 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	685a      	ldr	r2, [r3, #4]
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	685b      	ldr	r3, [r3, #4]
 800cd76:	683a      	ldr	r2, [r7, #0]
 800cd78:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	68fa      	ldr	r2, [r7, #12]
 800cd7e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	683a      	ldr	r2, [r7, #0]
 800cd84:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	687a      	ldr	r2, [r7, #4]
 800cd8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	1c5a      	adds	r2, r3, #1
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	601a      	str	r2, [r3, #0]
}
 800cd96:	bf00      	nop
 800cd98:	3714      	adds	r7, #20
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda0:	4770      	bx	lr

0800cda2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cda2:	b480      	push	{r7}
 800cda4:	b085      	sub	sp, #20
 800cda6:	af00      	add	r7, sp, #0
 800cda8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	691b      	ldr	r3, [r3, #16]
 800cdae:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	685b      	ldr	r3, [r3, #4]
 800cdb4:	687a      	ldr	r2, [r7, #4]
 800cdb6:	6892      	ldr	r2, [r2, #8]
 800cdb8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	689b      	ldr	r3, [r3, #8]
 800cdbe:	687a      	ldr	r2, [r7, #4]
 800cdc0:	6852      	ldr	r2, [r2, #4]
 800cdc2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	685b      	ldr	r3, [r3, #4]
 800cdc8:	687a      	ldr	r2, [r7, #4]
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d103      	bne.n	800cdd6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	689a      	ldr	r2, [r3, #8]
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	2200      	movs	r2, #0
 800cdda:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	1e5a      	subs	r2, r3, #1
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	681b      	ldr	r3, [r3, #0]
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3714      	adds	r7, #20
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf4:	4770      	bx	lr
	...

0800cdf8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b084      	sub	sp, #16
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d10c      	bne.n	800ce26 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ce0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce10:	b672      	cpsid	i
 800ce12:	f383 8811 	msr	BASEPRI, r3
 800ce16:	f3bf 8f6f 	isb	sy
 800ce1a:	f3bf 8f4f 	dsb	sy
 800ce1e:	b662      	cpsie	i
 800ce20:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ce22:	bf00      	nop
 800ce24:	e7fe      	b.n	800ce24 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800ce26:	f002 f801 	bl	800ee2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	681a      	ldr	r2, [r3, #0]
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce32:	68f9      	ldr	r1, [r7, #12]
 800ce34:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ce36:	fb01 f303 	mul.w	r3, r1, r3
 800ce3a:	441a      	add	r2, r3
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2200      	movs	r2, #0
 800ce44:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	681a      	ldr	r2, [r3, #0]
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	681a      	ldr	r2, [r3, #0]
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce56:	3b01      	subs	r3, #1
 800ce58:	68f9      	ldr	r1, [r7, #12]
 800ce5a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ce5c:	fb01 f303 	mul.w	r3, r1, r3
 800ce60:	441a      	add	r2, r3
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	22ff      	movs	r2, #255	; 0xff
 800ce6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	22ff      	movs	r2, #255	; 0xff
 800ce72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d114      	bne.n	800cea6 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	691b      	ldr	r3, [r3, #16]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d01a      	beq.n	800ceba <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	3310      	adds	r3, #16
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f001 fab9 	bl	800e400 <xTaskRemoveFromEventList>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d012      	beq.n	800ceba <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ce94:	4b0c      	ldr	r3, [pc, #48]	; (800cec8 <xQueueGenericReset+0xd0>)
 800ce96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce9a:	601a      	str	r2, [r3, #0]
 800ce9c:	f3bf 8f4f 	dsb	sy
 800cea0:	f3bf 8f6f 	isb	sy
 800cea4:	e009      	b.n	800ceba <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	3310      	adds	r3, #16
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f7ff feef 	bl	800cc8e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	3324      	adds	r3, #36	; 0x24
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	f7ff feea 	bl	800cc8e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ceba:	f001 ffeb 	bl	800ee94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cebe:	2301      	movs	r3, #1
}
 800cec0:	4618      	mov	r0, r3
 800cec2:	3710      	adds	r7, #16
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}
 800cec8:	e000ed04 	.word	0xe000ed04

0800cecc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b08e      	sub	sp, #56	; 0x38
 800ced0:	af02      	add	r7, sp, #8
 800ced2:	60f8      	str	r0, [r7, #12]
 800ced4:	60b9      	str	r1, [r7, #8]
 800ced6:	607a      	str	r2, [r7, #4]
 800ced8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d10c      	bne.n	800cefa <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800cee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cee4:	b672      	cpsid	i
 800cee6:	f383 8811 	msr	BASEPRI, r3
 800ceea:	f3bf 8f6f 	isb	sy
 800ceee:	f3bf 8f4f 	dsb	sy
 800cef2:	b662      	cpsie	i
 800cef4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cef6:	bf00      	nop
 800cef8:	e7fe      	b.n	800cef8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cefa:	683b      	ldr	r3, [r7, #0]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d10c      	bne.n	800cf1a <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800cf00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf04:	b672      	cpsid	i
 800cf06:	f383 8811 	msr	BASEPRI, r3
 800cf0a:	f3bf 8f6f 	isb	sy
 800cf0e:	f3bf 8f4f 	dsb	sy
 800cf12:	b662      	cpsie	i
 800cf14:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cf16:	bf00      	nop
 800cf18:	e7fe      	b.n	800cf18 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d002      	beq.n	800cf26 <xQueueGenericCreateStatic+0x5a>
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d001      	beq.n	800cf2a <xQueueGenericCreateStatic+0x5e>
 800cf26:	2301      	movs	r3, #1
 800cf28:	e000      	b.n	800cf2c <xQueueGenericCreateStatic+0x60>
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d10c      	bne.n	800cf4a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800cf30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf34:	b672      	cpsid	i
 800cf36:	f383 8811 	msr	BASEPRI, r3
 800cf3a:	f3bf 8f6f 	isb	sy
 800cf3e:	f3bf 8f4f 	dsb	sy
 800cf42:	b662      	cpsie	i
 800cf44:	623b      	str	r3, [r7, #32]
}
 800cf46:	bf00      	nop
 800cf48:	e7fe      	b.n	800cf48 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d102      	bne.n	800cf56 <xQueueGenericCreateStatic+0x8a>
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d101      	bne.n	800cf5a <xQueueGenericCreateStatic+0x8e>
 800cf56:	2301      	movs	r3, #1
 800cf58:	e000      	b.n	800cf5c <xQueueGenericCreateStatic+0x90>
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d10c      	bne.n	800cf7a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800cf60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf64:	b672      	cpsid	i
 800cf66:	f383 8811 	msr	BASEPRI, r3
 800cf6a:	f3bf 8f6f 	isb	sy
 800cf6e:	f3bf 8f4f 	dsb	sy
 800cf72:	b662      	cpsie	i
 800cf74:	61fb      	str	r3, [r7, #28]
}
 800cf76:	bf00      	nop
 800cf78:	e7fe      	b.n	800cf78 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800cf7a:	2348      	movs	r3, #72	; 0x48
 800cf7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800cf7e:	697b      	ldr	r3, [r7, #20]
 800cf80:	2b48      	cmp	r3, #72	; 0x48
 800cf82:	d00c      	beq.n	800cf9e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800cf84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf88:	b672      	cpsid	i
 800cf8a:	f383 8811 	msr	BASEPRI, r3
 800cf8e:	f3bf 8f6f 	isb	sy
 800cf92:	f3bf 8f4f 	dsb	sy
 800cf96:	b662      	cpsie	i
 800cf98:	61bb      	str	r3, [r7, #24]
}
 800cf9a:	bf00      	nop
 800cf9c:	e7fe      	b.n	800cf9c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cf9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800cfa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d00d      	beq.n	800cfc6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cfaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfac:	2201      	movs	r2, #1
 800cfae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cfb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800cfb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb8:	9300      	str	r3, [sp, #0]
 800cfba:	4613      	mov	r3, r2
 800cfbc:	687a      	ldr	r2, [r7, #4]
 800cfbe:	68b9      	ldr	r1, [r7, #8]
 800cfc0:	68f8      	ldr	r0, [r7, #12]
 800cfc2:	f000 f847 	bl	800d054 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cfc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800cfc8:	4618      	mov	r0, r3
 800cfca:	3730      	adds	r7, #48	; 0x30
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	bd80      	pop	{r7, pc}

0800cfd0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b08a      	sub	sp, #40	; 0x28
 800cfd4:	af02      	add	r7, sp, #8
 800cfd6:	60f8      	str	r0, [r7, #12]
 800cfd8:	60b9      	str	r1, [r7, #8]
 800cfda:	4613      	mov	r3, r2
 800cfdc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d10c      	bne.n	800cffe <xQueueGenericCreate+0x2e>
	__asm volatile
 800cfe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfe8:	b672      	cpsid	i
 800cfea:	f383 8811 	msr	BASEPRI, r3
 800cfee:	f3bf 8f6f 	isb	sy
 800cff2:	f3bf 8f4f 	dsb	sy
 800cff6:	b662      	cpsie	i
 800cff8:	613b      	str	r3, [r7, #16]
}
 800cffa:	bf00      	nop
 800cffc:	e7fe      	b.n	800cffc <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800cffe:	68bb      	ldr	r3, [r7, #8]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d102      	bne.n	800d00a <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d004:	2300      	movs	r3, #0
 800d006:	61fb      	str	r3, [r7, #28]
 800d008:	e004      	b.n	800d014 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	68ba      	ldr	r2, [r7, #8]
 800d00e:	fb02 f303 	mul.w	r3, r2, r3
 800d012:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d014:	69fb      	ldr	r3, [r7, #28]
 800d016:	3348      	adds	r3, #72	; 0x48
 800d018:	4618      	mov	r0, r3
 800d01a:	f001 ffef 	bl	800effc <pvPortMalloc>
 800d01e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d011      	beq.n	800d04a <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d026:	69bb      	ldr	r3, [r7, #24]
 800d028:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	3348      	adds	r3, #72	; 0x48
 800d02e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d030:	69bb      	ldr	r3, [r7, #24]
 800d032:	2200      	movs	r2, #0
 800d034:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d038:	79fa      	ldrb	r2, [r7, #7]
 800d03a:	69bb      	ldr	r3, [r7, #24]
 800d03c:	9300      	str	r3, [sp, #0]
 800d03e:	4613      	mov	r3, r2
 800d040:	697a      	ldr	r2, [r7, #20]
 800d042:	68b9      	ldr	r1, [r7, #8]
 800d044:	68f8      	ldr	r0, [r7, #12]
 800d046:	f000 f805 	bl	800d054 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d04a:	69bb      	ldr	r3, [r7, #24]
	}
 800d04c:	4618      	mov	r0, r3
 800d04e:	3720      	adds	r7, #32
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}

0800d054 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b084      	sub	sp, #16
 800d058:	af00      	add	r7, sp, #0
 800d05a:	60f8      	str	r0, [r7, #12]
 800d05c:	60b9      	str	r1, [r7, #8]
 800d05e:	607a      	str	r2, [r7, #4]
 800d060:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d103      	bne.n	800d070 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d068:	69bb      	ldr	r3, [r7, #24]
 800d06a:	69ba      	ldr	r2, [r7, #24]
 800d06c:	601a      	str	r2, [r3, #0]
 800d06e:	e002      	b.n	800d076 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d070:	69bb      	ldr	r3, [r7, #24]
 800d072:	687a      	ldr	r2, [r7, #4]
 800d074:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d076:	69bb      	ldr	r3, [r7, #24]
 800d078:	68fa      	ldr	r2, [r7, #12]
 800d07a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d07c:	69bb      	ldr	r3, [r7, #24]
 800d07e:	68ba      	ldr	r2, [r7, #8]
 800d080:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d082:	2101      	movs	r1, #1
 800d084:	69b8      	ldr	r0, [r7, #24]
 800d086:	f7ff feb7 	bl	800cdf8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d08a:	bf00      	nop
 800d08c:	3710      	adds	r7, #16
 800d08e:	46bd      	mov	sp, r7
 800d090:	bd80      	pop	{r7, pc}

0800d092 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d092:	b580      	push	{r7, lr}
 800d094:	b082      	sub	sp, #8
 800d096:	af00      	add	r7, sp, #0
 800d098:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d00e      	beq.n	800d0be <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	2100      	movs	r1, #0
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f000 f81d 	bl	800d0f8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d0be:	bf00      	nop
 800d0c0:	3708      	adds	r7, #8
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bd80      	pop	{r7, pc}

0800d0c6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d0c6:	b580      	push	{r7, lr}
 800d0c8:	b086      	sub	sp, #24
 800d0ca:	af00      	add	r7, sp, #0
 800d0cc:	4603      	mov	r3, r0
 800d0ce:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	617b      	str	r3, [r7, #20]
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d0d8:	79fb      	ldrb	r3, [r7, #7]
 800d0da:	461a      	mov	r2, r3
 800d0dc:	6939      	ldr	r1, [r7, #16]
 800d0de:	6978      	ldr	r0, [r7, #20]
 800d0e0:	f7ff ff76 	bl	800cfd0 <xQueueGenericCreate>
 800d0e4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d0e6:	68f8      	ldr	r0, [r7, #12]
 800d0e8:	f7ff ffd3 	bl	800d092 <prvInitialiseMutex>

		return xNewQueue;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
	}
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	3718      	adds	r7, #24
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	bd80      	pop	{r7, pc}
	...

0800d0f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b08e      	sub	sp, #56	; 0x38
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	60f8      	str	r0, [r7, #12]
 800d100:	60b9      	str	r1, [r7, #8]
 800d102:	607a      	str	r2, [r7, #4]
 800d104:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d106:	2300      	movs	r3, #0
 800d108:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d10e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d110:	2b00      	cmp	r3, #0
 800d112:	d10c      	bne.n	800d12e <xQueueGenericSend+0x36>
	__asm volatile
 800d114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d118:	b672      	cpsid	i
 800d11a:	f383 8811 	msr	BASEPRI, r3
 800d11e:	f3bf 8f6f 	isb	sy
 800d122:	f3bf 8f4f 	dsb	sy
 800d126:	b662      	cpsie	i
 800d128:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d12a:	bf00      	nop
 800d12c:	e7fe      	b.n	800d12c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d103      	bne.n	800d13c <xQueueGenericSend+0x44>
 800d134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d101      	bne.n	800d140 <xQueueGenericSend+0x48>
 800d13c:	2301      	movs	r3, #1
 800d13e:	e000      	b.n	800d142 <xQueueGenericSend+0x4a>
 800d140:	2300      	movs	r3, #0
 800d142:	2b00      	cmp	r3, #0
 800d144:	d10c      	bne.n	800d160 <xQueueGenericSend+0x68>
	__asm volatile
 800d146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d14a:	b672      	cpsid	i
 800d14c:	f383 8811 	msr	BASEPRI, r3
 800d150:	f3bf 8f6f 	isb	sy
 800d154:	f3bf 8f4f 	dsb	sy
 800d158:	b662      	cpsie	i
 800d15a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d15c:	bf00      	nop
 800d15e:	e7fe      	b.n	800d15e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	2b02      	cmp	r3, #2
 800d164:	d103      	bne.n	800d16e <xQueueGenericSend+0x76>
 800d166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	d101      	bne.n	800d172 <xQueueGenericSend+0x7a>
 800d16e:	2301      	movs	r3, #1
 800d170:	e000      	b.n	800d174 <xQueueGenericSend+0x7c>
 800d172:	2300      	movs	r3, #0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d10c      	bne.n	800d192 <xQueueGenericSend+0x9a>
	__asm volatile
 800d178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d17c:	b672      	cpsid	i
 800d17e:	f383 8811 	msr	BASEPRI, r3
 800d182:	f3bf 8f6f 	isb	sy
 800d186:	f3bf 8f4f 	dsb	sy
 800d18a:	b662      	cpsie	i
 800d18c:	623b      	str	r3, [r7, #32]
}
 800d18e:	bf00      	nop
 800d190:	e7fe      	b.n	800d190 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d192:	f001 fafd 	bl	800e790 <xTaskGetSchedulerState>
 800d196:	4603      	mov	r3, r0
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d102      	bne.n	800d1a2 <xQueueGenericSend+0xaa>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d101      	bne.n	800d1a6 <xQueueGenericSend+0xae>
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	e000      	b.n	800d1a8 <xQueueGenericSend+0xb0>
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d10c      	bne.n	800d1c6 <xQueueGenericSend+0xce>
	__asm volatile
 800d1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b0:	b672      	cpsid	i
 800d1b2:	f383 8811 	msr	BASEPRI, r3
 800d1b6:	f3bf 8f6f 	isb	sy
 800d1ba:	f3bf 8f4f 	dsb	sy
 800d1be:	b662      	cpsie	i
 800d1c0:	61fb      	str	r3, [r7, #28]
}
 800d1c2:	bf00      	nop
 800d1c4:	e7fe      	b.n	800d1c4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d1c6:	f001 fe31 	bl	800ee2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d1ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d302      	bcc.n	800d1dc <xQueueGenericSend+0xe4>
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	2b02      	cmp	r3, #2
 800d1da:	d129      	bne.n	800d230 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d1dc:	683a      	ldr	r2, [r7, #0]
 800d1de:	68b9      	ldr	r1, [r7, #8]
 800d1e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d1e2:	f000 faa1 	bl	800d728 <prvCopyDataToQueue>
 800d1e6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d010      	beq.n	800d212 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1f2:	3324      	adds	r3, #36	; 0x24
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f001 f903 	bl	800e400 <xTaskRemoveFromEventList>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d013      	beq.n	800d228 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d200:	4b3f      	ldr	r3, [pc, #252]	; (800d300 <xQueueGenericSend+0x208>)
 800d202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d206:	601a      	str	r2, [r3, #0]
 800d208:	f3bf 8f4f 	dsb	sy
 800d20c:	f3bf 8f6f 	isb	sy
 800d210:	e00a      	b.n	800d228 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d214:	2b00      	cmp	r3, #0
 800d216:	d007      	beq.n	800d228 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d218:	4b39      	ldr	r3, [pc, #228]	; (800d300 <xQueueGenericSend+0x208>)
 800d21a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d21e:	601a      	str	r2, [r3, #0]
 800d220:	f3bf 8f4f 	dsb	sy
 800d224:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d228:	f001 fe34 	bl	800ee94 <vPortExitCritical>
				return pdPASS;
 800d22c:	2301      	movs	r3, #1
 800d22e:	e063      	b.n	800d2f8 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d103      	bne.n	800d23e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d236:	f001 fe2d 	bl	800ee94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d23a:	2300      	movs	r3, #0
 800d23c:	e05c      	b.n	800d2f8 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d23e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d240:	2b00      	cmp	r3, #0
 800d242:	d106      	bne.n	800d252 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d244:	f107 0314 	add.w	r3, r7, #20
 800d248:	4618      	mov	r0, r3
 800d24a:	f001 f93d 	bl	800e4c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d24e:	2301      	movs	r3, #1
 800d250:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d252:	f001 fe1f 	bl	800ee94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d256:	f000 fee3 	bl	800e020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d25a:	f001 fde7 	bl	800ee2c <vPortEnterCritical>
 800d25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d260:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d264:	b25b      	sxtb	r3, r3
 800d266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d26a:	d103      	bne.n	800d274 <xQueueGenericSend+0x17c>
 800d26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d26e:	2200      	movs	r2, #0
 800d270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d276:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d27a:	b25b      	sxtb	r3, r3
 800d27c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d280:	d103      	bne.n	800d28a <xQueueGenericSend+0x192>
 800d282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d284:	2200      	movs	r2, #0
 800d286:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d28a:	f001 fe03 	bl	800ee94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d28e:	1d3a      	adds	r2, r7, #4
 800d290:	f107 0314 	add.w	r3, r7, #20
 800d294:	4611      	mov	r1, r2
 800d296:	4618      	mov	r0, r3
 800d298:	f001 f92c 	bl	800e4f4 <xTaskCheckForTimeOut>
 800d29c:	4603      	mov	r3, r0
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d124      	bne.n	800d2ec <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d2a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2a4:	f000 fb38 	bl	800d918 <prvIsQueueFull>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d018      	beq.n	800d2e0 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2b0:	3310      	adds	r3, #16
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	4611      	mov	r1, r2
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f001 f87c 	bl	800e3b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d2bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2be:	f000 fac3 	bl	800d848 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d2c2:	f000 febb 	bl	800e03c <xTaskResumeAll>
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	f47f af7c 	bne.w	800d1c6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800d2ce:	4b0c      	ldr	r3, [pc, #48]	; (800d300 <xQueueGenericSend+0x208>)
 800d2d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2d4:	601a      	str	r2, [r3, #0]
 800d2d6:	f3bf 8f4f 	dsb	sy
 800d2da:	f3bf 8f6f 	isb	sy
 800d2de:	e772      	b.n	800d1c6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d2e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2e2:	f000 fab1 	bl	800d848 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d2e6:	f000 fea9 	bl	800e03c <xTaskResumeAll>
 800d2ea:	e76c      	b.n	800d1c6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d2ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d2ee:	f000 faab 	bl	800d848 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d2f2:	f000 fea3 	bl	800e03c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d2f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3738      	adds	r7, #56	; 0x38
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}
 800d300:	e000ed04 	.word	0xe000ed04

0800d304 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b08c      	sub	sp, #48	; 0x30
 800d308:	af00      	add	r7, sp, #0
 800d30a:	60f8      	str	r0, [r7, #12]
 800d30c:	60b9      	str	r1, [r7, #8]
 800d30e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d310:	2300      	movs	r3, #0
 800d312:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d10c      	bne.n	800d338 <xQueueReceive+0x34>
	__asm volatile
 800d31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d322:	b672      	cpsid	i
 800d324:	f383 8811 	msr	BASEPRI, r3
 800d328:	f3bf 8f6f 	isb	sy
 800d32c:	f3bf 8f4f 	dsb	sy
 800d330:	b662      	cpsie	i
 800d332:	623b      	str	r3, [r7, #32]
}
 800d334:	bf00      	nop
 800d336:	e7fe      	b.n	800d336 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d103      	bne.n	800d346 <xQueueReceive+0x42>
 800d33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d342:	2b00      	cmp	r3, #0
 800d344:	d101      	bne.n	800d34a <xQueueReceive+0x46>
 800d346:	2301      	movs	r3, #1
 800d348:	e000      	b.n	800d34c <xQueueReceive+0x48>
 800d34a:	2300      	movs	r3, #0
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d10c      	bne.n	800d36a <xQueueReceive+0x66>
	__asm volatile
 800d350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d354:	b672      	cpsid	i
 800d356:	f383 8811 	msr	BASEPRI, r3
 800d35a:	f3bf 8f6f 	isb	sy
 800d35e:	f3bf 8f4f 	dsb	sy
 800d362:	b662      	cpsie	i
 800d364:	61fb      	str	r3, [r7, #28]
}
 800d366:	bf00      	nop
 800d368:	e7fe      	b.n	800d368 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d36a:	f001 fa11 	bl	800e790 <xTaskGetSchedulerState>
 800d36e:	4603      	mov	r3, r0
 800d370:	2b00      	cmp	r3, #0
 800d372:	d102      	bne.n	800d37a <xQueueReceive+0x76>
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d101      	bne.n	800d37e <xQueueReceive+0x7a>
 800d37a:	2301      	movs	r3, #1
 800d37c:	e000      	b.n	800d380 <xQueueReceive+0x7c>
 800d37e:	2300      	movs	r3, #0
 800d380:	2b00      	cmp	r3, #0
 800d382:	d10c      	bne.n	800d39e <xQueueReceive+0x9a>
	__asm volatile
 800d384:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d388:	b672      	cpsid	i
 800d38a:	f383 8811 	msr	BASEPRI, r3
 800d38e:	f3bf 8f6f 	isb	sy
 800d392:	f3bf 8f4f 	dsb	sy
 800d396:	b662      	cpsie	i
 800d398:	61bb      	str	r3, [r7, #24]
}
 800d39a:	bf00      	nop
 800d39c:	e7fe      	b.n	800d39c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d39e:	f001 fd45 	bl	800ee2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d3a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3a6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d01f      	beq.n	800d3ee <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d3ae:	68b9      	ldr	r1, [r7, #8]
 800d3b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d3b2:	f000 fa23 	bl	800d7fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3b8:	1e5a      	subs	r2, r3, #1
 800d3ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3bc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d3be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3c0:	691b      	ldr	r3, [r3, #16]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d00f      	beq.n	800d3e6 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3c8:	3310      	adds	r3, #16
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	f001 f818 	bl	800e400 <xTaskRemoveFromEventList>
 800d3d0:	4603      	mov	r3, r0
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d007      	beq.n	800d3e6 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d3d6:	4b3d      	ldr	r3, [pc, #244]	; (800d4cc <xQueueReceive+0x1c8>)
 800d3d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3dc:	601a      	str	r2, [r3, #0]
 800d3de:	f3bf 8f4f 	dsb	sy
 800d3e2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d3e6:	f001 fd55 	bl	800ee94 <vPortExitCritical>
				return pdPASS;
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e069      	b.n	800d4c2 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d103      	bne.n	800d3fc <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d3f4:	f001 fd4e 	bl	800ee94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	e062      	b.n	800d4c2 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d3fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d106      	bne.n	800d410 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d402:	f107 0310 	add.w	r3, r7, #16
 800d406:	4618      	mov	r0, r3
 800d408:	f001 f85e 	bl	800e4c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d40c:	2301      	movs	r3, #1
 800d40e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d410:	f001 fd40 	bl	800ee94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d414:	f000 fe04 	bl	800e020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d418:	f001 fd08 	bl	800ee2c <vPortEnterCritical>
 800d41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d41e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d422:	b25b      	sxtb	r3, r3
 800d424:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d428:	d103      	bne.n	800d432 <xQueueReceive+0x12e>
 800d42a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d42c:	2200      	movs	r2, #0
 800d42e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d434:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d438:	b25b      	sxtb	r3, r3
 800d43a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d43e:	d103      	bne.n	800d448 <xQueueReceive+0x144>
 800d440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d442:	2200      	movs	r2, #0
 800d444:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d448:	f001 fd24 	bl	800ee94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d44c:	1d3a      	adds	r2, r7, #4
 800d44e:	f107 0310 	add.w	r3, r7, #16
 800d452:	4611      	mov	r1, r2
 800d454:	4618      	mov	r0, r3
 800d456:	f001 f84d 	bl	800e4f4 <xTaskCheckForTimeOut>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d123      	bne.n	800d4a8 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d460:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d462:	f000 fa43 	bl	800d8ec <prvIsQueueEmpty>
 800d466:	4603      	mov	r3, r0
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d017      	beq.n	800d49c <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d46c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d46e:	3324      	adds	r3, #36	; 0x24
 800d470:	687a      	ldr	r2, [r7, #4]
 800d472:	4611      	mov	r1, r2
 800d474:	4618      	mov	r0, r3
 800d476:	f000 ff9d 	bl	800e3b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d47a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d47c:	f000 f9e4 	bl	800d848 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d480:	f000 fddc 	bl	800e03c <xTaskResumeAll>
 800d484:	4603      	mov	r3, r0
 800d486:	2b00      	cmp	r3, #0
 800d488:	d189      	bne.n	800d39e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800d48a:	4b10      	ldr	r3, [pc, #64]	; (800d4cc <xQueueReceive+0x1c8>)
 800d48c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d490:	601a      	str	r2, [r3, #0]
 800d492:	f3bf 8f4f 	dsb	sy
 800d496:	f3bf 8f6f 	isb	sy
 800d49a:	e780      	b.n	800d39e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d49c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d49e:	f000 f9d3 	bl	800d848 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d4a2:	f000 fdcb 	bl	800e03c <xTaskResumeAll>
 800d4a6:	e77a      	b.n	800d39e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d4a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d4aa:	f000 f9cd 	bl	800d848 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d4ae:	f000 fdc5 	bl	800e03c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d4b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d4b4:	f000 fa1a 	bl	800d8ec <prvIsQueueEmpty>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	f43f af6f 	beq.w	800d39e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d4c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3730      	adds	r7, #48	; 0x30
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	e000ed04 	.word	0xe000ed04

0800d4d0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b08e      	sub	sp, #56	; 0x38
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
 800d4d8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d4e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d10c      	bne.n	800d506 <xQueueSemaphoreTake+0x36>
	__asm volatile
 800d4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4f0:	b672      	cpsid	i
 800d4f2:	f383 8811 	msr	BASEPRI, r3
 800d4f6:	f3bf 8f6f 	isb	sy
 800d4fa:	f3bf 8f4f 	dsb	sy
 800d4fe:	b662      	cpsie	i
 800d500:	623b      	str	r3, [r7, #32]
}
 800d502:	bf00      	nop
 800d504:	e7fe      	b.n	800d504 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d00c      	beq.n	800d528 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800d50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d512:	b672      	cpsid	i
 800d514:	f383 8811 	msr	BASEPRI, r3
 800d518:	f3bf 8f6f 	isb	sy
 800d51c:	f3bf 8f4f 	dsb	sy
 800d520:	b662      	cpsie	i
 800d522:	61fb      	str	r3, [r7, #28]
}
 800d524:	bf00      	nop
 800d526:	e7fe      	b.n	800d526 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d528:	f001 f932 	bl	800e790 <xTaskGetSchedulerState>
 800d52c:	4603      	mov	r3, r0
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d102      	bne.n	800d538 <xQueueSemaphoreTake+0x68>
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d101      	bne.n	800d53c <xQueueSemaphoreTake+0x6c>
 800d538:	2301      	movs	r3, #1
 800d53a:	e000      	b.n	800d53e <xQueueSemaphoreTake+0x6e>
 800d53c:	2300      	movs	r3, #0
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d10c      	bne.n	800d55c <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800d542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d546:	b672      	cpsid	i
 800d548:	f383 8811 	msr	BASEPRI, r3
 800d54c:	f3bf 8f6f 	isb	sy
 800d550:	f3bf 8f4f 	dsb	sy
 800d554:	b662      	cpsie	i
 800d556:	61bb      	str	r3, [r7, #24]
}
 800d558:	bf00      	nop
 800d55a:	e7fe      	b.n	800d55a <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d55c:	f001 fc66 	bl	800ee2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d564:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d024      	beq.n	800d5b6 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d56c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d56e:	1e5a      	subs	r2, r3, #1
 800d570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d572:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d104      	bne.n	800d586 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d57c:	f001 face 	bl	800eb1c <pvTaskIncrementMutexHeldCount>
 800d580:	4602      	mov	r2, r0
 800d582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d584:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d588:	691b      	ldr	r3, [r3, #16]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d00f      	beq.n	800d5ae <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d58e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d590:	3310      	adds	r3, #16
 800d592:	4618      	mov	r0, r3
 800d594:	f000 ff34 	bl	800e400 <xTaskRemoveFromEventList>
 800d598:	4603      	mov	r3, r0
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d007      	beq.n	800d5ae <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d59e:	4b55      	ldr	r3, [pc, #340]	; (800d6f4 <xQueueSemaphoreTake+0x224>)
 800d5a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5a4:	601a      	str	r2, [r3, #0]
 800d5a6:	f3bf 8f4f 	dsb	sy
 800d5aa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d5ae:	f001 fc71 	bl	800ee94 <vPortExitCritical>
				return pdPASS;
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	e099      	b.n	800d6ea <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d113      	bne.n	800d5e4 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d00c      	beq.n	800d5dc <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800d5c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c6:	b672      	cpsid	i
 800d5c8:	f383 8811 	msr	BASEPRI, r3
 800d5cc:	f3bf 8f6f 	isb	sy
 800d5d0:	f3bf 8f4f 	dsb	sy
 800d5d4:	b662      	cpsie	i
 800d5d6:	617b      	str	r3, [r7, #20]
}
 800d5d8:	bf00      	nop
 800d5da:	e7fe      	b.n	800d5da <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d5dc:	f001 fc5a 	bl	800ee94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	e082      	b.n	800d6ea <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d5e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d106      	bne.n	800d5f8 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d5ea:	f107 030c 	add.w	r3, r7, #12
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	f000 ff6a 	bl	800e4c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d5f4:	2301      	movs	r3, #1
 800d5f6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d5f8:	f001 fc4c 	bl	800ee94 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d5fc:	f000 fd10 	bl	800e020 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d600:	f001 fc14 	bl	800ee2c <vPortEnterCritical>
 800d604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d606:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d60a:	b25b      	sxtb	r3, r3
 800d60c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d610:	d103      	bne.n	800d61a <xQueueSemaphoreTake+0x14a>
 800d612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d614:	2200      	movs	r2, #0
 800d616:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d61a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d61c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d620:	b25b      	sxtb	r3, r3
 800d622:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d626:	d103      	bne.n	800d630 <xQueueSemaphoreTake+0x160>
 800d628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d62a:	2200      	movs	r2, #0
 800d62c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d630:	f001 fc30 	bl	800ee94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d634:	463a      	mov	r2, r7
 800d636:	f107 030c 	add.w	r3, r7, #12
 800d63a:	4611      	mov	r1, r2
 800d63c:	4618      	mov	r0, r3
 800d63e:	f000 ff59 	bl	800e4f4 <xTaskCheckForTimeOut>
 800d642:	4603      	mov	r3, r0
 800d644:	2b00      	cmp	r3, #0
 800d646:	d132      	bne.n	800d6ae <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d648:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d64a:	f000 f94f 	bl	800d8ec <prvIsQueueEmpty>
 800d64e:	4603      	mov	r3, r0
 800d650:	2b00      	cmp	r3, #0
 800d652:	d026      	beq.n	800d6a2 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d109      	bne.n	800d670 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800d65c:	f001 fbe6 	bl	800ee2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d662:	689b      	ldr	r3, [r3, #8]
 800d664:	4618      	mov	r0, r3
 800d666:	f001 f8b1 	bl	800e7cc <xTaskPriorityInherit>
 800d66a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800d66c:	f001 fc12 	bl	800ee94 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d672:	3324      	adds	r3, #36	; 0x24
 800d674:	683a      	ldr	r2, [r7, #0]
 800d676:	4611      	mov	r1, r2
 800d678:	4618      	mov	r0, r3
 800d67a:	f000 fe9b 	bl	800e3b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d67e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d680:	f000 f8e2 	bl	800d848 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d684:	f000 fcda 	bl	800e03c <xTaskResumeAll>
 800d688:	4603      	mov	r3, r0
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	f47f af66 	bne.w	800d55c <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800d690:	4b18      	ldr	r3, [pc, #96]	; (800d6f4 <xQueueSemaphoreTake+0x224>)
 800d692:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d696:	601a      	str	r2, [r3, #0]
 800d698:	f3bf 8f4f 	dsb	sy
 800d69c:	f3bf 8f6f 	isb	sy
 800d6a0:	e75c      	b.n	800d55c <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d6a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d6a4:	f000 f8d0 	bl	800d848 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d6a8:	f000 fcc8 	bl	800e03c <xTaskResumeAll>
 800d6ac:	e756      	b.n	800d55c <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d6ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d6b0:	f000 f8ca 	bl	800d848 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d6b4:	f000 fcc2 	bl	800e03c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d6b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d6ba:	f000 f917 	bl	800d8ec <prvIsQueueEmpty>
 800d6be:	4603      	mov	r3, r0
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	f43f af4b 	beq.w	800d55c <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d00d      	beq.n	800d6e8 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800d6cc:	f001 fbae 	bl	800ee2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d6d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d6d2:	f000 f811 	bl	800d6f8 <prvGetDisinheritPriorityAfterTimeout>
 800d6d6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d6d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6da:	689b      	ldr	r3, [r3, #8]
 800d6dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f001 f97e 	bl	800e9e0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d6e4:	f001 fbd6 	bl	800ee94 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d6e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	3738      	adds	r7, #56	; 0x38
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}
 800d6f2:	bf00      	nop
 800d6f4:	e000ed04 	.word	0xe000ed04

0800d6f8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b085      	sub	sp, #20
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d704:	2b00      	cmp	r3, #0
 800d706:	d006      	beq.n	800d716 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	f1c3 0307 	rsb	r3, r3, #7
 800d712:	60fb      	str	r3, [r7, #12]
 800d714:	e001      	b.n	800d71a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d716:	2300      	movs	r3, #0
 800d718:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d71a:	68fb      	ldr	r3, [r7, #12]
	}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3714      	adds	r7, #20
 800d720:	46bd      	mov	sp, r7
 800d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d726:	4770      	bx	lr

0800d728 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b086      	sub	sp, #24
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	60f8      	str	r0, [r7, #12]
 800d730:	60b9      	str	r1, [r7, #8]
 800d732:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d734:	2300      	movs	r3, #0
 800d736:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d73c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d742:	2b00      	cmp	r3, #0
 800d744:	d10d      	bne.n	800d762 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d14d      	bne.n	800d7ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	689b      	ldr	r3, [r3, #8]
 800d752:	4618      	mov	r0, r3
 800d754:	f001 f8ba 	bl	800e8cc <xTaskPriorityDisinherit>
 800d758:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	2200      	movs	r2, #0
 800d75e:	609a      	str	r2, [r3, #8]
 800d760:	e043      	b.n	800d7ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d119      	bne.n	800d79c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	6858      	ldr	r0, [r3, #4]
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d770:	461a      	mov	r2, r3
 800d772:	68b9      	ldr	r1, [r7, #8]
 800d774:	f001 fe4c 	bl	800f410 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	685a      	ldr	r2, [r3, #4]
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d780:	441a      	add	r2, r3
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	685a      	ldr	r2, [r3, #4]
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	689b      	ldr	r3, [r3, #8]
 800d78e:	429a      	cmp	r2, r3
 800d790:	d32b      	bcc.n	800d7ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	681a      	ldr	r2, [r3, #0]
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	605a      	str	r2, [r3, #4]
 800d79a:	e026      	b.n	800d7ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	68d8      	ldr	r0, [r3, #12]
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7a4:	461a      	mov	r2, r3
 800d7a6:	68b9      	ldr	r1, [r7, #8]
 800d7a8:	f001 fe32 	bl	800f410 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	68da      	ldr	r2, [r3, #12]
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7b4:	425b      	negs	r3, r3
 800d7b6:	441a      	add	r2, r3
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	68da      	ldr	r2, [r3, #12]
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	429a      	cmp	r2, r3
 800d7c6:	d207      	bcs.n	800d7d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	689a      	ldr	r2, [r3, #8]
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7d0:	425b      	negs	r3, r3
 800d7d2:	441a      	add	r2, r3
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2b02      	cmp	r3, #2
 800d7dc:	d105      	bne.n	800d7ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d7de:	693b      	ldr	r3, [r7, #16]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d002      	beq.n	800d7ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d7e4:	693b      	ldr	r3, [r7, #16]
 800d7e6:	3b01      	subs	r3, #1
 800d7e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d7ea:	693b      	ldr	r3, [r7, #16]
 800d7ec:	1c5a      	adds	r2, r3, #1
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d7f2:	697b      	ldr	r3, [r7, #20]
}
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	3718      	adds	r7, #24
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	bd80      	pop	{r7, pc}

0800d7fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b082      	sub	sp, #8
 800d800:	af00      	add	r7, sp, #0
 800d802:	6078      	str	r0, [r7, #4]
 800d804:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d018      	beq.n	800d840 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	68da      	ldr	r2, [r3, #12]
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d816:	441a      	add	r2, r3
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	68da      	ldr	r2, [r3, #12]
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	689b      	ldr	r3, [r3, #8]
 800d824:	429a      	cmp	r2, r3
 800d826:	d303      	bcc.n	800d830 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681a      	ldr	r2, [r3, #0]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	68d9      	ldr	r1, [r3, #12]
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d838:	461a      	mov	r2, r3
 800d83a:	6838      	ldr	r0, [r7, #0]
 800d83c:	f001 fde8 	bl	800f410 <memcpy>
	}
}
 800d840:	bf00      	nop
 800d842:	3708      	adds	r7, #8
 800d844:	46bd      	mov	sp, r7
 800d846:	bd80      	pop	{r7, pc}

0800d848 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b084      	sub	sp, #16
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d850:	f001 faec 	bl	800ee2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d85a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d85c:	e011      	b.n	800d882 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d862:	2b00      	cmp	r3, #0
 800d864:	d012      	beq.n	800d88c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	3324      	adds	r3, #36	; 0x24
 800d86a:	4618      	mov	r0, r3
 800d86c:	f000 fdc8 	bl	800e400 <xTaskRemoveFromEventList>
 800d870:	4603      	mov	r3, r0
 800d872:	2b00      	cmp	r3, #0
 800d874:	d001      	beq.n	800d87a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d876:	f000 fea3 	bl	800e5c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d87a:	7bfb      	ldrb	r3, [r7, #15]
 800d87c:	3b01      	subs	r3, #1
 800d87e:	b2db      	uxtb	r3, r3
 800d880:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d886:	2b00      	cmp	r3, #0
 800d888:	dce9      	bgt.n	800d85e <prvUnlockQueue+0x16>
 800d88a:	e000      	b.n	800d88e <prvUnlockQueue+0x46>
					break;
 800d88c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	22ff      	movs	r2, #255	; 0xff
 800d892:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d896:	f001 fafd 	bl	800ee94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d89a:	f001 fac7 	bl	800ee2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d8a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d8a6:	e011      	b.n	800d8cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	691b      	ldr	r3, [r3, #16]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d012      	beq.n	800d8d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	3310      	adds	r3, #16
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f000 fda3 	bl	800e400 <xTaskRemoveFromEventList>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d001      	beq.n	800d8c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d8c0:	f000 fe7e 	bl	800e5c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d8c4:	7bbb      	ldrb	r3, [r7, #14]
 800d8c6:	3b01      	subs	r3, #1
 800d8c8:	b2db      	uxtb	r3, r3
 800d8ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d8cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	dce9      	bgt.n	800d8a8 <prvUnlockQueue+0x60>
 800d8d4:	e000      	b.n	800d8d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d8d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	22ff      	movs	r2, #255	; 0xff
 800d8dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d8e0:	f001 fad8 	bl	800ee94 <vPortExitCritical>
}
 800d8e4:	bf00      	nop
 800d8e6:	3710      	adds	r7, #16
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}

0800d8ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b084      	sub	sp, #16
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d8f4:	f001 fa9a 	bl	800ee2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d102      	bne.n	800d906 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d900:	2301      	movs	r3, #1
 800d902:	60fb      	str	r3, [r7, #12]
 800d904:	e001      	b.n	800d90a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d906:	2300      	movs	r3, #0
 800d908:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d90a:	f001 fac3 	bl	800ee94 <vPortExitCritical>

	return xReturn;
 800d90e:	68fb      	ldr	r3, [r7, #12]
}
 800d910:	4618      	mov	r0, r3
 800d912:	3710      	adds	r7, #16
 800d914:	46bd      	mov	sp, r7
 800d916:	bd80      	pop	{r7, pc}

0800d918 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b084      	sub	sp, #16
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d920:	f001 fa84 	bl	800ee2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d92c:	429a      	cmp	r2, r3
 800d92e:	d102      	bne.n	800d936 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d930:	2301      	movs	r3, #1
 800d932:	60fb      	str	r3, [r7, #12]
 800d934:	e001      	b.n	800d93a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d936:	2300      	movs	r3, #0
 800d938:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d93a:	f001 faab 	bl	800ee94 <vPortExitCritical>

	return xReturn;
 800d93e:	68fb      	ldr	r3, [r7, #12]
}
 800d940:	4618      	mov	r0, r3
 800d942:	3710      	adds	r7, #16
 800d944:	46bd      	mov	sp, r7
 800d946:	bd80      	pop	{r7, pc}

0800d948 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b08e      	sub	sp, #56	; 0x38
 800d94c:	af04      	add	r7, sp, #16
 800d94e:	60f8      	str	r0, [r7, #12]
 800d950:	60b9      	str	r1, [r7, #8]
 800d952:	607a      	str	r2, [r7, #4]
 800d954:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d10c      	bne.n	800d976 <xTaskCreateStatic+0x2e>
	__asm volatile
 800d95c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d960:	b672      	cpsid	i
 800d962:	f383 8811 	msr	BASEPRI, r3
 800d966:	f3bf 8f6f 	isb	sy
 800d96a:	f3bf 8f4f 	dsb	sy
 800d96e:	b662      	cpsie	i
 800d970:	623b      	str	r3, [r7, #32]
}
 800d972:	bf00      	nop
 800d974:	e7fe      	b.n	800d974 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800d976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d10c      	bne.n	800d996 <xTaskCreateStatic+0x4e>
	__asm volatile
 800d97c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d980:	b672      	cpsid	i
 800d982:	f383 8811 	msr	BASEPRI, r3
 800d986:	f3bf 8f6f 	isb	sy
 800d98a:	f3bf 8f4f 	dsb	sy
 800d98e:	b662      	cpsie	i
 800d990:	61fb      	str	r3, [r7, #28]
}
 800d992:	bf00      	nop
 800d994:	e7fe      	b.n	800d994 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d996:	23b4      	movs	r3, #180	; 0xb4
 800d998:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d99a:	693b      	ldr	r3, [r7, #16]
 800d99c:	2bb4      	cmp	r3, #180	; 0xb4
 800d99e:	d00c      	beq.n	800d9ba <xTaskCreateStatic+0x72>
	__asm volatile
 800d9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9a4:	b672      	cpsid	i
 800d9a6:	f383 8811 	msr	BASEPRI, r3
 800d9aa:	f3bf 8f6f 	isb	sy
 800d9ae:	f3bf 8f4f 	dsb	sy
 800d9b2:	b662      	cpsie	i
 800d9b4:	61bb      	str	r3, [r7, #24]
}
 800d9b6:	bf00      	nop
 800d9b8:	e7fe      	b.n	800d9b8 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d9ba:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d9bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d01e      	beq.n	800da00 <xTaskCreateStatic+0xb8>
 800d9c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d01b      	beq.n	800da00 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9ca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d9cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d9d0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9d4:	2202      	movs	r2, #2
 800d9d6:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d9da:	2300      	movs	r3, #0
 800d9dc:	9303      	str	r3, [sp, #12]
 800d9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9e0:	9302      	str	r3, [sp, #8]
 800d9e2:	f107 0314 	add.w	r3, r7, #20
 800d9e6:	9301      	str	r3, [sp, #4]
 800d9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9ea:	9300      	str	r3, [sp, #0]
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	687a      	ldr	r2, [r7, #4]
 800d9f0:	68b9      	ldr	r1, [r7, #8]
 800d9f2:	68f8      	ldr	r0, [r7, #12]
 800d9f4:	f000 f850 	bl	800da98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d9f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d9fa:	f000 f8ed 	bl	800dbd8 <prvAddNewTaskToReadyList>
 800d9fe:	e001      	b.n	800da04 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800da00:	2300      	movs	r3, #0
 800da02:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800da04:	697b      	ldr	r3, [r7, #20]
	}
 800da06:	4618      	mov	r0, r3
 800da08:	3728      	adds	r7, #40	; 0x28
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}

0800da0e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800da0e:	b580      	push	{r7, lr}
 800da10:	b08c      	sub	sp, #48	; 0x30
 800da12:	af04      	add	r7, sp, #16
 800da14:	60f8      	str	r0, [r7, #12]
 800da16:	60b9      	str	r1, [r7, #8]
 800da18:	603b      	str	r3, [r7, #0]
 800da1a:	4613      	mov	r3, r2
 800da1c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800da1e:	88fb      	ldrh	r3, [r7, #6]
 800da20:	009b      	lsls	r3, r3, #2
 800da22:	4618      	mov	r0, r3
 800da24:	f001 faea 	bl	800effc <pvPortMalloc>
 800da28:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800da2a:	697b      	ldr	r3, [r7, #20]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d00e      	beq.n	800da4e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800da30:	20b4      	movs	r0, #180	; 0xb4
 800da32:	f001 fae3 	bl	800effc <pvPortMalloc>
 800da36:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800da38:	69fb      	ldr	r3, [r7, #28]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d003      	beq.n	800da46 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800da3e:	69fb      	ldr	r3, [r7, #28]
 800da40:	697a      	ldr	r2, [r7, #20]
 800da42:	631a      	str	r2, [r3, #48]	; 0x30
 800da44:	e005      	b.n	800da52 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800da46:	6978      	ldr	r0, [r7, #20]
 800da48:	f001 fba2 	bl	800f190 <vPortFree>
 800da4c:	e001      	b.n	800da52 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800da4e:	2300      	movs	r3, #0
 800da50:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800da52:	69fb      	ldr	r3, [r7, #28]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d017      	beq.n	800da88 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800da58:	69fb      	ldr	r3, [r7, #28]
 800da5a:	2200      	movs	r2, #0
 800da5c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800da60:	88fa      	ldrh	r2, [r7, #6]
 800da62:	2300      	movs	r3, #0
 800da64:	9303      	str	r3, [sp, #12]
 800da66:	69fb      	ldr	r3, [r7, #28]
 800da68:	9302      	str	r3, [sp, #8]
 800da6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da6c:	9301      	str	r3, [sp, #4]
 800da6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da70:	9300      	str	r3, [sp, #0]
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	68b9      	ldr	r1, [r7, #8]
 800da76:	68f8      	ldr	r0, [r7, #12]
 800da78:	f000 f80e 	bl	800da98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800da7c:	69f8      	ldr	r0, [r7, #28]
 800da7e:	f000 f8ab 	bl	800dbd8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800da82:	2301      	movs	r3, #1
 800da84:	61bb      	str	r3, [r7, #24]
 800da86:	e002      	b.n	800da8e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800da88:	f04f 33ff 	mov.w	r3, #4294967295
 800da8c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800da8e:	69bb      	ldr	r3, [r7, #24]
	}
 800da90:	4618      	mov	r0, r3
 800da92:	3720      	adds	r7, #32
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}

0800da98 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b088      	sub	sp, #32
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	60f8      	str	r0, [r7, #12]
 800daa0:	60b9      	str	r1, [r7, #8]
 800daa2:	607a      	str	r2, [r7, #4]
 800daa4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800daa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800daaa:	6879      	ldr	r1, [r7, #4]
 800daac:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800dab0:	440b      	add	r3, r1
 800dab2:	009b      	lsls	r3, r3, #2
 800dab4:	4413      	add	r3, r2
 800dab6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dab8:	69bb      	ldr	r3, [r7, #24]
 800daba:	f023 0307 	bic.w	r3, r3, #7
 800dabe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dac0:	69bb      	ldr	r3, [r7, #24]
 800dac2:	f003 0307 	and.w	r3, r3, #7
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d00c      	beq.n	800dae4 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800daca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dace:	b672      	cpsid	i
 800dad0:	f383 8811 	msr	BASEPRI, r3
 800dad4:	f3bf 8f6f 	isb	sy
 800dad8:	f3bf 8f4f 	dsb	sy
 800dadc:	b662      	cpsie	i
 800dade:	617b      	str	r3, [r7, #20]
}
 800dae0:	bf00      	nop
 800dae2:	e7fe      	b.n	800dae2 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d01f      	beq.n	800db2a <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800daea:	2300      	movs	r3, #0
 800daec:	61fb      	str	r3, [r7, #28]
 800daee:	e012      	b.n	800db16 <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800daf0:	68ba      	ldr	r2, [r7, #8]
 800daf2:	69fb      	ldr	r3, [r7, #28]
 800daf4:	4413      	add	r3, r2
 800daf6:	7819      	ldrb	r1, [r3, #0]
 800daf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dafa:	69fb      	ldr	r3, [r7, #28]
 800dafc:	4413      	add	r3, r2
 800dafe:	3334      	adds	r3, #52	; 0x34
 800db00:	460a      	mov	r2, r1
 800db02:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800db04:	68ba      	ldr	r2, [r7, #8]
 800db06:	69fb      	ldr	r3, [r7, #28]
 800db08:	4413      	add	r3, r2
 800db0a:	781b      	ldrb	r3, [r3, #0]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d006      	beq.n	800db1e <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800db10:	69fb      	ldr	r3, [r7, #28]
 800db12:	3301      	adds	r3, #1
 800db14:	61fb      	str	r3, [r7, #28]
 800db16:	69fb      	ldr	r3, [r7, #28]
 800db18:	2b0f      	cmp	r3, #15
 800db1a:	d9e9      	bls.n	800daf0 <prvInitialiseNewTask+0x58>
 800db1c:	e000      	b.n	800db20 <prvInitialiseNewTask+0x88>
			{
				break;
 800db1e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800db20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db22:	2200      	movs	r2, #0
 800db24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800db28:	e003      	b.n	800db32 <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800db2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db2c:	2200      	movs	r2, #0
 800db2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800db32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db34:	2b06      	cmp	r3, #6
 800db36:	d901      	bls.n	800db3c <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800db38:	2306      	movs	r3, #6
 800db3a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800db3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db40:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800db42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db46:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800db48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db4a:	2200      	movs	r2, #0
 800db4c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800db4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db50:	3304      	adds	r3, #4
 800db52:	4618      	mov	r0, r3
 800db54:	f7ff f8bb 	bl	800ccce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800db58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db5a:	3318      	adds	r3, #24
 800db5c:	4618      	mov	r0, r3
 800db5e:	f7ff f8b6 	bl	800ccce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800db62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db6a:	f1c3 0207 	rsb	r2, r3, #7
 800db6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800db72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db76:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800db78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db7a:	2200      	movs	r2, #0
 800db7c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800db80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db82:	2200      	movs	r2, #0
 800db84:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800db88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db8a:	334c      	adds	r3, #76	; 0x4c
 800db8c:	2260      	movs	r2, #96	; 0x60
 800db8e:	2100      	movs	r1, #0
 800db90:	4618      	mov	r0, r3
 800db92:	f001 fc4b 	bl	800f42c <memset>
 800db96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db98:	4a0c      	ldr	r2, [pc, #48]	; (800dbcc <prvInitialiseNewTask+0x134>)
 800db9a:	651a      	str	r2, [r3, #80]	; 0x50
 800db9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db9e:	4a0c      	ldr	r2, [pc, #48]	; (800dbd0 <prvInitialiseNewTask+0x138>)
 800dba0:	655a      	str	r2, [r3, #84]	; 0x54
 800dba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dba4:	4a0b      	ldr	r2, [pc, #44]	; (800dbd4 <prvInitialiseNewTask+0x13c>)
 800dba6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800dba8:	683a      	ldr	r2, [r7, #0]
 800dbaa:	68f9      	ldr	r1, [r7, #12]
 800dbac:	69b8      	ldr	r0, [r7, #24]
 800dbae:	f001 f82f 	bl	800ec10 <pxPortInitialiseStack>
 800dbb2:	4602      	mov	r2, r0
 800dbb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbb6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800dbb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d002      	beq.n	800dbc4 <prvInitialiseNewTask+0x12c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800dbbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbc2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dbc4:	bf00      	nop
 800dbc6:	3720      	adds	r7, #32
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	bd80      	pop	{r7, pc}
 800dbcc:	08035918 	.word	0x08035918
 800dbd0:	08035938 	.word	0x08035938
 800dbd4:	080358f8 	.word	0x080358f8

0800dbd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b082      	sub	sp, #8
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800dbe0:	f001 f924 	bl	800ee2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800dbe4:	4b2a      	ldr	r3, [pc, #168]	; (800dc90 <prvAddNewTaskToReadyList+0xb8>)
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	3301      	adds	r3, #1
 800dbea:	4a29      	ldr	r2, [pc, #164]	; (800dc90 <prvAddNewTaskToReadyList+0xb8>)
 800dbec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800dbee:	4b29      	ldr	r3, [pc, #164]	; (800dc94 <prvAddNewTaskToReadyList+0xbc>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d109      	bne.n	800dc0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800dbf6:	4a27      	ldr	r2, [pc, #156]	; (800dc94 <prvAddNewTaskToReadyList+0xbc>)
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800dbfc:	4b24      	ldr	r3, [pc, #144]	; (800dc90 <prvAddNewTaskToReadyList+0xb8>)
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	2b01      	cmp	r3, #1
 800dc02:	d110      	bne.n	800dc26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800dc04:	f000 fd00 	bl	800e608 <prvInitialiseTaskLists>
 800dc08:	e00d      	b.n	800dc26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800dc0a:	4b23      	ldr	r3, [pc, #140]	; (800dc98 <prvAddNewTaskToReadyList+0xc0>)
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d109      	bne.n	800dc26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800dc12:	4b20      	ldr	r3, [pc, #128]	; (800dc94 <prvAddNewTaskToReadyList+0xbc>)
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc1c:	429a      	cmp	r2, r3
 800dc1e:	d802      	bhi.n	800dc26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800dc20:	4a1c      	ldr	r2, [pc, #112]	; (800dc94 <prvAddNewTaskToReadyList+0xbc>)
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800dc26:	4b1d      	ldr	r3, [pc, #116]	; (800dc9c <prvAddNewTaskToReadyList+0xc4>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	3301      	adds	r3, #1
 800dc2c:	4a1b      	ldr	r2, [pc, #108]	; (800dc9c <prvAddNewTaskToReadyList+0xc4>)
 800dc2e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc34:	2201      	movs	r2, #1
 800dc36:	409a      	lsls	r2, r3
 800dc38:	4b19      	ldr	r3, [pc, #100]	; (800dca0 <prvAddNewTaskToReadyList+0xc8>)
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	4313      	orrs	r3, r2
 800dc3e:	4a18      	ldr	r2, [pc, #96]	; (800dca0 <prvAddNewTaskToReadyList+0xc8>)
 800dc40:	6013      	str	r3, [r2, #0]
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc46:	4613      	mov	r3, r2
 800dc48:	009b      	lsls	r3, r3, #2
 800dc4a:	4413      	add	r3, r2
 800dc4c:	009b      	lsls	r3, r3, #2
 800dc4e:	4a15      	ldr	r2, [pc, #84]	; (800dca4 <prvAddNewTaskToReadyList+0xcc>)
 800dc50:	441a      	add	r2, r3
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	3304      	adds	r3, #4
 800dc56:	4619      	mov	r1, r3
 800dc58:	4610      	mov	r0, r2
 800dc5a:	f7ff f845 	bl	800cce8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800dc5e:	f001 f919 	bl	800ee94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dc62:	4b0d      	ldr	r3, [pc, #52]	; (800dc98 <prvAddNewTaskToReadyList+0xc0>)
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d00e      	beq.n	800dc88 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800dc6a:	4b0a      	ldr	r3, [pc, #40]	; (800dc94 <prvAddNewTaskToReadyList+0xbc>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc74:	429a      	cmp	r2, r3
 800dc76:	d207      	bcs.n	800dc88 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dc78:	4b0b      	ldr	r3, [pc, #44]	; (800dca8 <prvAddNewTaskToReadyList+0xd0>)
 800dc7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc7e:	601a      	str	r2, [r3, #0]
 800dc80:	f3bf 8f4f 	dsb	sy
 800dc84:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dc88:	bf00      	nop
 800dc8a:	3708      	adds	r7, #8
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}
 800dc90:	200006d4 	.word	0x200006d4
 800dc94:	200005d4 	.word	0x200005d4
 800dc98:	200006e0 	.word	0x200006e0
 800dc9c:	200006f0 	.word	0x200006f0
 800dca0:	200006dc 	.word	0x200006dc
 800dca4:	200005d8 	.word	0x200005d8
 800dca8:	e000ed04 	.word	0xe000ed04

0800dcac <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b084      	sub	sp, #16
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800dcb4:	f001 f8ba 	bl	800ee2c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d102      	bne.n	800dcc4 <vTaskDelete+0x18>
 800dcbe:	4b3a      	ldr	r3, [pc, #232]	; (800dda8 <vTaskDelete+0xfc>)
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	e000      	b.n	800dcc6 <vTaskDelete+0x1a>
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	3304      	adds	r3, #4
 800dccc:	4618      	mov	r0, r3
 800dcce:	f7ff f868 	bl	800cda2 <uxListRemove>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d115      	bne.n	800dd04 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcdc:	4933      	ldr	r1, [pc, #204]	; (800ddac <vTaskDelete+0x100>)
 800dcde:	4613      	mov	r3, r2
 800dce0:	009b      	lsls	r3, r3, #2
 800dce2:	4413      	add	r3, r2
 800dce4:	009b      	lsls	r3, r3, #2
 800dce6:	440b      	add	r3, r1
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d10a      	bne.n	800dd04 <vTaskDelete+0x58>
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcf2:	2201      	movs	r2, #1
 800dcf4:	fa02 f303 	lsl.w	r3, r2, r3
 800dcf8:	43da      	mvns	r2, r3
 800dcfa:	4b2d      	ldr	r3, [pc, #180]	; (800ddb0 <vTaskDelete+0x104>)
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	4013      	ands	r3, r2
 800dd00:	4a2b      	ldr	r2, [pc, #172]	; (800ddb0 <vTaskDelete+0x104>)
 800dd02:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d004      	beq.n	800dd16 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	3318      	adds	r3, #24
 800dd10:	4618      	mov	r0, r3
 800dd12:	f7ff f846 	bl	800cda2 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800dd16:	4b27      	ldr	r3, [pc, #156]	; (800ddb4 <vTaskDelete+0x108>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	3301      	adds	r3, #1
 800dd1c:	4a25      	ldr	r2, [pc, #148]	; (800ddb4 <vTaskDelete+0x108>)
 800dd1e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800dd20:	4b21      	ldr	r3, [pc, #132]	; (800dda8 <vTaskDelete+0xfc>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	68fa      	ldr	r2, [r7, #12]
 800dd26:	429a      	cmp	r2, r3
 800dd28:	d10b      	bne.n	800dd42 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	3304      	adds	r3, #4
 800dd2e:	4619      	mov	r1, r3
 800dd30:	4821      	ldr	r0, [pc, #132]	; (800ddb8 <vTaskDelete+0x10c>)
 800dd32:	f7fe ffd9 	bl	800cce8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800dd36:	4b21      	ldr	r3, [pc, #132]	; (800ddbc <vTaskDelete+0x110>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	3301      	adds	r3, #1
 800dd3c:	4a1f      	ldr	r2, [pc, #124]	; (800ddbc <vTaskDelete+0x110>)
 800dd3e:	6013      	str	r3, [r2, #0]
 800dd40:	e009      	b.n	800dd56 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800dd42:	4b1f      	ldr	r3, [pc, #124]	; (800ddc0 <vTaskDelete+0x114>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	3b01      	subs	r3, #1
 800dd48:	4a1d      	ldr	r2, [pc, #116]	; (800ddc0 <vTaskDelete+0x114>)
 800dd4a:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800dd4c:	68f8      	ldr	r0, [r7, #12]
 800dd4e:	f000 fcc9 	bl	800e6e4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800dd52:	f000 fcfd 	bl	800e750 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800dd56:	f001 f89d 	bl	800ee94 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800dd5a:	4b1a      	ldr	r3, [pc, #104]	; (800ddc4 <vTaskDelete+0x118>)
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d01d      	beq.n	800dd9e <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800dd62:	4b11      	ldr	r3, [pc, #68]	; (800dda8 <vTaskDelete+0xfc>)
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	68fa      	ldr	r2, [r7, #12]
 800dd68:	429a      	cmp	r2, r3
 800dd6a:	d118      	bne.n	800dd9e <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800dd6c:	4b16      	ldr	r3, [pc, #88]	; (800ddc8 <vTaskDelete+0x11c>)
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d00c      	beq.n	800dd8e <vTaskDelete+0xe2>
	__asm volatile
 800dd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd78:	b672      	cpsid	i
 800dd7a:	f383 8811 	msr	BASEPRI, r3
 800dd7e:	f3bf 8f6f 	isb	sy
 800dd82:	f3bf 8f4f 	dsb	sy
 800dd86:	b662      	cpsie	i
 800dd88:	60bb      	str	r3, [r7, #8]
}
 800dd8a:	bf00      	nop
 800dd8c:	e7fe      	b.n	800dd8c <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800dd8e:	4b0f      	ldr	r3, [pc, #60]	; (800ddcc <vTaskDelete+0x120>)
 800dd90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd94:	601a      	str	r2, [r3, #0]
 800dd96:	f3bf 8f4f 	dsb	sy
 800dd9a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dd9e:	bf00      	nop
 800dda0:	3710      	adds	r7, #16
 800dda2:	46bd      	mov	sp, r7
 800dda4:	bd80      	pop	{r7, pc}
 800dda6:	bf00      	nop
 800dda8:	200005d4 	.word	0x200005d4
 800ddac:	200005d8 	.word	0x200005d8
 800ddb0:	200006dc 	.word	0x200006dc
 800ddb4:	200006f0 	.word	0x200006f0
 800ddb8:	200006a8 	.word	0x200006a8
 800ddbc:	200006bc 	.word	0x200006bc
 800ddc0:	200006d4 	.word	0x200006d4
 800ddc4:	200006e0 	.word	0x200006e0
 800ddc8:	200006fc 	.word	0x200006fc
 800ddcc:	e000ed04 	.word	0xe000ed04

0800ddd0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b08a      	sub	sp, #40	; 0x28
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
 800ddd8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800ddda:	2300      	movs	r3, #0
 800dddc:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d10c      	bne.n	800ddfe <vTaskDelayUntil+0x2e>
	__asm volatile
 800dde4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde8:	b672      	cpsid	i
 800ddea:	f383 8811 	msr	BASEPRI, r3
 800ddee:	f3bf 8f6f 	isb	sy
 800ddf2:	f3bf 8f4f 	dsb	sy
 800ddf6:	b662      	cpsie	i
 800ddf8:	617b      	str	r3, [r7, #20]
}
 800ddfa:	bf00      	nop
 800ddfc:	e7fe      	b.n	800ddfc <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d10c      	bne.n	800de1e <vTaskDelayUntil+0x4e>
	__asm volatile
 800de04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de08:	b672      	cpsid	i
 800de0a:	f383 8811 	msr	BASEPRI, r3
 800de0e:	f3bf 8f6f 	isb	sy
 800de12:	f3bf 8f4f 	dsb	sy
 800de16:	b662      	cpsie	i
 800de18:	613b      	str	r3, [r7, #16]
}
 800de1a:	bf00      	nop
 800de1c:	e7fe      	b.n	800de1c <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800de1e:	4b2b      	ldr	r3, [pc, #172]	; (800decc <vTaskDelayUntil+0xfc>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d00c      	beq.n	800de40 <vTaskDelayUntil+0x70>
	__asm volatile
 800de26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de2a:	b672      	cpsid	i
 800de2c:	f383 8811 	msr	BASEPRI, r3
 800de30:	f3bf 8f6f 	isb	sy
 800de34:	f3bf 8f4f 	dsb	sy
 800de38:	b662      	cpsie	i
 800de3a:	60fb      	str	r3, [r7, #12]
}
 800de3c:	bf00      	nop
 800de3e:	e7fe      	b.n	800de3e <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800de40:	f000 f8ee 	bl	800e020 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800de44:	4b22      	ldr	r3, [pc, #136]	; (800ded0 <vTaskDelayUntil+0x100>)
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	683a      	ldr	r2, [r7, #0]
 800de50:	4413      	add	r3, r2
 800de52:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	6a3a      	ldr	r2, [r7, #32]
 800de5a:	429a      	cmp	r2, r3
 800de5c:	d20b      	bcs.n	800de76 <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	69fa      	ldr	r2, [r7, #28]
 800de64:	429a      	cmp	r2, r3
 800de66:	d211      	bcs.n	800de8c <vTaskDelayUntil+0xbc>
 800de68:	69fa      	ldr	r2, [r7, #28]
 800de6a:	6a3b      	ldr	r3, [r7, #32]
 800de6c:	429a      	cmp	r2, r3
 800de6e:	d90d      	bls.n	800de8c <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800de70:	2301      	movs	r3, #1
 800de72:	627b      	str	r3, [r7, #36]	; 0x24
 800de74:	e00a      	b.n	800de8c <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	69fa      	ldr	r2, [r7, #28]
 800de7c:	429a      	cmp	r2, r3
 800de7e:	d303      	bcc.n	800de88 <vTaskDelayUntil+0xb8>
 800de80:	69fa      	ldr	r2, [r7, #28]
 800de82:	6a3b      	ldr	r3, [r7, #32]
 800de84:	429a      	cmp	r2, r3
 800de86:	d901      	bls.n	800de8c <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800de88:	2301      	movs	r3, #1
 800de8a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	69fa      	ldr	r2, [r7, #28]
 800de90:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800de92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de94:	2b00      	cmp	r3, #0
 800de96:	d006      	beq.n	800dea6 <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800de98:	69fa      	ldr	r2, [r7, #28]
 800de9a:	6a3b      	ldr	r3, [r7, #32]
 800de9c:	1ad3      	subs	r3, r2, r3
 800de9e:	2100      	movs	r1, #0
 800dea0:	4618      	mov	r0, r3
 800dea2:	f000 fe4f 	bl	800eb44 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800dea6:	f000 f8c9 	bl	800e03c <xTaskResumeAll>
 800deaa:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800deac:	69bb      	ldr	r3, [r7, #24]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d107      	bne.n	800dec2 <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800deb2:	4b08      	ldr	r3, [pc, #32]	; (800ded4 <vTaskDelayUntil+0x104>)
 800deb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800deb8:	601a      	str	r2, [r3, #0]
 800deba:	f3bf 8f4f 	dsb	sy
 800debe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dec2:	bf00      	nop
 800dec4:	3728      	adds	r7, #40	; 0x28
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	bf00      	nop
 800decc:	200006fc 	.word	0x200006fc
 800ded0:	200006d8 	.word	0x200006d8
 800ded4:	e000ed04 	.word	0xe000ed04

0800ded8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b084      	sub	sp, #16
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dee0:	2300      	movs	r3, #0
 800dee2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d019      	beq.n	800df1e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800deea:	4b14      	ldr	r3, [pc, #80]	; (800df3c <vTaskDelay+0x64>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d00c      	beq.n	800df0c <vTaskDelay+0x34>
	__asm volatile
 800def2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800def6:	b672      	cpsid	i
 800def8:	f383 8811 	msr	BASEPRI, r3
 800defc:	f3bf 8f6f 	isb	sy
 800df00:	f3bf 8f4f 	dsb	sy
 800df04:	b662      	cpsie	i
 800df06:	60bb      	str	r3, [r7, #8]
}
 800df08:	bf00      	nop
 800df0a:	e7fe      	b.n	800df0a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800df0c:	f000 f888 	bl	800e020 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800df10:	2100      	movs	r1, #0
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	f000 fe16 	bl	800eb44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800df18:	f000 f890 	bl	800e03c <xTaskResumeAll>
 800df1c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d107      	bne.n	800df34 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800df24:	4b06      	ldr	r3, [pc, #24]	; (800df40 <vTaskDelay+0x68>)
 800df26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df2a:	601a      	str	r2, [r3, #0]
 800df2c:	f3bf 8f4f 	dsb	sy
 800df30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800df34:	bf00      	nop
 800df36:	3710      	adds	r7, #16
 800df38:	46bd      	mov	sp, r7
 800df3a:	bd80      	pop	{r7, pc}
 800df3c:	200006fc 	.word	0x200006fc
 800df40:	e000ed04 	.word	0xe000ed04

0800df44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800df44:	b580      	push	{r7, lr}
 800df46:	b08a      	sub	sp, #40	; 0x28
 800df48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800df4a:	2300      	movs	r3, #0
 800df4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800df4e:	2300      	movs	r3, #0
 800df50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800df52:	463a      	mov	r2, r7
 800df54:	1d39      	adds	r1, r7, #4
 800df56:	f107 0308 	add.w	r3, r7, #8
 800df5a:	4618      	mov	r0, r3
 800df5c:	f7f2 fad4 	bl	8000508 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800df60:	6839      	ldr	r1, [r7, #0]
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	68ba      	ldr	r2, [r7, #8]
 800df66:	9202      	str	r2, [sp, #8]
 800df68:	9301      	str	r3, [sp, #4]
 800df6a:	2300      	movs	r3, #0
 800df6c:	9300      	str	r3, [sp, #0]
 800df6e:	2300      	movs	r3, #0
 800df70:	460a      	mov	r2, r1
 800df72:	4923      	ldr	r1, [pc, #140]	; (800e000 <vTaskStartScheduler+0xbc>)
 800df74:	4823      	ldr	r0, [pc, #140]	; (800e004 <vTaskStartScheduler+0xc0>)
 800df76:	f7ff fce7 	bl	800d948 <xTaskCreateStatic>
 800df7a:	4603      	mov	r3, r0
 800df7c:	4a22      	ldr	r2, [pc, #136]	; (800e008 <vTaskStartScheduler+0xc4>)
 800df7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800df80:	4b21      	ldr	r3, [pc, #132]	; (800e008 <vTaskStartScheduler+0xc4>)
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d002      	beq.n	800df8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800df88:	2301      	movs	r3, #1
 800df8a:	617b      	str	r3, [r7, #20]
 800df8c:	e001      	b.n	800df92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800df8e:	2300      	movs	r3, #0
 800df90:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800df92:	697b      	ldr	r3, [r7, #20]
 800df94:	2b01      	cmp	r3, #1
 800df96:	d11d      	bne.n	800dfd4 <vTaskStartScheduler+0x90>
	__asm volatile
 800df98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df9c:	b672      	cpsid	i
 800df9e:	f383 8811 	msr	BASEPRI, r3
 800dfa2:	f3bf 8f6f 	isb	sy
 800dfa6:	f3bf 8f4f 	dsb	sy
 800dfaa:	b662      	cpsie	i
 800dfac:	613b      	str	r3, [r7, #16]
}
 800dfae:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dfb0:	4b16      	ldr	r3, [pc, #88]	; (800e00c <vTaskStartScheduler+0xc8>)
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	334c      	adds	r3, #76	; 0x4c
 800dfb6:	4a16      	ldr	r2, [pc, #88]	; (800e010 <vTaskStartScheduler+0xcc>)
 800dfb8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dfba:	4b16      	ldr	r3, [pc, #88]	; (800e014 <vTaskStartScheduler+0xd0>)
 800dfbc:	f04f 32ff 	mov.w	r2, #4294967295
 800dfc0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dfc2:	4b15      	ldr	r3, [pc, #84]	; (800e018 <vTaskStartScheduler+0xd4>)
 800dfc4:	2201      	movs	r2, #1
 800dfc6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dfc8:	4b14      	ldr	r3, [pc, #80]	; (800e01c <vTaskStartScheduler+0xd8>)
 800dfca:	2200      	movs	r2, #0
 800dfcc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dfce:	f000 feaf 	bl	800ed30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dfd2:	e010      	b.n	800dff6 <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dfd4:	697b      	ldr	r3, [r7, #20]
 800dfd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfda:	d10c      	bne.n	800dff6 <vTaskStartScheduler+0xb2>
	__asm volatile
 800dfdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfe0:	b672      	cpsid	i
 800dfe2:	f383 8811 	msr	BASEPRI, r3
 800dfe6:	f3bf 8f6f 	isb	sy
 800dfea:	f3bf 8f4f 	dsb	sy
 800dfee:	b662      	cpsie	i
 800dff0:	60fb      	str	r3, [r7, #12]
}
 800dff2:	bf00      	nop
 800dff4:	e7fe      	b.n	800dff4 <vTaskStartScheduler+0xb0>
}
 800dff6:	bf00      	nop
 800dff8:	3718      	adds	r7, #24
 800dffa:	46bd      	mov	sp, r7
 800dffc:	bd80      	pop	{r7, pc}
 800dffe:	bf00      	nop
 800e000:	0800f75c 	.word	0x0800f75c
 800e004:	0800e5d9 	.word	0x0800e5d9
 800e008:	200006f8 	.word	0x200006f8
 800e00c:	200005d4 	.word	0x200005d4
 800e010:	20000050 	.word	0x20000050
 800e014:	200006f4 	.word	0x200006f4
 800e018:	200006e0 	.word	0x200006e0
 800e01c:	200006d8 	.word	0x200006d8

0800e020 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e020:	b480      	push	{r7}
 800e022:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e024:	4b04      	ldr	r3, [pc, #16]	; (800e038 <vTaskSuspendAll+0x18>)
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	3301      	adds	r3, #1
 800e02a:	4a03      	ldr	r2, [pc, #12]	; (800e038 <vTaskSuspendAll+0x18>)
 800e02c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800e02e:	bf00      	nop
 800e030:	46bd      	mov	sp, r7
 800e032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e036:	4770      	bx	lr
 800e038:	200006fc 	.word	0x200006fc

0800e03c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b084      	sub	sp, #16
 800e040:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e042:	2300      	movs	r3, #0
 800e044:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e046:	2300      	movs	r3, #0
 800e048:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e04a:	4b42      	ldr	r3, [pc, #264]	; (800e154 <xTaskResumeAll+0x118>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d10c      	bne.n	800e06c <xTaskResumeAll+0x30>
	__asm volatile
 800e052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e056:	b672      	cpsid	i
 800e058:	f383 8811 	msr	BASEPRI, r3
 800e05c:	f3bf 8f6f 	isb	sy
 800e060:	f3bf 8f4f 	dsb	sy
 800e064:	b662      	cpsie	i
 800e066:	603b      	str	r3, [r7, #0]
}
 800e068:	bf00      	nop
 800e06a:	e7fe      	b.n	800e06a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e06c:	f000 fede 	bl	800ee2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e070:	4b38      	ldr	r3, [pc, #224]	; (800e154 <xTaskResumeAll+0x118>)
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	3b01      	subs	r3, #1
 800e076:	4a37      	ldr	r2, [pc, #220]	; (800e154 <xTaskResumeAll+0x118>)
 800e078:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e07a:	4b36      	ldr	r3, [pc, #216]	; (800e154 <xTaskResumeAll+0x118>)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d161      	bne.n	800e146 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e082:	4b35      	ldr	r3, [pc, #212]	; (800e158 <xTaskResumeAll+0x11c>)
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d05d      	beq.n	800e146 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e08a:	e02e      	b.n	800e0ea <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e08c:	4b33      	ldr	r3, [pc, #204]	; (800e15c <xTaskResumeAll+0x120>)
 800e08e:	68db      	ldr	r3, [r3, #12]
 800e090:	68db      	ldr	r3, [r3, #12]
 800e092:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	3318      	adds	r3, #24
 800e098:	4618      	mov	r0, r3
 800e09a:	f7fe fe82 	bl	800cda2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	3304      	adds	r3, #4
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	f7fe fe7d 	bl	800cda2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0ac:	2201      	movs	r2, #1
 800e0ae:	409a      	lsls	r2, r3
 800e0b0:	4b2b      	ldr	r3, [pc, #172]	; (800e160 <xTaskResumeAll+0x124>)
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	4313      	orrs	r3, r2
 800e0b6:	4a2a      	ldr	r2, [pc, #168]	; (800e160 <xTaskResumeAll+0x124>)
 800e0b8:	6013      	str	r3, [r2, #0]
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0be:	4613      	mov	r3, r2
 800e0c0:	009b      	lsls	r3, r3, #2
 800e0c2:	4413      	add	r3, r2
 800e0c4:	009b      	lsls	r3, r3, #2
 800e0c6:	4a27      	ldr	r2, [pc, #156]	; (800e164 <xTaskResumeAll+0x128>)
 800e0c8:	441a      	add	r2, r3
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	3304      	adds	r3, #4
 800e0ce:	4619      	mov	r1, r3
 800e0d0:	4610      	mov	r0, r2
 800e0d2:	f7fe fe09 	bl	800cce8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0da:	4b23      	ldr	r3, [pc, #140]	; (800e168 <xTaskResumeAll+0x12c>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0e0:	429a      	cmp	r2, r3
 800e0e2:	d302      	bcc.n	800e0ea <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e0e4:	4b21      	ldr	r3, [pc, #132]	; (800e16c <xTaskResumeAll+0x130>)
 800e0e6:	2201      	movs	r2, #1
 800e0e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e0ea:	4b1c      	ldr	r3, [pc, #112]	; (800e15c <xTaskResumeAll+0x120>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d1cc      	bne.n	800e08c <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d001      	beq.n	800e0fc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e0f8:	f000 fb2a 	bl	800e750 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e0fc:	4b1c      	ldr	r3, [pc, #112]	; (800e170 <xTaskResumeAll+0x134>)
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d010      	beq.n	800e12a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e108:	f000 f836 	bl	800e178 <xTaskIncrementTick>
 800e10c:	4603      	mov	r3, r0
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d002      	beq.n	800e118 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e112:	4b16      	ldr	r3, [pc, #88]	; (800e16c <xTaskResumeAll+0x130>)
 800e114:	2201      	movs	r2, #1
 800e116:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	3b01      	subs	r3, #1
 800e11c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d1f1      	bne.n	800e108 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800e124:	4b12      	ldr	r3, [pc, #72]	; (800e170 <xTaskResumeAll+0x134>)
 800e126:	2200      	movs	r2, #0
 800e128:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e12a:	4b10      	ldr	r3, [pc, #64]	; (800e16c <xTaskResumeAll+0x130>)
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d009      	beq.n	800e146 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e132:	2301      	movs	r3, #1
 800e134:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e136:	4b0f      	ldr	r3, [pc, #60]	; (800e174 <xTaskResumeAll+0x138>)
 800e138:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e13c:	601a      	str	r2, [r3, #0]
 800e13e:	f3bf 8f4f 	dsb	sy
 800e142:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e146:	f000 fea5 	bl	800ee94 <vPortExitCritical>

	return xAlreadyYielded;
 800e14a:	68bb      	ldr	r3, [r7, #8]
}
 800e14c:	4618      	mov	r0, r3
 800e14e:	3710      	adds	r7, #16
 800e150:	46bd      	mov	sp, r7
 800e152:	bd80      	pop	{r7, pc}
 800e154:	200006fc 	.word	0x200006fc
 800e158:	200006d4 	.word	0x200006d4
 800e15c:	20000694 	.word	0x20000694
 800e160:	200006dc 	.word	0x200006dc
 800e164:	200005d8 	.word	0x200005d8
 800e168:	200005d4 	.word	0x200005d4
 800e16c:	200006e8 	.word	0x200006e8
 800e170:	200006e4 	.word	0x200006e4
 800e174:	e000ed04 	.word	0xe000ed04

0800e178 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b086      	sub	sp, #24
 800e17c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e17e:	2300      	movs	r3, #0
 800e180:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e182:	4b4f      	ldr	r3, [pc, #316]	; (800e2c0 <xTaskIncrementTick+0x148>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	2b00      	cmp	r3, #0
 800e188:	f040 808a 	bne.w	800e2a0 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e18c:	4b4d      	ldr	r3, [pc, #308]	; (800e2c4 <xTaskIncrementTick+0x14c>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	3301      	adds	r3, #1
 800e192:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e194:	4a4b      	ldr	r2, [pc, #300]	; (800e2c4 <xTaskIncrementTick+0x14c>)
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e19a:	693b      	ldr	r3, [r7, #16]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d122      	bne.n	800e1e6 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800e1a0:	4b49      	ldr	r3, [pc, #292]	; (800e2c8 <xTaskIncrementTick+0x150>)
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d00c      	beq.n	800e1c4 <xTaskIncrementTick+0x4c>
	__asm volatile
 800e1aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1ae:	b672      	cpsid	i
 800e1b0:	f383 8811 	msr	BASEPRI, r3
 800e1b4:	f3bf 8f6f 	isb	sy
 800e1b8:	f3bf 8f4f 	dsb	sy
 800e1bc:	b662      	cpsie	i
 800e1be:	603b      	str	r3, [r7, #0]
}
 800e1c0:	bf00      	nop
 800e1c2:	e7fe      	b.n	800e1c2 <xTaskIncrementTick+0x4a>
 800e1c4:	4b40      	ldr	r3, [pc, #256]	; (800e2c8 <xTaskIncrementTick+0x150>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	60fb      	str	r3, [r7, #12]
 800e1ca:	4b40      	ldr	r3, [pc, #256]	; (800e2cc <xTaskIncrementTick+0x154>)
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	4a3e      	ldr	r2, [pc, #248]	; (800e2c8 <xTaskIncrementTick+0x150>)
 800e1d0:	6013      	str	r3, [r2, #0]
 800e1d2:	4a3e      	ldr	r2, [pc, #248]	; (800e2cc <xTaskIncrementTick+0x154>)
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	6013      	str	r3, [r2, #0]
 800e1d8:	4b3d      	ldr	r3, [pc, #244]	; (800e2d0 <xTaskIncrementTick+0x158>)
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	3301      	adds	r3, #1
 800e1de:	4a3c      	ldr	r2, [pc, #240]	; (800e2d0 <xTaskIncrementTick+0x158>)
 800e1e0:	6013      	str	r3, [r2, #0]
 800e1e2:	f000 fab5 	bl	800e750 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e1e6:	4b3b      	ldr	r3, [pc, #236]	; (800e2d4 <xTaskIncrementTick+0x15c>)
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	693a      	ldr	r2, [r7, #16]
 800e1ec:	429a      	cmp	r2, r3
 800e1ee:	d348      	bcc.n	800e282 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e1f0:	4b35      	ldr	r3, [pc, #212]	; (800e2c8 <xTaskIncrementTick+0x150>)
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d104      	bne.n	800e204 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1fa:	4b36      	ldr	r3, [pc, #216]	; (800e2d4 <xTaskIncrementTick+0x15c>)
 800e1fc:	f04f 32ff 	mov.w	r2, #4294967295
 800e200:	601a      	str	r2, [r3, #0]
					break;
 800e202:	e03e      	b.n	800e282 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e204:	4b30      	ldr	r3, [pc, #192]	; (800e2c8 <xTaskIncrementTick+0x150>)
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	68db      	ldr	r3, [r3, #12]
 800e20a:	68db      	ldr	r3, [r3, #12]
 800e20c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e20e:	68bb      	ldr	r3, [r7, #8]
 800e210:	685b      	ldr	r3, [r3, #4]
 800e212:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e214:	693a      	ldr	r2, [r7, #16]
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	429a      	cmp	r2, r3
 800e21a:	d203      	bcs.n	800e224 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e21c:	4a2d      	ldr	r2, [pc, #180]	; (800e2d4 <xTaskIncrementTick+0x15c>)
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e222:	e02e      	b.n	800e282 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	3304      	adds	r3, #4
 800e228:	4618      	mov	r0, r3
 800e22a:	f7fe fdba 	bl	800cda2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e22e:	68bb      	ldr	r3, [r7, #8]
 800e230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e232:	2b00      	cmp	r3, #0
 800e234:	d004      	beq.n	800e240 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e236:	68bb      	ldr	r3, [r7, #8]
 800e238:	3318      	adds	r3, #24
 800e23a:	4618      	mov	r0, r3
 800e23c:	f7fe fdb1 	bl	800cda2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e240:	68bb      	ldr	r3, [r7, #8]
 800e242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e244:	2201      	movs	r2, #1
 800e246:	409a      	lsls	r2, r3
 800e248:	4b23      	ldr	r3, [pc, #140]	; (800e2d8 <xTaskIncrementTick+0x160>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	4313      	orrs	r3, r2
 800e24e:	4a22      	ldr	r2, [pc, #136]	; (800e2d8 <xTaskIncrementTick+0x160>)
 800e250:	6013      	str	r3, [r2, #0]
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e256:	4613      	mov	r3, r2
 800e258:	009b      	lsls	r3, r3, #2
 800e25a:	4413      	add	r3, r2
 800e25c:	009b      	lsls	r3, r3, #2
 800e25e:	4a1f      	ldr	r2, [pc, #124]	; (800e2dc <xTaskIncrementTick+0x164>)
 800e260:	441a      	add	r2, r3
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	3304      	adds	r3, #4
 800e266:	4619      	mov	r1, r3
 800e268:	4610      	mov	r0, r2
 800e26a:	f7fe fd3d 	bl	800cce8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e26e:	68bb      	ldr	r3, [r7, #8]
 800e270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e272:	4b1b      	ldr	r3, [pc, #108]	; (800e2e0 <xTaskIncrementTick+0x168>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e278:	429a      	cmp	r2, r3
 800e27a:	d3b9      	bcc.n	800e1f0 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800e27c:	2301      	movs	r3, #1
 800e27e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e280:	e7b6      	b.n	800e1f0 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e282:	4b17      	ldr	r3, [pc, #92]	; (800e2e0 <xTaskIncrementTick+0x168>)
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e288:	4914      	ldr	r1, [pc, #80]	; (800e2dc <xTaskIncrementTick+0x164>)
 800e28a:	4613      	mov	r3, r2
 800e28c:	009b      	lsls	r3, r3, #2
 800e28e:	4413      	add	r3, r2
 800e290:	009b      	lsls	r3, r3, #2
 800e292:	440b      	add	r3, r1
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	2b01      	cmp	r3, #1
 800e298:	d907      	bls.n	800e2aa <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800e29a:	2301      	movs	r3, #1
 800e29c:	617b      	str	r3, [r7, #20]
 800e29e:	e004      	b.n	800e2aa <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e2a0:	4b10      	ldr	r3, [pc, #64]	; (800e2e4 <xTaskIncrementTick+0x16c>)
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	3301      	adds	r3, #1
 800e2a6:	4a0f      	ldr	r2, [pc, #60]	; (800e2e4 <xTaskIncrementTick+0x16c>)
 800e2a8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e2aa:	4b0f      	ldr	r3, [pc, #60]	; (800e2e8 <xTaskIncrementTick+0x170>)
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d001      	beq.n	800e2b6 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e2b6:	697b      	ldr	r3, [r7, #20]
}
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	3718      	adds	r7, #24
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}
 800e2c0:	200006fc 	.word	0x200006fc
 800e2c4:	200006d8 	.word	0x200006d8
 800e2c8:	2000068c 	.word	0x2000068c
 800e2cc:	20000690 	.word	0x20000690
 800e2d0:	200006ec 	.word	0x200006ec
 800e2d4:	200006f4 	.word	0x200006f4
 800e2d8:	200006dc 	.word	0x200006dc
 800e2dc:	200005d8 	.word	0x200005d8
 800e2e0:	200005d4 	.word	0x200005d4
 800e2e4:	200006e4 	.word	0x200006e4
 800e2e8:	200006e8 	.word	0x200006e8

0800e2ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e2ec:	b480      	push	{r7}
 800e2ee:	b087      	sub	sp, #28
 800e2f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e2f2:	4b2a      	ldr	r3, [pc, #168]	; (800e39c <vTaskSwitchContext+0xb0>)
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d003      	beq.n	800e302 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e2fa:	4b29      	ldr	r3, [pc, #164]	; (800e3a0 <vTaskSwitchContext+0xb4>)
 800e2fc:	2201      	movs	r2, #1
 800e2fe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e300:	e046      	b.n	800e390 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800e302:	4b27      	ldr	r3, [pc, #156]	; (800e3a0 <vTaskSwitchContext+0xb4>)
 800e304:	2200      	movs	r2, #0
 800e306:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e308:	4b26      	ldr	r3, [pc, #152]	; (800e3a4 <vTaskSwitchContext+0xb8>)
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	fab3 f383 	clz	r3, r3
 800e314:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e316:	7afb      	ldrb	r3, [r7, #11]
 800e318:	f1c3 031f 	rsb	r3, r3, #31
 800e31c:	617b      	str	r3, [r7, #20]
 800e31e:	4922      	ldr	r1, [pc, #136]	; (800e3a8 <vTaskSwitchContext+0xbc>)
 800e320:	697a      	ldr	r2, [r7, #20]
 800e322:	4613      	mov	r3, r2
 800e324:	009b      	lsls	r3, r3, #2
 800e326:	4413      	add	r3, r2
 800e328:	009b      	lsls	r3, r3, #2
 800e32a:	440b      	add	r3, r1
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d10c      	bne.n	800e34c <vTaskSwitchContext+0x60>
	__asm volatile
 800e332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e336:	b672      	cpsid	i
 800e338:	f383 8811 	msr	BASEPRI, r3
 800e33c:	f3bf 8f6f 	isb	sy
 800e340:	f3bf 8f4f 	dsb	sy
 800e344:	b662      	cpsie	i
 800e346:	607b      	str	r3, [r7, #4]
}
 800e348:	bf00      	nop
 800e34a:	e7fe      	b.n	800e34a <vTaskSwitchContext+0x5e>
 800e34c:	697a      	ldr	r2, [r7, #20]
 800e34e:	4613      	mov	r3, r2
 800e350:	009b      	lsls	r3, r3, #2
 800e352:	4413      	add	r3, r2
 800e354:	009b      	lsls	r3, r3, #2
 800e356:	4a14      	ldr	r2, [pc, #80]	; (800e3a8 <vTaskSwitchContext+0xbc>)
 800e358:	4413      	add	r3, r2
 800e35a:	613b      	str	r3, [r7, #16]
 800e35c:	693b      	ldr	r3, [r7, #16]
 800e35e:	685b      	ldr	r3, [r3, #4]
 800e360:	685a      	ldr	r2, [r3, #4]
 800e362:	693b      	ldr	r3, [r7, #16]
 800e364:	605a      	str	r2, [r3, #4]
 800e366:	693b      	ldr	r3, [r7, #16]
 800e368:	685a      	ldr	r2, [r3, #4]
 800e36a:	693b      	ldr	r3, [r7, #16]
 800e36c:	3308      	adds	r3, #8
 800e36e:	429a      	cmp	r2, r3
 800e370:	d104      	bne.n	800e37c <vTaskSwitchContext+0x90>
 800e372:	693b      	ldr	r3, [r7, #16]
 800e374:	685b      	ldr	r3, [r3, #4]
 800e376:	685a      	ldr	r2, [r3, #4]
 800e378:	693b      	ldr	r3, [r7, #16]
 800e37a:	605a      	str	r2, [r3, #4]
 800e37c:	693b      	ldr	r3, [r7, #16]
 800e37e:	685b      	ldr	r3, [r3, #4]
 800e380:	68db      	ldr	r3, [r3, #12]
 800e382:	4a0a      	ldr	r2, [pc, #40]	; (800e3ac <vTaskSwitchContext+0xc0>)
 800e384:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e386:	4b09      	ldr	r3, [pc, #36]	; (800e3ac <vTaskSwitchContext+0xc0>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	334c      	adds	r3, #76	; 0x4c
 800e38c:	4a08      	ldr	r2, [pc, #32]	; (800e3b0 <vTaskSwitchContext+0xc4>)
 800e38e:	6013      	str	r3, [r2, #0]
}
 800e390:	bf00      	nop
 800e392:	371c      	adds	r7, #28
 800e394:	46bd      	mov	sp, r7
 800e396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39a:	4770      	bx	lr
 800e39c:	200006fc 	.word	0x200006fc
 800e3a0:	200006e8 	.word	0x200006e8
 800e3a4:	200006dc 	.word	0x200006dc
 800e3a8:	200005d8 	.word	0x200005d8
 800e3ac:	200005d4 	.word	0x200005d4
 800e3b0:	20000050 	.word	0x20000050

0800e3b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b084      	sub	sp, #16
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
 800e3bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d10c      	bne.n	800e3de <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800e3c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3c8:	b672      	cpsid	i
 800e3ca:	f383 8811 	msr	BASEPRI, r3
 800e3ce:	f3bf 8f6f 	isb	sy
 800e3d2:	f3bf 8f4f 	dsb	sy
 800e3d6:	b662      	cpsie	i
 800e3d8:	60fb      	str	r3, [r7, #12]
}
 800e3da:	bf00      	nop
 800e3dc:	e7fe      	b.n	800e3dc <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e3de:	4b07      	ldr	r3, [pc, #28]	; (800e3fc <vTaskPlaceOnEventList+0x48>)
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	3318      	adds	r3, #24
 800e3e4:	4619      	mov	r1, r3
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	f7fe fca2 	bl	800cd30 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e3ec:	2101      	movs	r1, #1
 800e3ee:	6838      	ldr	r0, [r7, #0]
 800e3f0:	f000 fba8 	bl	800eb44 <prvAddCurrentTaskToDelayedList>
}
 800e3f4:	bf00      	nop
 800e3f6:	3710      	adds	r7, #16
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}
 800e3fc:	200005d4 	.word	0x200005d4

0800e400 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b086      	sub	sp, #24
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	68db      	ldr	r3, [r3, #12]
 800e40c:	68db      	ldr	r3, [r3, #12]
 800e40e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e410:	693b      	ldr	r3, [r7, #16]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d10c      	bne.n	800e430 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800e416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e41a:	b672      	cpsid	i
 800e41c:	f383 8811 	msr	BASEPRI, r3
 800e420:	f3bf 8f6f 	isb	sy
 800e424:	f3bf 8f4f 	dsb	sy
 800e428:	b662      	cpsie	i
 800e42a:	60fb      	str	r3, [r7, #12]
}
 800e42c:	bf00      	nop
 800e42e:	e7fe      	b.n	800e42e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e430:	693b      	ldr	r3, [r7, #16]
 800e432:	3318      	adds	r3, #24
 800e434:	4618      	mov	r0, r3
 800e436:	f7fe fcb4 	bl	800cda2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e43a:	4b1d      	ldr	r3, [pc, #116]	; (800e4b0 <xTaskRemoveFromEventList+0xb0>)
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d11c      	bne.n	800e47c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e442:	693b      	ldr	r3, [r7, #16]
 800e444:	3304      	adds	r3, #4
 800e446:	4618      	mov	r0, r3
 800e448:	f7fe fcab 	bl	800cda2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e44c:	693b      	ldr	r3, [r7, #16]
 800e44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e450:	2201      	movs	r2, #1
 800e452:	409a      	lsls	r2, r3
 800e454:	4b17      	ldr	r3, [pc, #92]	; (800e4b4 <xTaskRemoveFromEventList+0xb4>)
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	4313      	orrs	r3, r2
 800e45a:	4a16      	ldr	r2, [pc, #88]	; (800e4b4 <xTaskRemoveFromEventList+0xb4>)
 800e45c:	6013      	str	r3, [r2, #0]
 800e45e:	693b      	ldr	r3, [r7, #16]
 800e460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e462:	4613      	mov	r3, r2
 800e464:	009b      	lsls	r3, r3, #2
 800e466:	4413      	add	r3, r2
 800e468:	009b      	lsls	r3, r3, #2
 800e46a:	4a13      	ldr	r2, [pc, #76]	; (800e4b8 <xTaskRemoveFromEventList+0xb8>)
 800e46c:	441a      	add	r2, r3
 800e46e:	693b      	ldr	r3, [r7, #16]
 800e470:	3304      	adds	r3, #4
 800e472:	4619      	mov	r1, r3
 800e474:	4610      	mov	r0, r2
 800e476:	f7fe fc37 	bl	800cce8 <vListInsertEnd>
 800e47a:	e005      	b.n	800e488 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e47c:	693b      	ldr	r3, [r7, #16]
 800e47e:	3318      	adds	r3, #24
 800e480:	4619      	mov	r1, r3
 800e482:	480e      	ldr	r0, [pc, #56]	; (800e4bc <xTaskRemoveFromEventList+0xbc>)
 800e484:	f7fe fc30 	bl	800cce8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e488:	693b      	ldr	r3, [r7, #16]
 800e48a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e48c:	4b0c      	ldr	r3, [pc, #48]	; (800e4c0 <xTaskRemoveFromEventList+0xc0>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e492:	429a      	cmp	r2, r3
 800e494:	d905      	bls.n	800e4a2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e496:	2301      	movs	r3, #1
 800e498:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e49a:	4b0a      	ldr	r3, [pc, #40]	; (800e4c4 <xTaskRemoveFromEventList+0xc4>)
 800e49c:	2201      	movs	r2, #1
 800e49e:	601a      	str	r2, [r3, #0]
 800e4a0:	e001      	b.n	800e4a6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e4a6:	697b      	ldr	r3, [r7, #20]
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	3718      	adds	r7, #24
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}
 800e4b0:	200006fc 	.word	0x200006fc
 800e4b4:	200006dc 	.word	0x200006dc
 800e4b8:	200005d8 	.word	0x200005d8
 800e4bc:	20000694 	.word	0x20000694
 800e4c0:	200005d4 	.word	0x200005d4
 800e4c4:	200006e8 	.word	0x200006e8

0800e4c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e4c8:	b480      	push	{r7}
 800e4ca:	b083      	sub	sp, #12
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e4d0:	4b06      	ldr	r3, [pc, #24]	; (800e4ec <vTaskInternalSetTimeOutState+0x24>)
 800e4d2:	681a      	ldr	r2, [r3, #0]
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e4d8:	4b05      	ldr	r3, [pc, #20]	; (800e4f0 <vTaskInternalSetTimeOutState+0x28>)
 800e4da:	681a      	ldr	r2, [r3, #0]
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	605a      	str	r2, [r3, #4]
}
 800e4e0:	bf00      	nop
 800e4e2:	370c      	adds	r7, #12
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ea:	4770      	bx	lr
 800e4ec:	200006ec 	.word	0x200006ec
 800e4f0:	200006d8 	.word	0x200006d8

0800e4f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e4f4:	b580      	push	{r7, lr}
 800e4f6:	b088      	sub	sp, #32
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	6078      	str	r0, [r7, #4]
 800e4fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2b00      	cmp	r3, #0
 800e502:	d10c      	bne.n	800e51e <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800e504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e508:	b672      	cpsid	i
 800e50a:	f383 8811 	msr	BASEPRI, r3
 800e50e:	f3bf 8f6f 	isb	sy
 800e512:	f3bf 8f4f 	dsb	sy
 800e516:	b662      	cpsie	i
 800e518:	613b      	str	r3, [r7, #16]
}
 800e51a:	bf00      	nop
 800e51c:	e7fe      	b.n	800e51c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800e51e:	683b      	ldr	r3, [r7, #0]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d10c      	bne.n	800e53e <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800e524:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e528:	b672      	cpsid	i
 800e52a:	f383 8811 	msr	BASEPRI, r3
 800e52e:	f3bf 8f6f 	isb	sy
 800e532:	f3bf 8f4f 	dsb	sy
 800e536:	b662      	cpsie	i
 800e538:	60fb      	str	r3, [r7, #12]
}
 800e53a:	bf00      	nop
 800e53c:	e7fe      	b.n	800e53c <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800e53e:	f000 fc75 	bl	800ee2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e542:	4b1d      	ldr	r3, [pc, #116]	; (800e5b8 <xTaskCheckForTimeOut+0xc4>)
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	685b      	ldr	r3, [r3, #4]
 800e54c:	69ba      	ldr	r2, [r7, #24]
 800e54e:	1ad3      	subs	r3, r2, r3
 800e550:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e55a:	d102      	bne.n	800e562 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e55c:	2300      	movs	r3, #0
 800e55e:	61fb      	str	r3, [r7, #28]
 800e560:	e023      	b.n	800e5aa <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681a      	ldr	r2, [r3, #0]
 800e566:	4b15      	ldr	r3, [pc, #84]	; (800e5bc <xTaskCheckForTimeOut+0xc8>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	429a      	cmp	r2, r3
 800e56c:	d007      	beq.n	800e57e <xTaskCheckForTimeOut+0x8a>
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	685b      	ldr	r3, [r3, #4]
 800e572:	69ba      	ldr	r2, [r7, #24]
 800e574:	429a      	cmp	r2, r3
 800e576:	d302      	bcc.n	800e57e <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e578:	2301      	movs	r3, #1
 800e57a:	61fb      	str	r3, [r7, #28]
 800e57c:	e015      	b.n	800e5aa <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e57e:	683b      	ldr	r3, [r7, #0]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	697a      	ldr	r2, [r7, #20]
 800e584:	429a      	cmp	r2, r3
 800e586:	d20b      	bcs.n	800e5a0 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	681a      	ldr	r2, [r3, #0]
 800e58c:	697b      	ldr	r3, [r7, #20]
 800e58e:	1ad2      	subs	r2, r2, r3
 800e590:	683b      	ldr	r3, [r7, #0]
 800e592:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e594:	6878      	ldr	r0, [r7, #4]
 800e596:	f7ff ff97 	bl	800e4c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e59a:	2300      	movs	r3, #0
 800e59c:	61fb      	str	r3, [r7, #28]
 800e59e:	e004      	b.n	800e5aa <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e5a6:	2301      	movs	r3, #1
 800e5a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e5aa:	f000 fc73 	bl	800ee94 <vPortExitCritical>

	return xReturn;
 800e5ae:	69fb      	ldr	r3, [r7, #28]
}
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	3720      	adds	r7, #32
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	bd80      	pop	{r7, pc}
 800e5b8:	200006d8 	.word	0x200006d8
 800e5bc:	200006ec 	.word	0x200006ec

0800e5c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e5c0:	b480      	push	{r7}
 800e5c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e5c4:	4b03      	ldr	r3, [pc, #12]	; (800e5d4 <vTaskMissedYield+0x14>)
 800e5c6:	2201      	movs	r2, #1
 800e5c8:	601a      	str	r2, [r3, #0]
}
 800e5ca:	bf00      	nop
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d2:	4770      	bx	lr
 800e5d4:	200006e8 	.word	0x200006e8

0800e5d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b082      	sub	sp, #8
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e5e0:	f000 f852 	bl	800e688 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e5e4:	4b06      	ldr	r3, [pc, #24]	; (800e600 <prvIdleTask+0x28>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	2b01      	cmp	r3, #1
 800e5ea:	d9f9      	bls.n	800e5e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e5ec:	4b05      	ldr	r3, [pc, #20]	; (800e604 <prvIdleTask+0x2c>)
 800e5ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e5f2:	601a      	str	r2, [r3, #0]
 800e5f4:	f3bf 8f4f 	dsb	sy
 800e5f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e5fc:	e7f0      	b.n	800e5e0 <prvIdleTask+0x8>
 800e5fe:	bf00      	nop
 800e600:	200005d8 	.word	0x200005d8
 800e604:	e000ed04 	.word	0xe000ed04

0800e608 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b082      	sub	sp, #8
 800e60c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e60e:	2300      	movs	r3, #0
 800e610:	607b      	str	r3, [r7, #4]
 800e612:	e00c      	b.n	800e62e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e614:	687a      	ldr	r2, [r7, #4]
 800e616:	4613      	mov	r3, r2
 800e618:	009b      	lsls	r3, r3, #2
 800e61a:	4413      	add	r3, r2
 800e61c:	009b      	lsls	r3, r3, #2
 800e61e:	4a12      	ldr	r2, [pc, #72]	; (800e668 <prvInitialiseTaskLists+0x60>)
 800e620:	4413      	add	r3, r2
 800e622:	4618      	mov	r0, r3
 800e624:	f7fe fb33 	bl	800cc8e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	3301      	adds	r3, #1
 800e62c:	607b      	str	r3, [r7, #4]
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2b06      	cmp	r3, #6
 800e632:	d9ef      	bls.n	800e614 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e634:	480d      	ldr	r0, [pc, #52]	; (800e66c <prvInitialiseTaskLists+0x64>)
 800e636:	f7fe fb2a 	bl	800cc8e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e63a:	480d      	ldr	r0, [pc, #52]	; (800e670 <prvInitialiseTaskLists+0x68>)
 800e63c:	f7fe fb27 	bl	800cc8e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e640:	480c      	ldr	r0, [pc, #48]	; (800e674 <prvInitialiseTaskLists+0x6c>)
 800e642:	f7fe fb24 	bl	800cc8e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e646:	480c      	ldr	r0, [pc, #48]	; (800e678 <prvInitialiseTaskLists+0x70>)
 800e648:	f7fe fb21 	bl	800cc8e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e64c:	480b      	ldr	r0, [pc, #44]	; (800e67c <prvInitialiseTaskLists+0x74>)
 800e64e:	f7fe fb1e 	bl	800cc8e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e652:	4b0b      	ldr	r3, [pc, #44]	; (800e680 <prvInitialiseTaskLists+0x78>)
 800e654:	4a05      	ldr	r2, [pc, #20]	; (800e66c <prvInitialiseTaskLists+0x64>)
 800e656:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e658:	4b0a      	ldr	r3, [pc, #40]	; (800e684 <prvInitialiseTaskLists+0x7c>)
 800e65a:	4a05      	ldr	r2, [pc, #20]	; (800e670 <prvInitialiseTaskLists+0x68>)
 800e65c:	601a      	str	r2, [r3, #0]
}
 800e65e:	bf00      	nop
 800e660:	3708      	adds	r7, #8
 800e662:	46bd      	mov	sp, r7
 800e664:	bd80      	pop	{r7, pc}
 800e666:	bf00      	nop
 800e668:	200005d8 	.word	0x200005d8
 800e66c:	20000664 	.word	0x20000664
 800e670:	20000678 	.word	0x20000678
 800e674:	20000694 	.word	0x20000694
 800e678:	200006a8 	.word	0x200006a8
 800e67c:	200006c0 	.word	0x200006c0
 800e680:	2000068c 	.word	0x2000068c
 800e684:	20000690 	.word	0x20000690

0800e688 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e688:	b580      	push	{r7, lr}
 800e68a:	b082      	sub	sp, #8
 800e68c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e68e:	e019      	b.n	800e6c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e690:	f000 fbcc 	bl	800ee2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e694:	4b10      	ldr	r3, [pc, #64]	; (800e6d8 <prvCheckTasksWaitingTermination+0x50>)
 800e696:	68db      	ldr	r3, [r3, #12]
 800e698:	68db      	ldr	r3, [r3, #12]
 800e69a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	3304      	adds	r3, #4
 800e6a0:	4618      	mov	r0, r3
 800e6a2:	f7fe fb7e 	bl	800cda2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e6a6:	4b0d      	ldr	r3, [pc, #52]	; (800e6dc <prvCheckTasksWaitingTermination+0x54>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	3b01      	subs	r3, #1
 800e6ac:	4a0b      	ldr	r2, [pc, #44]	; (800e6dc <prvCheckTasksWaitingTermination+0x54>)
 800e6ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e6b0:	4b0b      	ldr	r3, [pc, #44]	; (800e6e0 <prvCheckTasksWaitingTermination+0x58>)
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	3b01      	subs	r3, #1
 800e6b6:	4a0a      	ldr	r2, [pc, #40]	; (800e6e0 <prvCheckTasksWaitingTermination+0x58>)
 800e6b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e6ba:	f000 fbeb 	bl	800ee94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e6be:	6878      	ldr	r0, [r7, #4]
 800e6c0:	f000 f810 	bl	800e6e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e6c4:	4b06      	ldr	r3, [pc, #24]	; (800e6e0 <prvCheckTasksWaitingTermination+0x58>)
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d1e1      	bne.n	800e690 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e6cc:	bf00      	nop
 800e6ce:	bf00      	nop
 800e6d0:	3708      	adds	r7, #8
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	bd80      	pop	{r7, pc}
 800e6d6:	bf00      	nop
 800e6d8:	200006a8 	.word	0x200006a8
 800e6dc:	200006d4 	.word	0x200006d4
 800e6e0:	200006bc 	.word	0x200006bc

0800e6e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b084      	sub	sp, #16
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	334c      	adds	r3, #76	; 0x4c
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	f000 feb1 	bl	800f458 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d108      	bne.n	800e712 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e704:	4618      	mov	r0, r3
 800e706:	f000 fd43 	bl	800f190 <vPortFree>
				vPortFree( pxTCB );
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f000 fd40 	bl	800f190 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e710:	e01a      	b.n	800e748 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800e718:	2b01      	cmp	r3, #1
 800e71a:	d103      	bne.n	800e724 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e71c:	6878      	ldr	r0, [r7, #4]
 800e71e:	f000 fd37 	bl	800f190 <vPortFree>
	}
 800e722:	e011      	b.n	800e748 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800e72a:	2b02      	cmp	r3, #2
 800e72c:	d00c      	beq.n	800e748 <prvDeleteTCB+0x64>
	__asm volatile
 800e72e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e732:	b672      	cpsid	i
 800e734:	f383 8811 	msr	BASEPRI, r3
 800e738:	f3bf 8f6f 	isb	sy
 800e73c:	f3bf 8f4f 	dsb	sy
 800e740:	b662      	cpsie	i
 800e742:	60fb      	str	r3, [r7, #12]
}
 800e744:	bf00      	nop
 800e746:	e7fe      	b.n	800e746 <prvDeleteTCB+0x62>
	}
 800e748:	bf00      	nop
 800e74a:	3710      	adds	r7, #16
 800e74c:	46bd      	mov	sp, r7
 800e74e:	bd80      	pop	{r7, pc}

0800e750 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e750:	b480      	push	{r7}
 800e752:	b083      	sub	sp, #12
 800e754:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e756:	4b0c      	ldr	r3, [pc, #48]	; (800e788 <prvResetNextTaskUnblockTime+0x38>)
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d104      	bne.n	800e76a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e760:	4b0a      	ldr	r3, [pc, #40]	; (800e78c <prvResetNextTaskUnblockTime+0x3c>)
 800e762:	f04f 32ff 	mov.w	r2, #4294967295
 800e766:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e768:	e008      	b.n	800e77c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e76a:	4b07      	ldr	r3, [pc, #28]	; (800e788 <prvResetNextTaskUnblockTime+0x38>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	68db      	ldr	r3, [r3, #12]
 800e770:	68db      	ldr	r3, [r3, #12]
 800e772:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	685b      	ldr	r3, [r3, #4]
 800e778:	4a04      	ldr	r2, [pc, #16]	; (800e78c <prvResetNextTaskUnblockTime+0x3c>)
 800e77a:	6013      	str	r3, [r2, #0]
}
 800e77c:	bf00      	nop
 800e77e:	370c      	adds	r7, #12
 800e780:	46bd      	mov	sp, r7
 800e782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e786:	4770      	bx	lr
 800e788:	2000068c 	.word	0x2000068c
 800e78c:	200006f4 	.word	0x200006f4

0800e790 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e790:	b480      	push	{r7}
 800e792:	b083      	sub	sp, #12
 800e794:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e796:	4b0b      	ldr	r3, [pc, #44]	; (800e7c4 <xTaskGetSchedulerState+0x34>)
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d102      	bne.n	800e7a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e79e:	2301      	movs	r3, #1
 800e7a0:	607b      	str	r3, [r7, #4]
 800e7a2:	e008      	b.n	800e7b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e7a4:	4b08      	ldr	r3, [pc, #32]	; (800e7c8 <xTaskGetSchedulerState+0x38>)
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d102      	bne.n	800e7b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e7ac:	2302      	movs	r3, #2
 800e7ae:	607b      	str	r3, [r7, #4]
 800e7b0:	e001      	b.n	800e7b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e7b6:	687b      	ldr	r3, [r7, #4]
	}
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	370c      	adds	r7, #12
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c2:	4770      	bx	lr
 800e7c4:	200006e0 	.word	0x200006e0
 800e7c8:	200006fc 	.word	0x200006fc

0800e7cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b084      	sub	sp, #16
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e7d8:	2300      	movs	r3, #0
 800e7da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d069      	beq.n	800e8b6 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e7e2:	68bb      	ldr	r3, [r7, #8]
 800e7e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7e6:	4b36      	ldr	r3, [pc, #216]	; (800e8c0 <xTaskPriorityInherit+0xf4>)
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7ec:	429a      	cmp	r2, r3
 800e7ee:	d259      	bcs.n	800e8a4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	699b      	ldr	r3, [r3, #24]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	db06      	blt.n	800e806 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e7f8:	4b31      	ldr	r3, [pc, #196]	; (800e8c0 <xTaskPriorityInherit+0xf4>)
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7fe:	f1c3 0207 	rsb	r2, r3, #7
 800e802:	68bb      	ldr	r3, [r7, #8]
 800e804:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	6959      	ldr	r1, [r3, #20]
 800e80a:	68bb      	ldr	r3, [r7, #8]
 800e80c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e80e:	4613      	mov	r3, r2
 800e810:	009b      	lsls	r3, r3, #2
 800e812:	4413      	add	r3, r2
 800e814:	009b      	lsls	r3, r3, #2
 800e816:	4a2b      	ldr	r2, [pc, #172]	; (800e8c4 <xTaskPriorityInherit+0xf8>)
 800e818:	4413      	add	r3, r2
 800e81a:	4299      	cmp	r1, r3
 800e81c:	d13a      	bne.n	800e894 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e81e:	68bb      	ldr	r3, [r7, #8]
 800e820:	3304      	adds	r3, #4
 800e822:	4618      	mov	r0, r3
 800e824:	f7fe fabd 	bl	800cda2 <uxListRemove>
 800e828:	4603      	mov	r3, r0
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d115      	bne.n	800e85a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800e82e:	68bb      	ldr	r3, [r7, #8]
 800e830:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e832:	4924      	ldr	r1, [pc, #144]	; (800e8c4 <xTaskPriorityInherit+0xf8>)
 800e834:	4613      	mov	r3, r2
 800e836:	009b      	lsls	r3, r3, #2
 800e838:	4413      	add	r3, r2
 800e83a:	009b      	lsls	r3, r3, #2
 800e83c:	440b      	add	r3, r1
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d10a      	bne.n	800e85a <xTaskPriorityInherit+0x8e>
 800e844:	68bb      	ldr	r3, [r7, #8]
 800e846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e848:	2201      	movs	r2, #1
 800e84a:	fa02 f303 	lsl.w	r3, r2, r3
 800e84e:	43da      	mvns	r2, r3
 800e850:	4b1d      	ldr	r3, [pc, #116]	; (800e8c8 <xTaskPriorityInherit+0xfc>)
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	4013      	ands	r3, r2
 800e856:	4a1c      	ldr	r2, [pc, #112]	; (800e8c8 <xTaskPriorityInherit+0xfc>)
 800e858:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e85a:	4b19      	ldr	r3, [pc, #100]	; (800e8c0 <xTaskPriorityInherit+0xf4>)
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e868:	2201      	movs	r2, #1
 800e86a:	409a      	lsls	r2, r3
 800e86c:	4b16      	ldr	r3, [pc, #88]	; (800e8c8 <xTaskPriorityInherit+0xfc>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	4313      	orrs	r3, r2
 800e872:	4a15      	ldr	r2, [pc, #84]	; (800e8c8 <xTaskPriorityInherit+0xfc>)
 800e874:	6013      	str	r3, [r2, #0]
 800e876:	68bb      	ldr	r3, [r7, #8]
 800e878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e87a:	4613      	mov	r3, r2
 800e87c:	009b      	lsls	r3, r3, #2
 800e87e:	4413      	add	r3, r2
 800e880:	009b      	lsls	r3, r3, #2
 800e882:	4a10      	ldr	r2, [pc, #64]	; (800e8c4 <xTaskPriorityInherit+0xf8>)
 800e884:	441a      	add	r2, r3
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	3304      	adds	r3, #4
 800e88a:	4619      	mov	r1, r3
 800e88c:	4610      	mov	r0, r2
 800e88e:	f7fe fa2b 	bl	800cce8 <vListInsertEnd>
 800e892:	e004      	b.n	800e89e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e894:	4b0a      	ldr	r3, [pc, #40]	; (800e8c0 <xTaskPriorityInherit+0xf4>)
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e89a:	68bb      	ldr	r3, [r7, #8]
 800e89c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e89e:	2301      	movs	r3, #1
 800e8a0:	60fb      	str	r3, [r7, #12]
 800e8a2:	e008      	b.n	800e8b6 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e8a4:	68bb      	ldr	r3, [r7, #8]
 800e8a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e8a8:	4b05      	ldr	r3, [pc, #20]	; (800e8c0 <xTaskPriorityInherit+0xf4>)
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8ae:	429a      	cmp	r2, r3
 800e8b0:	d201      	bcs.n	800e8b6 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e8b6:	68fb      	ldr	r3, [r7, #12]
	}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	3710      	adds	r7, #16
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	bd80      	pop	{r7, pc}
 800e8c0:	200005d4 	.word	0x200005d4
 800e8c4:	200005d8 	.word	0x200005d8
 800e8c8:	200006dc 	.word	0x200006dc

0800e8cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b086      	sub	sp, #24
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d072      	beq.n	800e9c8 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e8e2:	4b3c      	ldr	r3, [pc, #240]	; (800e9d4 <xTaskPriorityDisinherit+0x108>)
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	693a      	ldr	r2, [r7, #16]
 800e8e8:	429a      	cmp	r2, r3
 800e8ea:	d00c      	beq.n	800e906 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800e8ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8f0:	b672      	cpsid	i
 800e8f2:	f383 8811 	msr	BASEPRI, r3
 800e8f6:	f3bf 8f6f 	isb	sy
 800e8fa:	f3bf 8f4f 	dsb	sy
 800e8fe:	b662      	cpsie	i
 800e900:	60fb      	str	r3, [r7, #12]
}
 800e902:	bf00      	nop
 800e904:	e7fe      	b.n	800e904 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800e906:	693b      	ldr	r3, [r7, #16]
 800e908:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d10c      	bne.n	800e928 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800e90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e912:	b672      	cpsid	i
 800e914:	f383 8811 	msr	BASEPRI, r3
 800e918:	f3bf 8f6f 	isb	sy
 800e91c:	f3bf 8f4f 	dsb	sy
 800e920:	b662      	cpsie	i
 800e922:	60bb      	str	r3, [r7, #8]
}
 800e924:	bf00      	nop
 800e926:	e7fe      	b.n	800e926 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e92c:	1e5a      	subs	r2, r3, #1
 800e92e:	693b      	ldr	r3, [r7, #16]
 800e930:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e932:	693b      	ldr	r3, [r7, #16]
 800e934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e936:	693b      	ldr	r3, [r7, #16]
 800e938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e93a:	429a      	cmp	r2, r3
 800e93c:	d044      	beq.n	800e9c8 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e942:	2b00      	cmp	r3, #0
 800e944:	d140      	bne.n	800e9c8 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	3304      	adds	r3, #4
 800e94a:	4618      	mov	r0, r3
 800e94c:	f7fe fa29 	bl	800cda2 <uxListRemove>
 800e950:	4603      	mov	r3, r0
 800e952:	2b00      	cmp	r3, #0
 800e954:	d115      	bne.n	800e982 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e956:	693b      	ldr	r3, [r7, #16]
 800e958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e95a:	491f      	ldr	r1, [pc, #124]	; (800e9d8 <xTaskPriorityDisinherit+0x10c>)
 800e95c:	4613      	mov	r3, r2
 800e95e:	009b      	lsls	r3, r3, #2
 800e960:	4413      	add	r3, r2
 800e962:	009b      	lsls	r3, r3, #2
 800e964:	440b      	add	r3, r1
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d10a      	bne.n	800e982 <xTaskPriorityDisinherit+0xb6>
 800e96c:	693b      	ldr	r3, [r7, #16]
 800e96e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e970:	2201      	movs	r2, #1
 800e972:	fa02 f303 	lsl.w	r3, r2, r3
 800e976:	43da      	mvns	r2, r3
 800e978:	4b18      	ldr	r3, [pc, #96]	; (800e9dc <xTaskPriorityDisinherit+0x110>)
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	4013      	ands	r3, r2
 800e97e:	4a17      	ldr	r2, [pc, #92]	; (800e9dc <xTaskPriorityDisinherit+0x110>)
 800e980:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e982:	693b      	ldr	r3, [r7, #16]
 800e984:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e986:	693b      	ldr	r3, [r7, #16]
 800e988:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e98a:	693b      	ldr	r3, [r7, #16]
 800e98c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e98e:	f1c3 0207 	rsb	r2, r3, #7
 800e992:	693b      	ldr	r3, [r7, #16]
 800e994:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e99a:	2201      	movs	r2, #1
 800e99c:	409a      	lsls	r2, r3
 800e99e:	4b0f      	ldr	r3, [pc, #60]	; (800e9dc <xTaskPriorityDisinherit+0x110>)
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	4313      	orrs	r3, r2
 800e9a4:	4a0d      	ldr	r2, [pc, #52]	; (800e9dc <xTaskPriorityDisinherit+0x110>)
 800e9a6:	6013      	str	r3, [r2, #0]
 800e9a8:	693b      	ldr	r3, [r7, #16]
 800e9aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9ac:	4613      	mov	r3, r2
 800e9ae:	009b      	lsls	r3, r3, #2
 800e9b0:	4413      	add	r3, r2
 800e9b2:	009b      	lsls	r3, r3, #2
 800e9b4:	4a08      	ldr	r2, [pc, #32]	; (800e9d8 <xTaskPriorityDisinherit+0x10c>)
 800e9b6:	441a      	add	r2, r3
 800e9b8:	693b      	ldr	r3, [r7, #16]
 800e9ba:	3304      	adds	r3, #4
 800e9bc:	4619      	mov	r1, r3
 800e9be:	4610      	mov	r0, r2
 800e9c0:	f7fe f992 	bl	800cce8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e9c4:	2301      	movs	r3, #1
 800e9c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e9c8:	697b      	ldr	r3, [r7, #20]
	}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	3718      	adds	r7, #24
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd80      	pop	{r7, pc}
 800e9d2:	bf00      	nop
 800e9d4:	200005d4 	.word	0x200005d4
 800e9d8:	200005d8 	.word	0x200005d8
 800e9dc:	200006dc 	.word	0x200006dc

0800e9e0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b088      	sub	sp, #32
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	6078      	str	r0, [r7, #4]
 800e9e8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e9ee:	2301      	movs	r3, #1
 800e9f0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	f000 8087 	beq.w	800eb08 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e9fa:	69bb      	ldr	r3, [r7, #24]
 800e9fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d10c      	bne.n	800ea1c <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800ea02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea06:	b672      	cpsid	i
 800ea08:	f383 8811 	msr	BASEPRI, r3
 800ea0c:	f3bf 8f6f 	isb	sy
 800ea10:	f3bf 8f4f 	dsb	sy
 800ea14:	b662      	cpsie	i
 800ea16:	60fb      	str	r3, [r7, #12]
}
 800ea18:	bf00      	nop
 800ea1a:	e7fe      	b.n	800ea1a <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ea1c:	69bb      	ldr	r3, [r7, #24]
 800ea1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea20:	683a      	ldr	r2, [r7, #0]
 800ea22:	429a      	cmp	r2, r3
 800ea24:	d902      	bls.n	800ea2c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	61fb      	str	r3, [r7, #28]
 800ea2a:	e002      	b.n	800ea32 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ea2c:	69bb      	ldr	r3, [r7, #24]
 800ea2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea30:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ea32:	69bb      	ldr	r3, [r7, #24]
 800ea34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea36:	69fa      	ldr	r2, [r7, #28]
 800ea38:	429a      	cmp	r2, r3
 800ea3a:	d065      	beq.n	800eb08 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ea3c:	69bb      	ldr	r3, [r7, #24]
 800ea3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea40:	697a      	ldr	r2, [r7, #20]
 800ea42:	429a      	cmp	r2, r3
 800ea44:	d160      	bne.n	800eb08 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ea46:	4b32      	ldr	r3, [pc, #200]	; (800eb10 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	69ba      	ldr	r2, [r7, #24]
 800ea4c:	429a      	cmp	r2, r3
 800ea4e:	d10c      	bne.n	800ea6a <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800ea50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea54:	b672      	cpsid	i
 800ea56:	f383 8811 	msr	BASEPRI, r3
 800ea5a:	f3bf 8f6f 	isb	sy
 800ea5e:	f3bf 8f4f 	dsb	sy
 800ea62:	b662      	cpsie	i
 800ea64:	60bb      	str	r3, [r7, #8]
}
 800ea66:	bf00      	nop
 800ea68:	e7fe      	b.n	800ea68 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ea6a:	69bb      	ldr	r3, [r7, #24]
 800ea6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea6e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ea70:	69bb      	ldr	r3, [r7, #24]
 800ea72:	69fa      	ldr	r2, [r7, #28]
 800ea74:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ea76:	69bb      	ldr	r3, [r7, #24]
 800ea78:	699b      	ldr	r3, [r3, #24]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	db04      	blt.n	800ea88 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ea7e:	69fb      	ldr	r3, [r7, #28]
 800ea80:	f1c3 0207 	rsb	r2, r3, #7
 800ea84:	69bb      	ldr	r3, [r7, #24]
 800ea86:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ea88:	69bb      	ldr	r3, [r7, #24]
 800ea8a:	6959      	ldr	r1, [r3, #20]
 800ea8c:	693a      	ldr	r2, [r7, #16]
 800ea8e:	4613      	mov	r3, r2
 800ea90:	009b      	lsls	r3, r3, #2
 800ea92:	4413      	add	r3, r2
 800ea94:	009b      	lsls	r3, r3, #2
 800ea96:	4a1f      	ldr	r2, [pc, #124]	; (800eb14 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800ea98:	4413      	add	r3, r2
 800ea9a:	4299      	cmp	r1, r3
 800ea9c:	d134      	bne.n	800eb08 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ea9e:	69bb      	ldr	r3, [r7, #24]
 800eaa0:	3304      	adds	r3, #4
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f7fe f97d 	bl	800cda2 <uxListRemove>
 800eaa8:	4603      	mov	r3, r0
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d115      	bne.n	800eada <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800eaae:	69bb      	ldr	r3, [r7, #24]
 800eab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eab2:	4918      	ldr	r1, [pc, #96]	; (800eb14 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800eab4:	4613      	mov	r3, r2
 800eab6:	009b      	lsls	r3, r3, #2
 800eab8:	4413      	add	r3, r2
 800eaba:	009b      	lsls	r3, r3, #2
 800eabc:	440b      	add	r3, r1
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d10a      	bne.n	800eada <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800eac4:	69bb      	ldr	r3, [r7, #24]
 800eac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eac8:	2201      	movs	r2, #1
 800eaca:	fa02 f303 	lsl.w	r3, r2, r3
 800eace:	43da      	mvns	r2, r3
 800ead0:	4b11      	ldr	r3, [pc, #68]	; (800eb18 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	4013      	ands	r3, r2
 800ead6:	4a10      	ldr	r2, [pc, #64]	; (800eb18 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ead8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800eada:	69bb      	ldr	r3, [r7, #24]
 800eadc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eade:	2201      	movs	r2, #1
 800eae0:	409a      	lsls	r2, r3
 800eae2:	4b0d      	ldr	r3, [pc, #52]	; (800eb18 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	4313      	orrs	r3, r2
 800eae8:	4a0b      	ldr	r2, [pc, #44]	; (800eb18 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800eaea:	6013      	str	r3, [r2, #0]
 800eaec:	69bb      	ldr	r3, [r7, #24]
 800eaee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eaf0:	4613      	mov	r3, r2
 800eaf2:	009b      	lsls	r3, r3, #2
 800eaf4:	4413      	add	r3, r2
 800eaf6:	009b      	lsls	r3, r3, #2
 800eaf8:	4a06      	ldr	r2, [pc, #24]	; (800eb14 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800eafa:	441a      	add	r2, r3
 800eafc:	69bb      	ldr	r3, [r7, #24]
 800eafe:	3304      	adds	r3, #4
 800eb00:	4619      	mov	r1, r3
 800eb02:	4610      	mov	r0, r2
 800eb04:	f7fe f8f0 	bl	800cce8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800eb08:	bf00      	nop
 800eb0a:	3720      	adds	r7, #32
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}
 800eb10:	200005d4 	.word	0x200005d4
 800eb14:	200005d8 	.word	0x200005d8
 800eb18:	200006dc 	.word	0x200006dc

0800eb1c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800eb1c:	b480      	push	{r7}
 800eb1e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800eb20:	4b07      	ldr	r3, [pc, #28]	; (800eb40 <pvTaskIncrementMutexHeldCount+0x24>)
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d004      	beq.n	800eb32 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800eb28:	4b05      	ldr	r3, [pc, #20]	; (800eb40 <pvTaskIncrementMutexHeldCount+0x24>)
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800eb2e:	3201      	adds	r2, #1
 800eb30:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800eb32:	4b03      	ldr	r3, [pc, #12]	; (800eb40 <pvTaskIncrementMutexHeldCount+0x24>)
 800eb34:	681b      	ldr	r3, [r3, #0]
	}
 800eb36:	4618      	mov	r0, r3
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3e:	4770      	bx	lr
 800eb40:	200005d4 	.word	0x200005d4

0800eb44 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800eb44:	b580      	push	{r7, lr}
 800eb46:	b084      	sub	sp, #16
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
 800eb4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800eb4e:	4b29      	ldr	r3, [pc, #164]	; (800ebf4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb54:	4b28      	ldr	r3, [pc, #160]	; (800ebf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	3304      	adds	r3, #4
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	f7fe f921 	bl	800cda2 <uxListRemove>
 800eb60:	4603      	mov	r3, r0
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d10b      	bne.n	800eb7e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800eb66:	4b24      	ldr	r3, [pc, #144]	; (800ebf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb6c:	2201      	movs	r2, #1
 800eb6e:	fa02 f303 	lsl.w	r3, r2, r3
 800eb72:	43da      	mvns	r2, r3
 800eb74:	4b21      	ldr	r3, [pc, #132]	; (800ebfc <prvAddCurrentTaskToDelayedList+0xb8>)
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	4013      	ands	r3, r2
 800eb7a:	4a20      	ldr	r2, [pc, #128]	; (800ebfc <prvAddCurrentTaskToDelayedList+0xb8>)
 800eb7c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb84:	d10a      	bne.n	800eb9c <prvAddCurrentTaskToDelayedList+0x58>
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d007      	beq.n	800eb9c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eb8c:	4b1a      	ldr	r3, [pc, #104]	; (800ebf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	3304      	adds	r3, #4
 800eb92:	4619      	mov	r1, r3
 800eb94:	481a      	ldr	r0, [pc, #104]	; (800ec00 <prvAddCurrentTaskToDelayedList+0xbc>)
 800eb96:	f7fe f8a7 	bl	800cce8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800eb9a:	e026      	b.n	800ebea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800eb9c:	68fa      	ldr	r2, [r7, #12]
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	4413      	add	r3, r2
 800eba2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800eba4:	4b14      	ldr	r3, [pc, #80]	; (800ebf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	68ba      	ldr	r2, [r7, #8]
 800ebaa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ebac:	68ba      	ldr	r2, [r7, #8]
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	429a      	cmp	r2, r3
 800ebb2:	d209      	bcs.n	800ebc8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ebb4:	4b13      	ldr	r3, [pc, #76]	; (800ec04 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ebb6:	681a      	ldr	r2, [r3, #0]
 800ebb8:	4b0f      	ldr	r3, [pc, #60]	; (800ebf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	3304      	adds	r3, #4
 800ebbe:	4619      	mov	r1, r3
 800ebc0:	4610      	mov	r0, r2
 800ebc2:	f7fe f8b5 	bl	800cd30 <vListInsert>
}
 800ebc6:	e010      	b.n	800ebea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ebc8:	4b0f      	ldr	r3, [pc, #60]	; (800ec08 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ebca:	681a      	ldr	r2, [r3, #0]
 800ebcc:	4b0a      	ldr	r3, [pc, #40]	; (800ebf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	3304      	adds	r3, #4
 800ebd2:	4619      	mov	r1, r3
 800ebd4:	4610      	mov	r0, r2
 800ebd6:	f7fe f8ab 	bl	800cd30 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ebda:	4b0c      	ldr	r3, [pc, #48]	; (800ec0c <prvAddCurrentTaskToDelayedList+0xc8>)
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	68ba      	ldr	r2, [r7, #8]
 800ebe0:	429a      	cmp	r2, r3
 800ebe2:	d202      	bcs.n	800ebea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ebe4:	4a09      	ldr	r2, [pc, #36]	; (800ec0c <prvAddCurrentTaskToDelayedList+0xc8>)
 800ebe6:	68bb      	ldr	r3, [r7, #8]
 800ebe8:	6013      	str	r3, [r2, #0]
}
 800ebea:	bf00      	nop
 800ebec:	3710      	adds	r7, #16
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	bd80      	pop	{r7, pc}
 800ebf2:	bf00      	nop
 800ebf4:	200006d8 	.word	0x200006d8
 800ebf8:	200005d4 	.word	0x200005d4
 800ebfc:	200006dc 	.word	0x200006dc
 800ec00:	200006c0 	.word	0x200006c0
 800ec04:	20000690 	.word	0x20000690
 800ec08:	2000068c 	.word	0x2000068c
 800ec0c:	200006f4 	.word	0x200006f4

0800ec10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ec10:	b480      	push	{r7}
 800ec12:	b085      	sub	sp, #20
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	60f8      	str	r0, [r7, #12]
 800ec18:	60b9      	str	r1, [r7, #8]
 800ec1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	3b04      	subs	r3, #4
 800ec20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ec28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	3b04      	subs	r3, #4
 800ec2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ec30:	68bb      	ldr	r3, [r7, #8]
 800ec32:	f023 0201 	bic.w	r2, r3, #1
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	3b04      	subs	r3, #4
 800ec3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ec40:	4a0c      	ldr	r2, [pc, #48]	; (800ec74 <pxPortInitialiseStack+0x64>)
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	3b14      	subs	r3, #20
 800ec4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ec4c:	687a      	ldr	r2, [r7, #4]
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	3b04      	subs	r3, #4
 800ec56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	f06f 0202 	mvn.w	r2, #2
 800ec5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	3b20      	subs	r3, #32
 800ec64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ec66:	68fb      	ldr	r3, [r7, #12]
}
 800ec68:	4618      	mov	r0, r3
 800ec6a:	3714      	adds	r7, #20
 800ec6c:	46bd      	mov	sp, r7
 800ec6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec72:	4770      	bx	lr
 800ec74:	0800ec79 	.word	0x0800ec79

0800ec78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ec78:	b480      	push	{r7}
 800ec7a:	b085      	sub	sp, #20
 800ec7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ec82:	4b14      	ldr	r3, [pc, #80]	; (800ecd4 <prvTaskExitError+0x5c>)
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec8a:	d00c      	beq.n	800eca6 <prvTaskExitError+0x2e>
	__asm volatile
 800ec8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec90:	b672      	cpsid	i
 800ec92:	f383 8811 	msr	BASEPRI, r3
 800ec96:	f3bf 8f6f 	isb	sy
 800ec9a:	f3bf 8f4f 	dsb	sy
 800ec9e:	b662      	cpsie	i
 800eca0:	60fb      	str	r3, [r7, #12]
}
 800eca2:	bf00      	nop
 800eca4:	e7fe      	b.n	800eca4 <prvTaskExitError+0x2c>
	__asm volatile
 800eca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecaa:	b672      	cpsid	i
 800ecac:	f383 8811 	msr	BASEPRI, r3
 800ecb0:	f3bf 8f6f 	isb	sy
 800ecb4:	f3bf 8f4f 	dsb	sy
 800ecb8:	b662      	cpsie	i
 800ecba:	60bb      	str	r3, [r7, #8]
}
 800ecbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ecbe:	bf00      	nop
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d0fc      	beq.n	800ecc0 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ecc6:	bf00      	nop
 800ecc8:	bf00      	nop
 800ecca:	3714      	adds	r7, #20
 800eccc:	46bd      	mov	sp, r7
 800ecce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd2:	4770      	bx	lr
 800ecd4:	2000004c 	.word	0x2000004c
	...

0800ece0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ece0:	4b07      	ldr	r3, [pc, #28]	; (800ed00 <pxCurrentTCBConst2>)
 800ece2:	6819      	ldr	r1, [r3, #0]
 800ece4:	6808      	ldr	r0, [r1, #0]
 800ece6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecea:	f380 8809 	msr	PSP, r0
 800ecee:	f3bf 8f6f 	isb	sy
 800ecf2:	f04f 0000 	mov.w	r0, #0
 800ecf6:	f380 8811 	msr	BASEPRI, r0
 800ecfa:	4770      	bx	lr
 800ecfc:	f3af 8000 	nop.w

0800ed00 <pxCurrentTCBConst2>:
 800ed00:	200005d4 	.word	0x200005d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ed04:	bf00      	nop
 800ed06:	bf00      	nop

0800ed08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ed08:	4808      	ldr	r0, [pc, #32]	; (800ed2c <prvPortStartFirstTask+0x24>)
 800ed0a:	6800      	ldr	r0, [r0, #0]
 800ed0c:	6800      	ldr	r0, [r0, #0]
 800ed0e:	f380 8808 	msr	MSP, r0
 800ed12:	f04f 0000 	mov.w	r0, #0
 800ed16:	f380 8814 	msr	CONTROL, r0
 800ed1a:	b662      	cpsie	i
 800ed1c:	b661      	cpsie	f
 800ed1e:	f3bf 8f4f 	dsb	sy
 800ed22:	f3bf 8f6f 	isb	sy
 800ed26:	df00      	svc	0
 800ed28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ed2a:	bf00      	nop
 800ed2c:	e000ed08 	.word	0xe000ed08

0800ed30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b084      	sub	sp, #16
 800ed34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ed36:	4b37      	ldr	r3, [pc, #220]	; (800ee14 <xPortStartScheduler+0xe4>)
 800ed38:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	781b      	ldrb	r3, [r3, #0]
 800ed3e:	b2db      	uxtb	r3, r3
 800ed40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	22ff      	movs	r2, #255	; 0xff
 800ed46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	781b      	ldrb	r3, [r3, #0]
 800ed4c:	b2db      	uxtb	r3, r3
 800ed4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ed50:	78fb      	ldrb	r3, [r7, #3]
 800ed52:	b2db      	uxtb	r3, r3
 800ed54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ed58:	b2da      	uxtb	r2, r3
 800ed5a:	4b2f      	ldr	r3, [pc, #188]	; (800ee18 <xPortStartScheduler+0xe8>)
 800ed5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ed5e:	4b2f      	ldr	r3, [pc, #188]	; (800ee1c <xPortStartScheduler+0xec>)
 800ed60:	2207      	movs	r2, #7
 800ed62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed64:	e009      	b.n	800ed7a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ed66:	4b2d      	ldr	r3, [pc, #180]	; (800ee1c <xPortStartScheduler+0xec>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	3b01      	subs	r3, #1
 800ed6c:	4a2b      	ldr	r2, [pc, #172]	; (800ee1c <xPortStartScheduler+0xec>)
 800ed6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ed70:	78fb      	ldrb	r3, [r7, #3]
 800ed72:	b2db      	uxtb	r3, r3
 800ed74:	005b      	lsls	r3, r3, #1
 800ed76:	b2db      	uxtb	r3, r3
 800ed78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed7a:	78fb      	ldrb	r3, [r7, #3]
 800ed7c:	b2db      	uxtb	r3, r3
 800ed7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed82:	2b80      	cmp	r3, #128	; 0x80
 800ed84:	d0ef      	beq.n	800ed66 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ed86:	4b25      	ldr	r3, [pc, #148]	; (800ee1c <xPortStartScheduler+0xec>)
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	f1c3 0307 	rsb	r3, r3, #7
 800ed8e:	2b04      	cmp	r3, #4
 800ed90:	d00c      	beq.n	800edac <xPortStartScheduler+0x7c>
	__asm volatile
 800ed92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed96:	b672      	cpsid	i
 800ed98:	f383 8811 	msr	BASEPRI, r3
 800ed9c:	f3bf 8f6f 	isb	sy
 800eda0:	f3bf 8f4f 	dsb	sy
 800eda4:	b662      	cpsie	i
 800eda6:	60bb      	str	r3, [r7, #8]
}
 800eda8:	bf00      	nop
 800edaa:	e7fe      	b.n	800edaa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800edac:	4b1b      	ldr	r3, [pc, #108]	; (800ee1c <xPortStartScheduler+0xec>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	021b      	lsls	r3, r3, #8
 800edb2:	4a1a      	ldr	r2, [pc, #104]	; (800ee1c <xPortStartScheduler+0xec>)
 800edb4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800edb6:	4b19      	ldr	r3, [pc, #100]	; (800ee1c <xPortStartScheduler+0xec>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800edbe:	4a17      	ldr	r2, [pc, #92]	; (800ee1c <xPortStartScheduler+0xec>)
 800edc0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	b2da      	uxtb	r2, r3
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800edca:	4b15      	ldr	r3, [pc, #84]	; (800ee20 <xPortStartScheduler+0xf0>)
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	4a14      	ldr	r2, [pc, #80]	; (800ee20 <xPortStartScheduler+0xf0>)
 800edd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800edd4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800edd6:	4b12      	ldr	r3, [pc, #72]	; (800ee20 <xPortStartScheduler+0xf0>)
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	4a11      	ldr	r2, [pc, #68]	; (800ee20 <xPortStartScheduler+0xf0>)
 800eddc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ede0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ede2:	f000 f8dd 	bl	800efa0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ede6:	4b0f      	ldr	r3, [pc, #60]	; (800ee24 <xPortStartScheduler+0xf4>)
 800ede8:	2200      	movs	r2, #0
 800edea:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800edec:	f000 f8fc 	bl	800efe8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800edf0:	4b0d      	ldr	r3, [pc, #52]	; (800ee28 <xPortStartScheduler+0xf8>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	4a0c      	ldr	r2, [pc, #48]	; (800ee28 <xPortStartScheduler+0xf8>)
 800edf6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800edfa:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800edfc:	f7ff ff84 	bl	800ed08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ee00:	f7ff fa74 	bl	800e2ec <vTaskSwitchContext>
	prvTaskExitError();
 800ee04:	f7ff ff38 	bl	800ec78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ee08:	2300      	movs	r3, #0
}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	3710      	adds	r7, #16
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}
 800ee12:	bf00      	nop
 800ee14:	e000e400 	.word	0xe000e400
 800ee18:	20000700 	.word	0x20000700
 800ee1c:	20000704 	.word	0x20000704
 800ee20:	e000ed20 	.word	0xe000ed20
 800ee24:	2000004c 	.word	0x2000004c
 800ee28:	e000ef34 	.word	0xe000ef34

0800ee2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	b083      	sub	sp, #12
 800ee30:	af00      	add	r7, sp, #0
	__asm volatile
 800ee32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee36:	b672      	cpsid	i
 800ee38:	f383 8811 	msr	BASEPRI, r3
 800ee3c:	f3bf 8f6f 	isb	sy
 800ee40:	f3bf 8f4f 	dsb	sy
 800ee44:	b662      	cpsie	i
 800ee46:	607b      	str	r3, [r7, #4]
}
 800ee48:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ee4a:	4b10      	ldr	r3, [pc, #64]	; (800ee8c <vPortEnterCritical+0x60>)
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	3301      	adds	r3, #1
 800ee50:	4a0e      	ldr	r2, [pc, #56]	; (800ee8c <vPortEnterCritical+0x60>)
 800ee52:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ee54:	4b0d      	ldr	r3, [pc, #52]	; (800ee8c <vPortEnterCritical+0x60>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	2b01      	cmp	r3, #1
 800ee5a:	d111      	bne.n	800ee80 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ee5c:	4b0c      	ldr	r3, [pc, #48]	; (800ee90 <vPortEnterCritical+0x64>)
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	b2db      	uxtb	r3, r3
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d00c      	beq.n	800ee80 <vPortEnterCritical+0x54>
	__asm volatile
 800ee66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee6a:	b672      	cpsid	i
 800ee6c:	f383 8811 	msr	BASEPRI, r3
 800ee70:	f3bf 8f6f 	isb	sy
 800ee74:	f3bf 8f4f 	dsb	sy
 800ee78:	b662      	cpsie	i
 800ee7a:	603b      	str	r3, [r7, #0]
}
 800ee7c:	bf00      	nop
 800ee7e:	e7fe      	b.n	800ee7e <vPortEnterCritical+0x52>
	}
}
 800ee80:	bf00      	nop
 800ee82:	370c      	adds	r7, #12
 800ee84:	46bd      	mov	sp, r7
 800ee86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee8a:	4770      	bx	lr
 800ee8c:	2000004c 	.word	0x2000004c
 800ee90:	e000ed04 	.word	0xe000ed04

0800ee94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ee94:	b480      	push	{r7}
 800ee96:	b083      	sub	sp, #12
 800ee98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ee9a:	4b13      	ldr	r3, [pc, #76]	; (800eee8 <vPortExitCritical+0x54>)
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d10c      	bne.n	800eebc <vPortExitCritical+0x28>
	__asm volatile
 800eea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eea6:	b672      	cpsid	i
 800eea8:	f383 8811 	msr	BASEPRI, r3
 800eeac:	f3bf 8f6f 	isb	sy
 800eeb0:	f3bf 8f4f 	dsb	sy
 800eeb4:	b662      	cpsie	i
 800eeb6:	607b      	str	r3, [r7, #4]
}
 800eeb8:	bf00      	nop
 800eeba:	e7fe      	b.n	800eeba <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800eebc:	4b0a      	ldr	r3, [pc, #40]	; (800eee8 <vPortExitCritical+0x54>)
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	3b01      	subs	r3, #1
 800eec2:	4a09      	ldr	r2, [pc, #36]	; (800eee8 <vPortExitCritical+0x54>)
 800eec4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800eec6:	4b08      	ldr	r3, [pc, #32]	; (800eee8 <vPortExitCritical+0x54>)
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d105      	bne.n	800eeda <vPortExitCritical+0x46>
 800eece:	2300      	movs	r3, #0
 800eed0:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800eed8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800eeda:	bf00      	nop
 800eedc:	370c      	adds	r7, #12
 800eede:	46bd      	mov	sp, r7
 800eee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee4:	4770      	bx	lr
 800eee6:	bf00      	nop
 800eee8:	2000004c 	.word	0x2000004c
 800eeec:	00000000 	.word	0x00000000

0800eef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800eef0:	f3ef 8009 	mrs	r0, PSP
 800eef4:	f3bf 8f6f 	isb	sy
 800eef8:	4b15      	ldr	r3, [pc, #84]	; (800ef50 <pxCurrentTCBConst>)
 800eefa:	681a      	ldr	r2, [r3, #0]
 800eefc:	f01e 0f10 	tst.w	lr, #16
 800ef00:	bf08      	it	eq
 800ef02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ef06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef0a:	6010      	str	r0, [r2, #0]
 800ef0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ef10:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ef14:	b672      	cpsid	i
 800ef16:	f380 8811 	msr	BASEPRI, r0
 800ef1a:	f3bf 8f4f 	dsb	sy
 800ef1e:	f3bf 8f6f 	isb	sy
 800ef22:	b662      	cpsie	i
 800ef24:	f7ff f9e2 	bl	800e2ec <vTaskSwitchContext>
 800ef28:	f04f 0000 	mov.w	r0, #0
 800ef2c:	f380 8811 	msr	BASEPRI, r0
 800ef30:	bc09      	pop	{r0, r3}
 800ef32:	6819      	ldr	r1, [r3, #0]
 800ef34:	6808      	ldr	r0, [r1, #0]
 800ef36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef3a:	f01e 0f10 	tst.w	lr, #16
 800ef3e:	bf08      	it	eq
 800ef40:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ef44:	f380 8809 	msr	PSP, r0
 800ef48:	f3bf 8f6f 	isb	sy
 800ef4c:	4770      	bx	lr
 800ef4e:	bf00      	nop

0800ef50 <pxCurrentTCBConst>:
 800ef50:	200005d4 	.word	0x200005d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ef54:	bf00      	nop
 800ef56:	bf00      	nop

0800ef58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	b082      	sub	sp, #8
 800ef5c:	af00      	add	r7, sp, #0
	__asm volatile
 800ef5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef62:	b672      	cpsid	i
 800ef64:	f383 8811 	msr	BASEPRI, r3
 800ef68:	f3bf 8f6f 	isb	sy
 800ef6c:	f3bf 8f4f 	dsb	sy
 800ef70:	b662      	cpsie	i
 800ef72:	607b      	str	r3, [r7, #4]
}
 800ef74:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ef76:	f7ff f8ff 	bl	800e178 <xTaskIncrementTick>
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d003      	beq.n	800ef88 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ef80:	4b06      	ldr	r3, [pc, #24]	; (800ef9c <SysTick_Handler+0x44>)
 800ef82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef86:	601a      	str	r2, [r3, #0]
 800ef88:	2300      	movs	r3, #0
 800ef8a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	f383 8811 	msr	BASEPRI, r3
}
 800ef92:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ef94:	bf00      	nop
 800ef96:	3708      	adds	r7, #8
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}
 800ef9c:	e000ed04 	.word	0xe000ed04

0800efa0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800efa0:	b480      	push	{r7}
 800efa2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800efa4:	4b0b      	ldr	r3, [pc, #44]	; (800efd4 <vPortSetupTimerInterrupt+0x34>)
 800efa6:	2200      	movs	r2, #0
 800efa8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800efaa:	4b0b      	ldr	r3, [pc, #44]	; (800efd8 <vPortSetupTimerInterrupt+0x38>)
 800efac:	2200      	movs	r2, #0
 800efae:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800efb0:	4b0a      	ldr	r3, [pc, #40]	; (800efdc <vPortSetupTimerInterrupt+0x3c>)
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	4a0a      	ldr	r2, [pc, #40]	; (800efe0 <vPortSetupTimerInterrupt+0x40>)
 800efb6:	fba2 2303 	umull	r2, r3, r2, r3
 800efba:	099b      	lsrs	r3, r3, #6
 800efbc:	4a09      	ldr	r2, [pc, #36]	; (800efe4 <vPortSetupTimerInterrupt+0x44>)
 800efbe:	3b01      	subs	r3, #1
 800efc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800efc2:	4b04      	ldr	r3, [pc, #16]	; (800efd4 <vPortSetupTimerInterrupt+0x34>)
 800efc4:	2207      	movs	r2, #7
 800efc6:	601a      	str	r2, [r3, #0]
}
 800efc8:	bf00      	nop
 800efca:	46bd      	mov	sp, r7
 800efcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd0:	4770      	bx	lr
 800efd2:	bf00      	nop
 800efd4:	e000e010 	.word	0xe000e010
 800efd8:	e000e018 	.word	0xe000e018
 800efdc:	20000040 	.word	0x20000040
 800efe0:	10624dd3 	.word	0x10624dd3
 800efe4:	e000e014 	.word	0xe000e014

0800efe8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800efe8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800eff8 <vPortEnableVFP+0x10>
 800efec:	6801      	ldr	r1, [r0, #0]
 800efee:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800eff2:	6001      	str	r1, [r0, #0]
 800eff4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800eff6:	bf00      	nop
 800eff8:	e000ed88 	.word	0xe000ed88

0800effc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b08a      	sub	sp, #40	; 0x28
 800f000:	af00      	add	r7, sp, #0
 800f002:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f004:	2300      	movs	r3, #0
 800f006:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f008:	f7ff f80a 	bl	800e020 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f00c:	4b5b      	ldr	r3, [pc, #364]	; (800f17c <pvPortMalloc+0x180>)
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d101      	bne.n	800f018 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f014:	f000 f91a 	bl	800f24c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f018:	4b59      	ldr	r3, [pc, #356]	; (800f180 <pvPortMalloc+0x184>)
 800f01a:	681a      	ldr	r2, [r3, #0]
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	4013      	ands	r3, r2
 800f020:	2b00      	cmp	r3, #0
 800f022:	f040 8092 	bne.w	800f14a <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d01f      	beq.n	800f06c <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800f02c:	2208      	movs	r2, #8
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	4413      	add	r3, r2
 800f032:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	f003 0307 	and.w	r3, r3, #7
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d016      	beq.n	800f06c <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	f023 0307 	bic.w	r3, r3, #7
 800f044:	3308      	adds	r3, #8
 800f046:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f003 0307 	and.w	r3, r3, #7
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d00c      	beq.n	800f06c <pvPortMalloc+0x70>
	__asm volatile
 800f052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f056:	b672      	cpsid	i
 800f058:	f383 8811 	msr	BASEPRI, r3
 800f05c:	f3bf 8f6f 	isb	sy
 800f060:	f3bf 8f4f 	dsb	sy
 800f064:	b662      	cpsie	i
 800f066:	617b      	str	r3, [r7, #20]
}
 800f068:	bf00      	nop
 800f06a:	e7fe      	b.n	800f06a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d06b      	beq.n	800f14a <pvPortMalloc+0x14e>
 800f072:	4b44      	ldr	r3, [pc, #272]	; (800f184 <pvPortMalloc+0x188>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	687a      	ldr	r2, [r7, #4]
 800f078:	429a      	cmp	r2, r3
 800f07a:	d866      	bhi.n	800f14a <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f07c:	4b42      	ldr	r3, [pc, #264]	; (800f188 <pvPortMalloc+0x18c>)
 800f07e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f080:	4b41      	ldr	r3, [pc, #260]	; (800f188 <pvPortMalloc+0x18c>)
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f086:	e004      	b.n	800f092 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800f088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f08a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f094:	685b      	ldr	r3, [r3, #4]
 800f096:	687a      	ldr	r2, [r7, #4]
 800f098:	429a      	cmp	r2, r3
 800f09a:	d903      	bls.n	800f0a4 <pvPortMalloc+0xa8>
 800f09c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d1f1      	bne.n	800f088 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f0a4:	4b35      	ldr	r3, [pc, #212]	; (800f17c <pvPortMalloc+0x180>)
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f0aa:	429a      	cmp	r2, r3
 800f0ac:	d04d      	beq.n	800f14a <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f0ae:	6a3b      	ldr	r3, [r7, #32]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	2208      	movs	r2, #8
 800f0b4:	4413      	add	r3, r2
 800f0b6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f0b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ba:	681a      	ldr	r2, [r3, #0]
 800f0bc:	6a3b      	ldr	r3, [r7, #32]
 800f0be:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0c2:	685a      	ldr	r2, [r3, #4]
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	1ad2      	subs	r2, r2, r3
 800f0c8:	2308      	movs	r3, #8
 800f0ca:	005b      	lsls	r3, r3, #1
 800f0cc:	429a      	cmp	r2, r3
 800f0ce:	d921      	bls.n	800f114 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f0d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	4413      	add	r3, r2
 800f0d6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f0d8:	69bb      	ldr	r3, [r7, #24]
 800f0da:	f003 0307 	and.w	r3, r3, #7
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d00c      	beq.n	800f0fc <pvPortMalloc+0x100>
	__asm volatile
 800f0e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0e6:	b672      	cpsid	i
 800f0e8:	f383 8811 	msr	BASEPRI, r3
 800f0ec:	f3bf 8f6f 	isb	sy
 800f0f0:	f3bf 8f4f 	dsb	sy
 800f0f4:	b662      	cpsie	i
 800f0f6:	613b      	str	r3, [r7, #16]
}
 800f0f8:	bf00      	nop
 800f0fa:	e7fe      	b.n	800f0fa <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0fe:	685a      	ldr	r2, [r3, #4]
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	1ad2      	subs	r2, r2, r3
 800f104:	69bb      	ldr	r3, [r7, #24]
 800f106:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f10a:	687a      	ldr	r2, [r7, #4]
 800f10c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f10e:	69b8      	ldr	r0, [r7, #24]
 800f110:	f000 f8fe 	bl	800f310 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f114:	4b1b      	ldr	r3, [pc, #108]	; (800f184 <pvPortMalloc+0x188>)
 800f116:	681a      	ldr	r2, [r3, #0]
 800f118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f11a:	685b      	ldr	r3, [r3, #4]
 800f11c:	1ad3      	subs	r3, r2, r3
 800f11e:	4a19      	ldr	r2, [pc, #100]	; (800f184 <pvPortMalloc+0x188>)
 800f120:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f122:	4b18      	ldr	r3, [pc, #96]	; (800f184 <pvPortMalloc+0x188>)
 800f124:	681a      	ldr	r2, [r3, #0]
 800f126:	4b19      	ldr	r3, [pc, #100]	; (800f18c <pvPortMalloc+0x190>)
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	429a      	cmp	r2, r3
 800f12c:	d203      	bcs.n	800f136 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f12e:	4b15      	ldr	r3, [pc, #84]	; (800f184 <pvPortMalloc+0x188>)
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	4a16      	ldr	r2, [pc, #88]	; (800f18c <pvPortMalloc+0x190>)
 800f134:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f138:	685a      	ldr	r2, [r3, #4]
 800f13a:	4b11      	ldr	r3, [pc, #68]	; (800f180 <pvPortMalloc+0x184>)
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	431a      	orrs	r2, r3
 800f140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f142:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f146:	2200      	movs	r2, #0
 800f148:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f14a:	f7fe ff77 	bl	800e03c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f14e:	69fb      	ldr	r3, [r7, #28]
 800f150:	f003 0307 	and.w	r3, r3, #7
 800f154:	2b00      	cmp	r3, #0
 800f156:	d00c      	beq.n	800f172 <pvPortMalloc+0x176>
	__asm volatile
 800f158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f15c:	b672      	cpsid	i
 800f15e:	f383 8811 	msr	BASEPRI, r3
 800f162:	f3bf 8f6f 	isb	sy
 800f166:	f3bf 8f4f 	dsb	sy
 800f16a:	b662      	cpsie	i
 800f16c:	60fb      	str	r3, [r7, #12]
}
 800f16e:	bf00      	nop
 800f170:	e7fe      	b.n	800f170 <pvPortMalloc+0x174>
	return pvReturn;
 800f172:	69fb      	ldr	r3, [r7, #28]
}
 800f174:	4618      	mov	r0, r3
 800f176:	3728      	adds	r7, #40	; 0x28
 800f178:	46bd      	mov	sp, r7
 800f17a:	bd80      	pop	{r7, pc}
 800f17c:	20007f10 	.word	0x20007f10
 800f180:	20007f1c 	.word	0x20007f1c
 800f184:	20007f14 	.word	0x20007f14
 800f188:	20007f08 	.word	0x20007f08
 800f18c:	20007f18 	.word	0x20007f18

0800f190 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b086      	sub	sp, #24
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d04c      	beq.n	800f23c <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f1a2:	2308      	movs	r3, #8
 800f1a4:	425b      	negs	r3, r3
 800f1a6:	697a      	ldr	r2, [r7, #20]
 800f1a8:	4413      	add	r3, r2
 800f1aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f1ac:	697b      	ldr	r3, [r7, #20]
 800f1ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f1b0:	693b      	ldr	r3, [r7, #16]
 800f1b2:	685a      	ldr	r2, [r3, #4]
 800f1b4:	4b23      	ldr	r3, [pc, #140]	; (800f244 <vPortFree+0xb4>)
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	4013      	ands	r3, r2
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d10c      	bne.n	800f1d8 <vPortFree+0x48>
	__asm volatile
 800f1be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1c2:	b672      	cpsid	i
 800f1c4:	f383 8811 	msr	BASEPRI, r3
 800f1c8:	f3bf 8f6f 	isb	sy
 800f1cc:	f3bf 8f4f 	dsb	sy
 800f1d0:	b662      	cpsie	i
 800f1d2:	60fb      	str	r3, [r7, #12]
}
 800f1d4:	bf00      	nop
 800f1d6:	e7fe      	b.n	800f1d6 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f1d8:	693b      	ldr	r3, [r7, #16]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d00c      	beq.n	800f1fa <vPortFree+0x6a>
	__asm volatile
 800f1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1e4:	b672      	cpsid	i
 800f1e6:	f383 8811 	msr	BASEPRI, r3
 800f1ea:	f3bf 8f6f 	isb	sy
 800f1ee:	f3bf 8f4f 	dsb	sy
 800f1f2:	b662      	cpsie	i
 800f1f4:	60bb      	str	r3, [r7, #8]
}
 800f1f6:	bf00      	nop
 800f1f8:	e7fe      	b.n	800f1f8 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f1fa:	693b      	ldr	r3, [r7, #16]
 800f1fc:	685a      	ldr	r2, [r3, #4]
 800f1fe:	4b11      	ldr	r3, [pc, #68]	; (800f244 <vPortFree+0xb4>)
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	4013      	ands	r3, r2
 800f204:	2b00      	cmp	r3, #0
 800f206:	d019      	beq.n	800f23c <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f208:	693b      	ldr	r3, [r7, #16]
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d115      	bne.n	800f23c <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	685a      	ldr	r2, [r3, #4]
 800f214:	4b0b      	ldr	r3, [pc, #44]	; (800f244 <vPortFree+0xb4>)
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	43db      	mvns	r3, r3
 800f21a:	401a      	ands	r2, r3
 800f21c:	693b      	ldr	r3, [r7, #16]
 800f21e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f220:	f7fe fefe 	bl	800e020 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f224:	693b      	ldr	r3, [r7, #16]
 800f226:	685a      	ldr	r2, [r3, #4]
 800f228:	4b07      	ldr	r3, [pc, #28]	; (800f248 <vPortFree+0xb8>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	4413      	add	r3, r2
 800f22e:	4a06      	ldr	r2, [pc, #24]	; (800f248 <vPortFree+0xb8>)
 800f230:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f232:	6938      	ldr	r0, [r7, #16]
 800f234:	f000 f86c 	bl	800f310 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800f238:	f7fe ff00 	bl	800e03c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f23c:	bf00      	nop
 800f23e:	3718      	adds	r7, #24
 800f240:	46bd      	mov	sp, r7
 800f242:	bd80      	pop	{r7, pc}
 800f244:	20007f1c 	.word	0x20007f1c
 800f248:	20007f14 	.word	0x20007f14

0800f24c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f24c:	b480      	push	{r7}
 800f24e:	b085      	sub	sp, #20
 800f250:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f252:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800f256:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f258:	4b27      	ldr	r3, [pc, #156]	; (800f2f8 <prvHeapInit+0xac>)
 800f25a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	f003 0307 	and.w	r3, r3, #7
 800f262:	2b00      	cmp	r3, #0
 800f264:	d00c      	beq.n	800f280 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	3307      	adds	r3, #7
 800f26a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	f023 0307 	bic.w	r3, r3, #7
 800f272:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f274:	68ba      	ldr	r2, [r7, #8]
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	1ad3      	subs	r3, r2, r3
 800f27a:	4a1f      	ldr	r2, [pc, #124]	; (800f2f8 <prvHeapInit+0xac>)
 800f27c:	4413      	add	r3, r2
 800f27e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f284:	4a1d      	ldr	r2, [pc, #116]	; (800f2fc <prvHeapInit+0xb0>)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f28a:	4b1c      	ldr	r3, [pc, #112]	; (800f2fc <prvHeapInit+0xb0>)
 800f28c:	2200      	movs	r2, #0
 800f28e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	68ba      	ldr	r2, [r7, #8]
 800f294:	4413      	add	r3, r2
 800f296:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f298:	2208      	movs	r2, #8
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	1a9b      	subs	r3, r3, r2
 800f29e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	f023 0307 	bic.w	r3, r3, #7
 800f2a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	4a15      	ldr	r2, [pc, #84]	; (800f300 <prvHeapInit+0xb4>)
 800f2ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f2ae:	4b14      	ldr	r3, [pc, #80]	; (800f300 <prvHeapInit+0xb4>)
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f2b6:	4b12      	ldr	r3, [pc, #72]	; (800f300 <prvHeapInit+0xb4>)
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	2200      	movs	r2, #0
 800f2bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f2c2:	683b      	ldr	r3, [r7, #0]
 800f2c4:	68fa      	ldr	r2, [r7, #12]
 800f2c6:	1ad2      	subs	r2, r2, r3
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f2cc:	4b0c      	ldr	r3, [pc, #48]	; (800f300 <prvHeapInit+0xb4>)
 800f2ce:	681a      	ldr	r2, [r3, #0]
 800f2d0:	683b      	ldr	r3, [r7, #0]
 800f2d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f2d4:	683b      	ldr	r3, [r7, #0]
 800f2d6:	685b      	ldr	r3, [r3, #4]
 800f2d8:	4a0a      	ldr	r2, [pc, #40]	; (800f304 <prvHeapInit+0xb8>)
 800f2da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	685b      	ldr	r3, [r3, #4]
 800f2e0:	4a09      	ldr	r2, [pc, #36]	; (800f308 <prvHeapInit+0xbc>)
 800f2e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f2e4:	4b09      	ldr	r3, [pc, #36]	; (800f30c <prvHeapInit+0xc0>)
 800f2e6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f2ea:	601a      	str	r2, [r3, #0]
}
 800f2ec:	bf00      	nop
 800f2ee:	3714      	adds	r7, #20
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f6:	4770      	bx	lr
 800f2f8:	20000708 	.word	0x20000708
 800f2fc:	20007f08 	.word	0x20007f08
 800f300:	20007f10 	.word	0x20007f10
 800f304:	20007f18 	.word	0x20007f18
 800f308:	20007f14 	.word	0x20007f14
 800f30c:	20007f1c 	.word	0x20007f1c

0800f310 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f310:	b480      	push	{r7}
 800f312:	b085      	sub	sp, #20
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f318:	4b28      	ldr	r3, [pc, #160]	; (800f3bc <prvInsertBlockIntoFreeList+0xac>)
 800f31a:	60fb      	str	r3, [r7, #12]
 800f31c:	e002      	b.n	800f324 <prvInsertBlockIntoFreeList+0x14>
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	60fb      	str	r3, [r7, #12]
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	687a      	ldr	r2, [r7, #4]
 800f32a:	429a      	cmp	r2, r3
 800f32c:	d8f7      	bhi.n	800f31e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	685b      	ldr	r3, [r3, #4]
 800f336:	68ba      	ldr	r2, [r7, #8]
 800f338:	4413      	add	r3, r2
 800f33a:	687a      	ldr	r2, [r7, #4]
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d108      	bne.n	800f352 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	685a      	ldr	r2, [r3, #4]
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	685b      	ldr	r3, [r3, #4]
 800f348:	441a      	add	r2, r3
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	685b      	ldr	r3, [r3, #4]
 800f35a:	68ba      	ldr	r2, [r7, #8]
 800f35c:	441a      	add	r2, r3
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	429a      	cmp	r2, r3
 800f364:	d118      	bne.n	800f398 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681a      	ldr	r2, [r3, #0]
 800f36a:	4b15      	ldr	r3, [pc, #84]	; (800f3c0 <prvInsertBlockIntoFreeList+0xb0>)
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	429a      	cmp	r2, r3
 800f370:	d00d      	beq.n	800f38e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	685a      	ldr	r2, [r3, #4]
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	685b      	ldr	r3, [r3, #4]
 800f37c:	441a      	add	r2, r3
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	681a      	ldr	r2, [r3, #0]
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	601a      	str	r2, [r3, #0]
 800f38c:	e008      	b.n	800f3a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f38e:	4b0c      	ldr	r3, [pc, #48]	; (800f3c0 <prvInsertBlockIntoFreeList+0xb0>)
 800f390:	681a      	ldr	r2, [r3, #0]
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	601a      	str	r2, [r3, #0]
 800f396:	e003      	b.n	800f3a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	681a      	ldr	r2, [r3, #0]
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f3a0:	68fa      	ldr	r2, [r7, #12]
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	429a      	cmp	r2, r3
 800f3a6:	d002      	beq.n	800f3ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	687a      	ldr	r2, [r7, #4]
 800f3ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f3ae:	bf00      	nop
 800f3b0:	3714      	adds	r7, #20
 800f3b2:	46bd      	mov	sp, r7
 800f3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b8:	4770      	bx	lr
 800f3ba:	bf00      	nop
 800f3bc:	20007f08 	.word	0x20007f08
 800f3c0:	20007f10 	.word	0x20007f10

0800f3c4 <__libc_init_array>:
 800f3c4:	b570      	push	{r4, r5, r6, lr}
 800f3c6:	4d0d      	ldr	r5, [pc, #52]	; (800f3fc <__libc_init_array+0x38>)
 800f3c8:	4c0d      	ldr	r4, [pc, #52]	; (800f400 <__libc_init_array+0x3c>)
 800f3ca:	1b64      	subs	r4, r4, r5
 800f3cc:	10a4      	asrs	r4, r4, #2
 800f3ce:	2600      	movs	r6, #0
 800f3d0:	42a6      	cmp	r6, r4
 800f3d2:	d109      	bne.n	800f3e8 <__libc_init_array+0x24>
 800f3d4:	4d0b      	ldr	r5, [pc, #44]	; (800f404 <__libc_init_array+0x40>)
 800f3d6:	4c0c      	ldr	r4, [pc, #48]	; (800f408 <__libc_init_array+0x44>)
 800f3d8:	f000 f8f6 	bl	800f5c8 <_init>
 800f3dc:	1b64      	subs	r4, r4, r5
 800f3de:	10a4      	asrs	r4, r4, #2
 800f3e0:	2600      	movs	r6, #0
 800f3e2:	42a6      	cmp	r6, r4
 800f3e4:	d105      	bne.n	800f3f2 <__libc_init_array+0x2e>
 800f3e6:	bd70      	pop	{r4, r5, r6, pc}
 800f3e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f3ec:	4798      	blx	r3
 800f3ee:	3601      	adds	r6, #1
 800f3f0:	e7ee      	b.n	800f3d0 <__libc_init_array+0xc>
 800f3f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f3f6:	4798      	blx	r3
 800f3f8:	3601      	adds	r6, #1
 800f3fa:	e7f2      	b.n	800f3e2 <__libc_init_array+0x1e>
 800f3fc:	08035960 	.word	0x08035960
 800f400:	08035960 	.word	0x08035960
 800f404:	08035960 	.word	0x08035960
 800f408:	08035964 	.word	0x08035964

0800f40c <__retarget_lock_acquire_recursive>:
 800f40c:	4770      	bx	lr

0800f40e <__retarget_lock_release_recursive>:
 800f40e:	4770      	bx	lr

0800f410 <memcpy>:
 800f410:	440a      	add	r2, r1
 800f412:	4291      	cmp	r1, r2
 800f414:	f100 33ff 	add.w	r3, r0, #4294967295
 800f418:	d100      	bne.n	800f41c <memcpy+0xc>
 800f41a:	4770      	bx	lr
 800f41c:	b510      	push	{r4, lr}
 800f41e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f422:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f426:	4291      	cmp	r1, r2
 800f428:	d1f9      	bne.n	800f41e <memcpy+0xe>
 800f42a:	bd10      	pop	{r4, pc}

0800f42c <memset>:
 800f42c:	4402      	add	r2, r0
 800f42e:	4603      	mov	r3, r0
 800f430:	4293      	cmp	r3, r2
 800f432:	d100      	bne.n	800f436 <memset+0xa>
 800f434:	4770      	bx	lr
 800f436:	f803 1b01 	strb.w	r1, [r3], #1
 800f43a:	e7f9      	b.n	800f430 <memset+0x4>

0800f43c <cleanup_glue>:
 800f43c:	b538      	push	{r3, r4, r5, lr}
 800f43e:	460c      	mov	r4, r1
 800f440:	6809      	ldr	r1, [r1, #0]
 800f442:	4605      	mov	r5, r0
 800f444:	b109      	cbz	r1, 800f44a <cleanup_glue+0xe>
 800f446:	f7ff fff9 	bl	800f43c <cleanup_glue>
 800f44a:	4621      	mov	r1, r4
 800f44c:	4628      	mov	r0, r5
 800f44e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f452:	f000 b869 	b.w	800f528 <_free_r>
	...

0800f458 <_reclaim_reent>:
 800f458:	4b2c      	ldr	r3, [pc, #176]	; (800f50c <_reclaim_reent+0xb4>)
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	4283      	cmp	r3, r0
 800f45e:	b570      	push	{r4, r5, r6, lr}
 800f460:	4604      	mov	r4, r0
 800f462:	d051      	beq.n	800f508 <_reclaim_reent+0xb0>
 800f464:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f466:	b143      	cbz	r3, 800f47a <_reclaim_reent+0x22>
 800f468:	68db      	ldr	r3, [r3, #12]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d14a      	bne.n	800f504 <_reclaim_reent+0xac>
 800f46e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f470:	6819      	ldr	r1, [r3, #0]
 800f472:	b111      	cbz	r1, 800f47a <_reclaim_reent+0x22>
 800f474:	4620      	mov	r0, r4
 800f476:	f000 f857 	bl	800f528 <_free_r>
 800f47a:	6961      	ldr	r1, [r4, #20]
 800f47c:	b111      	cbz	r1, 800f484 <_reclaim_reent+0x2c>
 800f47e:	4620      	mov	r0, r4
 800f480:	f000 f852 	bl	800f528 <_free_r>
 800f484:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f486:	b111      	cbz	r1, 800f48e <_reclaim_reent+0x36>
 800f488:	4620      	mov	r0, r4
 800f48a:	f000 f84d 	bl	800f528 <_free_r>
 800f48e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f490:	b111      	cbz	r1, 800f498 <_reclaim_reent+0x40>
 800f492:	4620      	mov	r0, r4
 800f494:	f000 f848 	bl	800f528 <_free_r>
 800f498:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f49a:	b111      	cbz	r1, 800f4a2 <_reclaim_reent+0x4a>
 800f49c:	4620      	mov	r0, r4
 800f49e:	f000 f843 	bl	800f528 <_free_r>
 800f4a2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f4a4:	b111      	cbz	r1, 800f4ac <_reclaim_reent+0x54>
 800f4a6:	4620      	mov	r0, r4
 800f4a8:	f000 f83e 	bl	800f528 <_free_r>
 800f4ac:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f4ae:	b111      	cbz	r1, 800f4b6 <_reclaim_reent+0x5e>
 800f4b0:	4620      	mov	r0, r4
 800f4b2:	f000 f839 	bl	800f528 <_free_r>
 800f4b6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f4b8:	b111      	cbz	r1, 800f4c0 <_reclaim_reent+0x68>
 800f4ba:	4620      	mov	r0, r4
 800f4bc:	f000 f834 	bl	800f528 <_free_r>
 800f4c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f4c2:	b111      	cbz	r1, 800f4ca <_reclaim_reent+0x72>
 800f4c4:	4620      	mov	r0, r4
 800f4c6:	f000 f82f 	bl	800f528 <_free_r>
 800f4ca:	69a3      	ldr	r3, [r4, #24]
 800f4cc:	b1e3      	cbz	r3, 800f508 <_reclaim_reent+0xb0>
 800f4ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f4d0:	4620      	mov	r0, r4
 800f4d2:	4798      	blx	r3
 800f4d4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f4d6:	b1b9      	cbz	r1, 800f508 <_reclaim_reent+0xb0>
 800f4d8:	4620      	mov	r0, r4
 800f4da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f4de:	f7ff bfad 	b.w	800f43c <cleanup_glue>
 800f4e2:	5949      	ldr	r1, [r1, r5]
 800f4e4:	b941      	cbnz	r1, 800f4f8 <_reclaim_reent+0xa0>
 800f4e6:	3504      	adds	r5, #4
 800f4e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f4ea:	2d80      	cmp	r5, #128	; 0x80
 800f4ec:	68d9      	ldr	r1, [r3, #12]
 800f4ee:	d1f8      	bne.n	800f4e2 <_reclaim_reent+0x8a>
 800f4f0:	4620      	mov	r0, r4
 800f4f2:	f000 f819 	bl	800f528 <_free_r>
 800f4f6:	e7ba      	b.n	800f46e <_reclaim_reent+0x16>
 800f4f8:	680e      	ldr	r6, [r1, #0]
 800f4fa:	4620      	mov	r0, r4
 800f4fc:	f000 f814 	bl	800f528 <_free_r>
 800f500:	4631      	mov	r1, r6
 800f502:	e7ef      	b.n	800f4e4 <_reclaim_reent+0x8c>
 800f504:	2500      	movs	r5, #0
 800f506:	e7ef      	b.n	800f4e8 <_reclaim_reent+0x90>
 800f508:	bd70      	pop	{r4, r5, r6, pc}
 800f50a:	bf00      	nop
 800f50c:	20000050 	.word	0x20000050

0800f510 <__malloc_lock>:
 800f510:	4801      	ldr	r0, [pc, #4]	; (800f518 <__malloc_lock+0x8>)
 800f512:	f7ff bf7b 	b.w	800f40c <__retarget_lock_acquire_recursive>
 800f516:	bf00      	nop
 800f518:	20008ed4 	.word	0x20008ed4

0800f51c <__malloc_unlock>:
 800f51c:	4801      	ldr	r0, [pc, #4]	; (800f524 <__malloc_unlock+0x8>)
 800f51e:	f7ff bf76 	b.w	800f40e <__retarget_lock_release_recursive>
 800f522:	bf00      	nop
 800f524:	20008ed4 	.word	0x20008ed4

0800f528 <_free_r>:
 800f528:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f52a:	2900      	cmp	r1, #0
 800f52c:	d048      	beq.n	800f5c0 <_free_r+0x98>
 800f52e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f532:	9001      	str	r0, [sp, #4]
 800f534:	2b00      	cmp	r3, #0
 800f536:	f1a1 0404 	sub.w	r4, r1, #4
 800f53a:	bfb8      	it	lt
 800f53c:	18e4      	addlt	r4, r4, r3
 800f53e:	f7ff ffe7 	bl	800f510 <__malloc_lock>
 800f542:	4a20      	ldr	r2, [pc, #128]	; (800f5c4 <_free_r+0x9c>)
 800f544:	9801      	ldr	r0, [sp, #4]
 800f546:	6813      	ldr	r3, [r2, #0]
 800f548:	4615      	mov	r5, r2
 800f54a:	b933      	cbnz	r3, 800f55a <_free_r+0x32>
 800f54c:	6063      	str	r3, [r4, #4]
 800f54e:	6014      	str	r4, [r2, #0]
 800f550:	b003      	add	sp, #12
 800f552:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f556:	f7ff bfe1 	b.w	800f51c <__malloc_unlock>
 800f55a:	42a3      	cmp	r3, r4
 800f55c:	d90b      	bls.n	800f576 <_free_r+0x4e>
 800f55e:	6821      	ldr	r1, [r4, #0]
 800f560:	1862      	adds	r2, r4, r1
 800f562:	4293      	cmp	r3, r2
 800f564:	bf04      	itt	eq
 800f566:	681a      	ldreq	r2, [r3, #0]
 800f568:	685b      	ldreq	r3, [r3, #4]
 800f56a:	6063      	str	r3, [r4, #4]
 800f56c:	bf04      	itt	eq
 800f56e:	1852      	addeq	r2, r2, r1
 800f570:	6022      	streq	r2, [r4, #0]
 800f572:	602c      	str	r4, [r5, #0]
 800f574:	e7ec      	b.n	800f550 <_free_r+0x28>
 800f576:	461a      	mov	r2, r3
 800f578:	685b      	ldr	r3, [r3, #4]
 800f57a:	b10b      	cbz	r3, 800f580 <_free_r+0x58>
 800f57c:	42a3      	cmp	r3, r4
 800f57e:	d9fa      	bls.n	800f576 <_free_r+0x4e>
 800f580:	6811      	ldr	r1, [r2, #0]
 800f582:	1855      	adds	r5, r2, r1
 800f584:	42a5      	cmp	r5, r4
 800f586:	d10b      	bne.n	800f5a0 <_free_r+0x78>
 800f588:	6824      	ldr	r4, [r4, #0]
 800f58a:	4421      	add	r1, r4
 800f58c:	1854      	adds	r4, r2, r1
 800f58e:	42a3      	cmp	r3, r4
 800f590:	6011      	str	r1, [r2, #0]
 800f592:	d1dd      	bne.n	800f550 <_free_r+0x28>
 800f594:	681c      	ldr	r4, [r3, #0]
 800f596:	685b      	ldr	r3, [r3, #4]
 800f598:	6053      	str	r3, [r2, #4]
 800f59a:	4421      	add	r1, r4
 800f59c:	6011      	str	r1, [r2, #0]
 800f59e:	e7d7      	b.n	800f550 <_free_r+0x28>
 800f5a0:	d902      	bls.n	800f5a8 <_free_r+0x80>
 800f5a2:	230c      	movs	r3, #12
 800f5a4:	6003      	str	r3, [r0, #0]
 800f5a6:	e7d3      	b.n	800f550 <_free_r+0x28>
 800f5a8:	6825      	ldr	r5, [r4, #0]
 800f5aa:	1961      	adds	r1, r4, r5
 800f5ac:	428b      	cmp	r3, r1
 800f5ae:	bf04      	itt	eq
 800f5b0:	6819      	ldreq	r1, [r3, #0]
 800f5b2:	685b      	ldreq	r3, [r3, #4]
 800f5b4:	6063      	str	r3, [r4, #4]
 800f5b6:	bf04      	itt	eq
 800f5b8:	1949      	addeq	r1, r1, r5
 800f5ba:	6021      	streq	r1, [r4, #0]
 800f5bc:	6054      	str	r4, [r2, #4]
 800f5be:	e7c7      	b.n	800f550 <_free_r+0x28>
 800f5c0:	b003      	add	sp, #12
 800f5c2:	bd30      	pop	{r4, r5, pc}
 800f5c4:	20007f20 	.word	0x20007f20

0800f5c8 <_init>:
 800f5c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5ca:	bf00      	nop
 800f5cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5ce:	bc08      	pop	{r3}
 800f5d0:	469e      	mov	lr, r3
 800f5d2:	4770      	bx	lr

0800f5d4 <_fini>:
 800f5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5d6:	bf00      	nop
 800f5d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5da:	bc08      	pop	{r3}
 800f5dc:	469e      	mov	lr, r3
 800f5de:	4770      	bx	lr
