---

layout: cleanpage
title: Publication
permalink: /publication/
---

<div>
<content>
</content>
</div>
<div>
<content>
</content>
</div>


## Selected Journal Papers

1. A. A. Pammu, K.-S. Chong, Y. Wang and B.-H. Gwee, “A Highly Efficient Side Channel Attack with Profiling through Relevance-Learning on Physical Leakage Information," IEEE Trans. on Dependable and Secure Computing, TDSC, vol. 16, no. 3, pp. 376-387, May 2019.
2. A. A. Pammu, W.-G. Ho, K. Z. L. Ne, K.-S. Chong and B.-H. Gwee, “A High Throughput and Secure Authentication-Encryption AES-CCM Algorithm on Asynchronous Multicore Processor," IEEE Trans. on Information Forensic & Security, T-IFS, vol. 14, no. 4, pp. 1023-1036, Apr. 2019.
3. W.-G. Ho, K.-S. Chong, K. Z. L. Ne, B.-H. Gwee and J. S. Chang, “Asynchronous-logic QDI quad-rail Sense-Amplifier Half-Buffer approach for NoC router Design,” IEEE Trans. on Very Large Scaled Integration Systems, TVLSI, vol. 26, no. 1, pp. 196-200, Jan. 2018.
4. K.-S. Chong, W.-G. Ho, T. Lin, B.-H. Gwee and J. S. Chang, “Sense-Amplifier Half-Buffer (SAHB): a low power high-performance async QDI cell template”, IEEE Trans. on Very Large Scaled Integration Systems, TVLSI, vol. 25, no. 2, pp. 402-415, Feb. 2017.


## Selected Conference Papers

1. A. Shreedhar, K.-S. Chong, N. K. Z. Lwin, N. A. Kyaw, L. Nalangilli, W. Shu, J. S. Chang and B.-H. Gwee, “Low Gate-Count Ultra-Small Area Nano Advanced Encryption Standard (AES) Design,” IEEE International Symposium on Circuits and Systems, ISCAS, Sapporo, Japan, pp. 1-5, May 2019.
2.  W.-G. Ho, Z. Zheng, K.-S. Chong and B.-H. Gwee, “A comparative analysis of 65nm CMOS SRAM and commercial SRAMs in security vulnerability evaluation,” IEEE International Conference on Digital Signal Processing, DSP, Shanghai, China, pp. 1-5, Nov. 2018.
3. A. A. Pammu, K.-S. Chong and B.-H. Gwee, “Highly secured state-shift local clock circuit to countermeasure against side channel attack,” IEEE International Symposium on Circuits and Systems, ISCAS, Baltimore, USA, pp. 1-4, May 2017.
4. A. A. Pammu, K.-S. Chong, K. Z. L. Ne, W.-G. Ho and B.-H. Gwee, “Success rate model for fully AES-128 in correlation power analysis,” IEEE Asia Pacific Conference on Circuits and Systems, APCCAS, Jeju, Korea, pp. 115-118, Nov. 2016.
5. A. A. Pammu, K.-S. Chong, W.-G. Ho and B.-H. Gwee, “Interceptive side channel attack on AES-128 wireless communication for IoT application,” IEEE Asia Pacific Conference on Circuits and Systems, APCCAS, Jeju, Korea, pp. 650-653, Nov. 2016.


