<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/dcn30_clk_mgr.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30</a> - dcn30_clk_mgr.c<span style="font-size: 80%;"> (source / <a href="dcn30_clk_mgr.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">238</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2020 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;dccg.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;clk_mgr_internal.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;dcn30_clk_mgr_smu_msg.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dcn20/dcn20_clk_mgr.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;dce100/dce_clk_mgr.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;dcn30/dcn30_clk_mgr.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;dml/dcn30/dcn30_fpu.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;core_types.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;dm_helpers.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;atomfirmware.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;sienna_cichlid_ip_offset.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;dcn/dcn_3_0_0_offset.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;dcn/dcn_3_0_0_sh_mask.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;nbio/nbio_7_4_offset.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;dpcs/dpcs_3_0_0_offset.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;dpcs/dpcs_3_0_0_sh_mask.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;mmhub/mmhub_2_0_0_offset.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;mmhub/mmhub_2_0_0_sh_mask.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;dcn30_smu11_driver_if.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : #undef FN</a>
<a name="48"><span class="lineNum">      48 </span>            : #define FN(reg_name, field_name) \</a>
<a name="49"><span class="lineNum">      49 </span>            :         clk_mgr-&gt;clk_mgr_shift-&gt;field_name, clk_mgr-&gt;clk_mgr_mask-&gt;field_name</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : #define REG(reg) \</a>
<a name="52"><span class="lineNum">      52 </span>            :         (clk_mgr-&gt;regs-&gt;reg)</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span>            : #define BASE(seg) BASE_INNER(seg)</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : #define SR(reg_name)\</a>
<a name="59"><span class="lineNum">      59 </span>            :                 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) +  \</a>
<a name="60"><span class="lineNum">      60 </span>            :                                         mm ## reg_name</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : #undef CLK_SRI</a>
<a name="63"><span class="lineNum">      63 </span>            : #define CLK_SRI(reg_name, block, inst)\</a>
<a name="64"><span class="lineNum">      64 </span>            :         .reg_name = mm ## block ## _ ## reg_name</a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span>            : static const struct clk_mgr_registers clk_mgr_regs = {</a>
<a name="67"><span class="lineNum">      67 </span>            :         CLK_REG_LIST_DCN3()</a>
<a name="68"><span class="lineNum">      68 </span>            : };</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            : static const struct clk_mgr_shift clk_mgr_shift = {</a>
<a name="71"><span class="lineNum">      71 </span>            :         CLK_COMMON_MASK_SH_LIST_DCN20_BASE(__SHIFT)</a>
<a name="72"><span class="lineNum">      72 </span>            : };</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            : static const struct clk_mgr_mask clk_mgr_mask = {</a>
<a name="75"><span class="lineNum">      75 </span>            :         CLK_COMMON_MASK_SH_LIST_DCN20_BASE(_MASK)</a>
<a name="76"><span class="lineNum">      76 </span>            : };</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            : /* Query SMU for all clock states for a particular clock */</a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 : static void dcn3_init_single_clock(struct clk_mgr_internal *clk_mgr, uint32_t clk, unsigned int *entry_0, unsigned int *num_levels)</span></a>
<a name="81"><span class="lineNum">      81 </span>            : {</a>
<a name="82"><span class="lineNum">      82 </span>            :         unsigned int i;</a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :         char *entry_i = (char *)entry_0;</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :         uint32_t ret = dcn30_smu_get_dpm_freq_by_index(clk_mgr, clk, 0xFF);</span></a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         if (ret &amp; (1 &lt;&lt; 31))</span></a>
<a name="87"><span class="lineNum">      87 </span>            :                 /* fine-grained, only min and max */</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :                 *num_levels = 2;</span></a>
<a name="89"><span class="lineNum">      89 </span>            :         else</a>
<a name="90"><span class="lineNum">      90 </span>            :                 /* discrete, a number of fixed states */</a>
<a name="91"><span class="lineNum">      91 </span>            :                 /* will set num_levels to 0 on failure */</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 *num_levels = ret &amp; 0xFF;</span></a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            :         /* if the initial message failed, num_levels will be 0 */</a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; *num_levels; i++) {</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 *((unsigned int *)entry_i) = (dcn30_smu_get_dpm_freq_by_index(clk_mgr, clk, i) &amp; 0xFFFF);</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 entry_i += sizeof(clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[0]);</span></a>
<a name="98"><span class="lineNum">      98 </span>            :         }</a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 : }</span></a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 : static void dcn3_build_wm_range_table(struct clk_mgr_internal *clk_mgr)</span></a>
<a name="102"><span class="lineNum">     102 </span>            : {</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :         DC_FP_START();</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         dcn3_fpu_build_wm_range_table(&amp;clk_mgr-&gt;base);</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         DC_FP_END();</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 : }</span></a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 : void dcn3_init_clocks(struct clk_mgr *clk_mgr_base)</span></a>
<a name="109"><span class="lineNum">     109 </span>            : {</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="111"><span class="lineNum">     111 </span>            :         unsigned int num_levels;</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :         memset(&amp;(clk_mgr_base-&gt;clks), 0, sizeof(struct dc_clocks));</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         clk_mgr_base-&gt;clks.p_state_change_support = true;</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         clk_mgr_base-&gt;clks.prev_p_state_change_support = true;</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;smu_present = false;</span></a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         if (!clk_mgr_base-&gt;bw_params)</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :         if (!clk_mgr_base-&gt;force_smu_not_present &amp;&amp; dcn30_smu_get_smu_version(clk_mgr, &amp;clk_mgr-&gt;smu_ver))</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;smu_present = true;</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="125"><span class="lineNum">     125 </span>            :                 return;</a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span>            :         // do we fail if these fail? if so, how? do we not care to check?</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :         dcn30_smu_check_driver_if_version(clk_mgr);</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :         dcn30_smu_check_msg_header_version(clk_mgr);</span></a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            :         /* DCFCLK */</a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         dcn3_init_single_clock(clk_mgr, PPCLK_DCEFCLK,</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :                         &amp;clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].dcfclk_mhz,</span></a>
<a name="134"><span class="lineNum">     134 </span>            :                         &amp;num_levels);</a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :         dcn30_smu_set_min_deep_sleep_dcef_clk(clk_mgr, 0);</span></a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            :         /* DTBCLK */</a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         dcn3_init_single_clock(clk_mgr, PPCLK_DTBCLK,</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :                         &amp;clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].dtbclk_mhz,</span></a>
<a name="140"><span class="lineNum">     140 </span>            :                         &amp;num_levels);</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            :         /* SOCCLK */</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         dcn3_init_single_clock(clk_mgr, PPCLK_SOCCLK,</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :                                         &amp;clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].socclk_mhz,</span></a>
<a name="145"><span class="lineNum">     145 </span>            :                                         &amp;num_levels);</a>
<a name="146"><span class="lineNum">     146 </span>            :         // DPREFCLK ???</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :         /* DISPCLK */</a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         dcn3_init_single_clock(clk_mgr, PPCLK_DISPCLK,</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :                         &amp;clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].dispclk_mhz,</span></a>
<a name="151"><span class="lineNum">     151 </span>            :                         &amp;num_levels);</a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span>            :         /* DPPCLK */</a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         dcn3_init_single_clock(clk_mgr, PPCLK_PIXCLK,</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :                         &amp;clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].dppclk_mhz,</span></a>
<a name="156"><span class="lineNum">     156 </span>            :                         &amp;num_levels);</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            :         /* PHYCLK */</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         dcn3_init_single_clock(clk_mgr, PPCLK_PHYCLK,</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :                         &amp;clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].phyclk_mhz,</span></a>
<a name="161"><span class="lineNum">     161 </span>            :                         &amp;num_levels);</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            :         /* Get UCLK, update bounding box */</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         clk_mgr_base-&gt;funcs-&gt;get_memclk_states_from_smu(clk_mgr_base);</span></a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            :         /* WM range table */</a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :         DC_FP_START();</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         dcn3_build_wm_range_table(clk_mgr);</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         DC_FP_END();</span></a>
<a name="170"><span class="lineNum">     170 </span>            : }</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 : static int dcn30_get_vco_frequency_from_reg(struct clk_mgr_internal *clk_mgr)</span></a>
<a name="173"><span class="lineNum">     173 </span>            : {</a>
<a name="174"><span class="lineNum">     174 </span>            :         /* get FbMult value */</a>
<a name="175"><span class="lineNum">     175 </span>            :         struct fixed31_32 pll_req;</a>
<a name="176"><span class="lineNum">     176 </span>            :         /* get FbMult value */</a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         uint32_t pll_req_reg = REG_READ(CLK0_CLK_PLL_REQ);</span></a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span>            :         /* set up a fixed-point number</a>
<a name="180"><span class="lineNum">     180 </span>            :          * this works because the int part is on the right edge of the register</a>
<a name="181"><span class="lineNum">     181 </span>            :          * and the frac part is on the left edge</a>
<a name="182"><span class="lineNum">     182 </span>            :          */</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         pll_req = dc_fixpt_from_int(pll_req_reg &amp; clk_mgr-&gt;clk_mgr_mask-&gt;FbMult_int);</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         pll_req.value |= pll_req_reg &amp; clk_mgr-&gt;clk_mgr_mask-&gt;FbMult_frac;</span></a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            :         /* multiply by REFCLK period */</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         pll_req = dc_fixpt_mul_int(pll_req, clk_mgr-&gt;dfs_ref_freq_khz);</span></a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         return dc_fixpt_floor(pll_req);</span></a>
<a name="190"><span class="lineNum">     190 </span>            : }</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 : static void dcn3_update_clocks(struct clk_mgr *clk_mgr_base,</span></a>
<a name="193"><span class="lineNum">     193 </span>            :                         struct dc_state *context,</a>
<a name="194"><span class="lineNum">     194 </span>            :                         bool safe_to_lower)</a>
<a name="195"><span class="lineNum">     195 </span>            : {</a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         struct dc_clocks *new_clocks = &amp;context-&gt;bw_ctx.bw.dcn.clk;</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         struct dc *dc = clk_mgr_base-&gt;ctx-&gt;dc;</span></a>
<a name="199"><span class="lineNum">     199 </span>            :         int display_count;</a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         bool update_dppclk = false;</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         bool update_dispclk = false;</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :         bool enter_display_off = false;</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         bool dpp_clock_lowered = false;</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         bool update_pstate_unsupported_clk = false;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         struct dmcu *dmcu = clk_mgr_base-&gt;ctx-&gt;dc-&gt;res_pool-&gt;dmcu;</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         bool force_reset = false;</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         bool update_uclk = false;</span></a>
<a name="208"><span class="lineNum">     208 </span>            :         bool p_state_change_support;</a>
<a name="209"><span class="lineNum">     209 </span>            :         int total_plane_count;</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         if (dc-&gt;work_arounds.skip_clock_update || !clk_mgr-&gt;smu_present)</span></a>
<a name="212"><span class="lineNum">     212 </span>            :                 return;</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         if (clk_mgr_base-&gt;clks.dispclk_khz == 0 ||</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                         (dc-&gt;debug.force_clock_mode &amp; 0x1)) {</span></a>
<a name="216"><span class="lineNum">     216 </span>            :                 /* this is from resume or boot up, if forced_clock cfg option used, we bypass program dispclk and DPPCLK, but need set them for S3. */</a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 force_reset = true;</span></a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 dcn2_read_clocks_from_hw_dentist(clk_mgr_base);</span></a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            :                 /* force_clock_mode 0x1:  force reset the clock even it is the same clock as long as it is in Passive level. */</a>
<a name="222"><span class="lineNum">     222 </span>            :         }</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         display_count = clk_mgr_helper_get_active_display_cnt(dc, context);</span></a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :         if (display_count == 0)</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 enter_display_off = true;</span></a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (enter_display_off == safe_to_lower)</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 dcn30_smu_set_num_of_displays(clk_mgr, display_count);</span></a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         if (dc-&gt;debug.force_min_dcfclk_mhz &gt; 0)</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 new_clocks-&gt;dcfclk_khz = (new_clocks-&gt;dcfclk_khz &gt; (dc-&gt;debug.force_min_dcfclk_mhz * 1000)) ?</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                                 new_clocks-&gt;dcfclk_khz : (dc-&gt;debug.force_min_dcfclk_mhz * 1000);</span></a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         if (should_set_clock(safe_to_lower, new_clocks-&gt;dcfclk_khz, clk_mgr_base-&gt;clks.dcfclk_khz)) {</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.dcfclk_khz = new_clocks-&gt;dcfclk_khz;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_DCEFCLK, khz_to_mhz_ceil(clk_mgr_base-&gt;clks.dcfclk_khz));</span></a>
<a name="238"><span class="lineNum">     238 </span>            :         }</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         if (should_set_clock(safe_to_lower, new_clocks-&gt;dcfclk_deep_sleep_khz, clk_mgr_base-&gt;clks.dcfclk_deep_sleep_khz)) {</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.dcfclk_deep_sleep_khz = new_clocks-&gt;dcfclk_deep_sleep_khz;</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 dcn30_smu_set_min_deep_sleep_dcef_clk(clk_mgr, khz_to_mhz_ceil(clk_mgr_base-&gt;clks.dcfclk_deep_sleep_khz));</span></a>
<a name="243"><span class="lineNum">     243 </span>            :         }</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         if (should_set_clock(safe_to_lower, new_clocks-&gt;socclk_khz, clk_mgr_base-&gt;clks.socclk_khz))</span></a>
<a name="246"><span class="lineNum">     246 </span>            :                 /* We don't actually care about socclk, don't notify SMU of hard min */</a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.socclk_khz = new_clocks-&gt;socclk_khz;</span></a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         clk_mgr_base-&gt;clks.prev_p_state_change_support = clk_mgr_base-&gt;clks.p_state_change_support;</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :         total_plane_count = clk_mgr_helper_get_active_plane_cnt(dc, context);</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         p_state_change_support = new_clocks-&gt;p_state_change_support || (total_plane_count == 0);</span></a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            :         // invalidate the current P-State forced min in certain dc_mode_softmax situations</a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :         if (dc-&gt;clk_mgr-&gt;dc_mode_softmax_enabled &amp;&amp; safe_to_lower &amp;&amp; !p_state_change_support) {</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 if ((new_clocks-&gt;dramclk_khz &lt;= dc-&gt;clk_mgr-&gt;bw_params-&gt;dc_mode_softmax_memclk * 1000) !=</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :                                 (clk_mgr_base-&gt;clks.dramclk_khz &lt;= dc-&gt;clk_mgr-&gt;bw_params-&gt;dc_mode_softmax_memclk * 1000))</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                         update_pstate_unsupported_clk = true;</span></a>
<a name="258"><span class="lineNum">     258 </span>            :         }</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         if (should_update_pstate_support(safe_to_lower, p_state_change_support, clk_mgr_base-&gt;clks.p_state_change_support) ||</span></a>
<a name="261"><span class="lineNum">     261 </span>            :                         update_pstate_unsupported_clk) {</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.p_state_change_support = p_state_change_support;</span></a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :                 /* to disable P-State switching, set UCLK min = max */</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 if (!clk_mgr_base-&gt;clks.p_state_change_support) {</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :                         if (dc-&gt;clk_mgr-&gt;dc_mode_softmax_enabled &amp;&amp;</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                                 new_clocks-&gt;dramclk_khz &lt;= dc-&gt;clk_mgr-&gt;bw_params-&gt;dc_mode_softmax_memclk * 1000)</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                                 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK,</span></a>
<a name="269"><span class="lineNum">     269 </span>            :                                         dc-&gt;clk_mgr-&gt;bw_params-&gt;dc_mode_softmax_memclk);</a>
<a name="270"><span class="lineNum">     270 </span>            :                         else</a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :                                 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK,</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                                         clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[clk_mgr_base-&gt;bw_params-&gt;clk_table.num_entries - 1].memclk_mhz);</span></a>
<a name="273"><span class="lineNum">     273 </span>            :                 }</a>
<a name="274"><span class="lineNum">     274 </span>            :         }</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :         /* Always update saved value, even if new value not set due to P-State switching unsupported */</a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :         if (should_set_clock(safe_to_lower, new_clocks-&gt;dramclk_khz, clk_mgr_base-&gt;clks.dramclk_khz)) {</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.dramclk_khz = new_clocks-&gt;dramclk_khz;</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 update_uclk = true;</span></a>
<a name="280"><span class="lineNum">     280 </span>            :         }</a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span>            :         /* set UCLK to requested value if P-State switching is supported, or to re-enable P-State switching */</a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         if (clk_mgr_base-&gt;clks.p_state_change_support &amp;&amp;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :                         (update_uclk || !clk_mgr_base-&gt;clks.prev_p_state_change_support))</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, khz_to_mhz_ceil(clk_mgr_base-&gt;clks.dramclk_khz));</span></a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         if (should_set_clock(safe_to_lower, new_clocks-&gt;dppclk_khz, clk_mgr_base-&gt;clks.dppclk_khz)) {</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 if (clk_mgr_base-&gt;clks.dppclk_khz &gt; new_clocks-&gt;dppclk_khz)</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :                         dpp_clock_lowered = true;</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.dppclk_khz = new_clocks-&gt;dppclk_khz;</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_PIXCLK, khz_to_mhz_ceil(clk_mgr_base-&gt;clks.dppclk_khz));</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 update_dppclk = true;</span></a>
<a name="294"><span class="lineNum">     294 </span>            :         }</a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         if (should_set_clock(safe_to_lower, new_clocks-&gt;dispclk_khz, clk_mgr_base-&gt;clks.dispclk_khz)) {</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.dispclk_khz = new_clocks-&gt;dispclk_khz;</span></a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_DISPCLK, khz_to_mhz_ceil(clk_mgr_base-&gt;clks.dispclk_khz));</span></a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 update_dispclk = true;</span></a>
<a name="300"><span class="lineNum">     300 </span>            :         }</a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :         if (dc-&gt;config.forced_clocks == false || (force_reset &amp;&amp; safe_to_lower)) {</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 if (dpp_clock_lowered) {</span></a>
<a name="304"><span class="lineNum">     304 </span>            :                         /* if clock is being lowered, increase DTO before lowering refclk */</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :                         dcn20_update_clocks_update_dpp_dto(clk_mgr, context, safe_to_lower);</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :                         dcn20_update_clocks_update_dentist(clk_mgr, context);</span></a>
<a name="307"><span class="lineNum">     307 </span>            :                 } else {</a>
<a name="308"><span class="lineNum">     308 </span>            :                         /* if clock is being raised, increase refclk before lowering DTO */</a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                         if (update_dppclk || update_dispclk)</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :                                 dcn20_update_clocks_update_dentist(clk_mgr, context);</span></a>
<a name="311"><span class="lineNum">     311 </span>            :                         /* There is a check inside dcn20_update_clocks_update_dpp_dto which ensures</a>
<a name="312"><span class="lineNum">     312 </span>            :                          * that we do not lower dto when it is not safe to lower. We do not need to</a>
<a name="313"><span class="lineNum">     313 </span>            :                          * compare the current and new dppclk before calling this function.*/</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :                         dcn20_update_clocks_update_dpp_dto(clk_mgr, context, safe_to_lower);</span></a>
<a name="315"><span class="lineNum">     315 </span>            :                 }</a>
<a name="316"><span class="lineNum">     316 </span>            :         }</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         if (update_dispclk &amp;&amp; dmcu &amp;&amp; dmcu-&gt;funcs-&gt;is_dmcu_initialized(dmcu))</span></a>
<a name="319"><span class="lineNum">     319 </span>            :                 /*update dmcu for wait_loop count*/</a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 dmcu-&gt;funcs-&gt;set_psr_wait_loop(dmcu,</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :                                 clk_mgr_base-&gt;clks.dispclk_khz / 1000 / 7);</span></a>
<a name="322"><span class="lineNum">     322 </span>            : }</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 : static void dcn3_notify_wm_ranges(struct clk_mgr *clk_mgr_base)</span></a>
<a name="326"><span class="lineNum">     326 </span>            : {</a>
<a name="327"><span class="lineNum">     327 </span>            :         unsigned int i;</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :         WatermarksExternal_t *table = (WatermarksExternal_t *) clk_mgr-&gt;wm_range_table;</span></a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="332"><span class="lineNum">     332 </span>            :                 return;</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :         if (!table)</span></a>
<a name="335"><span class="lineNum">     335 </span>            :                 // should log failure</a>
<a name="336"><span class="lineNum">     336 </span>            :                 return;</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         memset(table, 0, sizeof(*table));</span></a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            :         /* collect valid ranges, place in pmfw table */</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; WM_SET_COUNT; i++)</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 if (clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[i].valid) {</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                         table-&gt;Watermarks.WatermarkRow[WM_DCEFCLK][i].MinClock = clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[i].pmfw_breakdown.min_dcfclk;</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                         table-&gt;Watermarks.WatermarkRow[WM_DCEFCLK][i].MaxClock = clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[i].pmfw_breakdown.max_dcfclk;</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :                         table-&gt;Watermarks.WatermarkRow[WM_DCEFCLK][i].MinUclk = clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[i].pmfw_breakdown.min_uclk;</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :                         table-&gt;Watermarks.WatermarkRow[WM_DCEFCLK][i].MaxUclk = clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[i].pmfw_breakdown.max_uclk;</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :                         table-&gt;Watermarks.WatermarkRow[WM_DCEFCLK][i].WmSetting = i;</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :                         table-&gt;Watermarks.WatermarkRow[WM_DCEFCLK][i].Flags = clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[i].pmfw_breakdown.wm_type;</span></a>
<a name="349"><span class="lineNum">     349 </span>            :                 }</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         dcn30_smu_set_dram_addr_high(clk_mgr, clk_mgr-&gt;wm_range_table_addr &gt;&gt; 32);</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :         dcn30_smu_set_dram_addr_low(clk_mgr, clk_mgr-&gt;wm_range_table_addr &amp; 0xFFFFFFFF);</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         dcn30_smu_transfer_wm_table_dram_2_smu(clk_mgr);</span></a>
<a name="354"><span class="lineNum">     354 </span>            : }</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : /* Set min memclk to minimum, either constrained by the current mode or DPM0 */</a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 : static void dcn3_set_hard_min_memclk(struct clk_mgr *clk_mgr_base, bool current_mode)</span></a>
<a name="358"><span class="lineNum">     358 </span>            : {</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="362"><span class="lineNum">     362 </span>            :                 return;</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         if (current_mode) {</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 if (clk_mgr_base-&gt;clks.p_state_change_support)</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                         dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK,</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                                         khz_to_mhz_ceil(clk_mgr_base-&gt;clks.dramclk_khz));</span></a>
<a name="368"><span class="lineNum">     368 </span>            :                 else</a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                         dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK,</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                                         clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[clk_mgr_base-&gt;bw_params-&gt;clk_table.num_entries - 1].memclk_mhz);</span></a>
<a name="371"><span class="lineNum">     371 </span>            :         } else {</a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK,</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :                                 clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].memclk_mhz);</span></a>
<a name="374"><span class="lineNum">     374 </span>            :         }</a>
<a name="375"><span class="lineNum">     375 </span>            : }</a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span>            : /* Set max memclk to highest DPM value */</a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 : static void dcn3_set_hard_max_memclk(struct clk_mgr *clk_mgr_base)</span></a>
<a name="379"><span class="lineNum">     379 </span>            : {</a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="383"><span class="lineNum">     383 </span>            :                 return;</a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK,</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :                         clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[clk_mgr_base-&gt;bw_params-&gt;clk_table.num_entries - 1].memclk_mhz);</span></a>
<a name="387"><span class="lineNum">     387 </span>            : }</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 : static void dcn3_set_max_memclk(struct clk_mgr *clk_mgr_base, unsigned int memclk_mhz)</span></a>
<a name="390"><span class="lineNum">     390 </span>            : {</a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="394"><span class="lineNum">     394 </span>            :                 return;</a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, memclk_mhz);</span></a>
<a name="397"><span class="lineNum">     397 </span>            : }</a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 : static void dcn3_set_min_memclk(struct clk_mgr *clk_mgr_base, unsigned int memclk_mhz)</span></a>
<a name="399"><span class="lineNum">     399 </span>            : {</a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="403"><span class="lineNum">     403 </span>            :                 return;</a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :         dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, memclk_mhz);</span></a>
<a name="405"><span class="lineNum">     405 </span>            : }</a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span>            : /* Get current memclk states, update bounding box */</a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 : static void dcn3_get_memclk_states_from_smu(struct clk_mgr *clk_mgr_base)</span></a>
<a name="409"><span class="lineNum">     409 </span>            : {</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="411"><span class="lineNum">     411 </span>            :         unsigned int num_levels;</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :         /* Refresh memclk states */</a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :         dcn3_init_single_clock(clk_mgr, PPCLK_UCLK,</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :                         &amp;clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].memclk_mhz,</span></a>
<a name="419"><span class="lineNum">     419 </span>            :                         &amp;num_levels);</a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         clk_mgr_base-&gt;bw_params-&gt;clk_table.num_entries = num_levels ? num_levels : 1;</span></a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :         clk_mgr_base-&gt;bw_params-&gt;dc_mode_softmax_memclk = dcn30_smu_get_dc_mode_max_dpm_freq(clk_mgr, PPCLK_UCLK);</span></a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            :         /* Refresh bounding box */</a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         DC_FP_START();</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :         clk_mgr_base-&gt;ctx-&gt;dc-&gt;res_pool-&gt;funcs-&gt;update_bw_bounding_box(</span></a>
<a name="427"><span class="lineNum">     427 </span>            :                         clk_mgr-&gt;base.ctx-&gt;dc, clk_mgr_base-&gt;bw_params);</a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :         DC_FP_END();</span></a>
<a name="429"><span class="lineNum">     429 </span>            : }</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 : static bool dcn3_is_smu_present(struct clk_mgr *clk_mgr_base)</span></a>
<a name="432"><span class="lineNum">     432 </span>            : {</a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :         return clk_mgr-&gt;smu_present;</span></a>
<a name="435"><span class="lineNum">     435 </span>            : }</a>
<a name="436"><span class="lineNum">     436 </span>            : </a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 : static bool dcn3_are_clock_states_equal(struct dc_clocks *a,</span></a>
<a name="438"><span class="lineNum">     438 </span>            :                                         struct dc_clocks *b)</a>
<a name="439"><span class="lineNum">     439 </span>            : {</a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         if (a-&gt;dispclk_khz != b-&gt;dispclk_khz)</span></a>
<a name="441"><span class="lineNum">     441 </span>            :                 return false;</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         else if (a-&gt;dppclk_khz != b-&gt;dppclk_khz)</span></a>
<a name="443"><span class="lineNum">     443 </span>            :                 return false;</a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         else if (a-&gt;dcfclk_khz != b-&gt;dcfclk_khz)</span></a>
<a name="445"><span class="lineNum">     445 </span>            :                 return false;</a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :         else if (a-&gt;dcfclk_deep_sleep_khz != b-&gt;dcfclk_deep_sleep_khz)</span></a>
<a name="447"><span class="lineNum">     447 </span>            :                 return false;</a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         else if (a-&gt;dramclk_khz != b-&gt;dramclk_khz)</span></a>
<a name="449"><span class="lineNum">     449 </span>            :                 return false;</a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         else if (a-&gt;p_state_change_support != b-&gt;p_state_change_support)</span></a>
<a name="451"><span class="lineNum">     451 </span>            :                 return false;</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="454"><span class="lineNum">     454 </span>            : }</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 : static void dcn3_enable_pme_wa(struct clk_mgr *clk_mgr_base)</span></a>
<a name="457"><span class="lineNum">     457 </span>            : {</a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="461"><span class="lineNum">     461 </span>            :                 return;</a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         dcn30_smu_set_pme_workaround(clk_mgr);</span></a>
<a name="464"><span class="lineNum">     464 </span>            : }</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span>            : /* Notify clk_mgr of a change in link rate, update phyclk frequency if necessary */</a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 : static void dcn30_notify_link_rate_change(struct clk_mgr *clk_mgr_base, struct dc_link *link)</span></a>
<a name="468"><span class="lineNum">     468 </span>            : {</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         struct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :         unsigned int i, max_phyclk_req = clk_mgr_base-&gt;bw_params-&gt;clk_table.entries[0].phyclk_mhz * 1000;</span></a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :         if (!clk_mgr-&gt;smu_present)</span></a>
<a name="473"><span class="lineNum">     473 </span>            :                 return;</a>
<a name="474"><span class="lineNum">     474 </span>            : </a>
<a name="475"><span class="lineNum">     475 </span>            :         /* TODO - DP2.0 HW: calculate link 128b/132 link rate in clock manager with new formula */</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;cur_phyclk_req_table[link-&gt;link_index] = link-&gt;cur_link_settings.link_rate * LINK_RATE_REF_FREQ_IN_KHZ;</span></a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_PIPES * 2; i++) {</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :                 if (clk_mgr-&gt;cur_phyclk_req_table[i] &gt; max_phyclk_req)</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :                         max_phyclk_req = clk_mgr-&gt;cur_phyclk_req_table[i];</span></a>
<a name="482"><span class="lineNum">     482 </span>            :         }</a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         if (max_phyclk_req != clk_mgr_base-&gt;clks.phyclk_khz) {</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 clk_mgr_base-&gt;clks.phyclk_khz = max_phyclk_req;</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :                 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_PHYCLK, khz_to_mhz_ceil(clk_mgr_base-&gt;clks.phyclk_khz));</span></a>
<a name="487"><span class="lineNum">     487 </span>            :         }</a>
<a name="488"><span class="lineNum">     488 </span>            : }</a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span>            : static struct clk_mgr_funcs dcn3_funcs = {</a>
<a name="491"><span class="lineNum">     491 </span>            :                 .get_dp_ref_clk_frequency = dce12_get_dp_ref_freq_khz,</a>
<a name="492"><span class="lineNum">     492 </span>            :                 .update_clocks = dcn3_update_clocks,</a>
<a name="493"><span class="lineNum">     493 </span>            :                 .init_clocks = dcn3_init_clocks,</a>
<a name="494"><span class="lineNum">     494 </span>            :                 .notify_wm_ranges = dcn3_notify_wm_ranges,</a>
<a name="495"><span class="lineNum">     495 </span>            :                 .set_hard_min_memclk = dcn3_set_hard_min_memclk,</a>
<a name="496"><span class="lineNum">     496 </span>            :                 .set_hard_max_memclk = dcn3_set_hard_max_memclk,</a>
<a name="497"><span class="lineNum">     497 </span>            :                 .set_max_memclk = dcn3_set_max_memclk,</a>
<a name="498"><span class="lineNum">     498 </span>            :                 .set_min_memclk = dcn3_set_min_memclk,</a>
<a name="499"><span class="lineNum">     499 </span>            :                 .get_memclk_states_from_smu = dcn3_get_memclk_states_from_smu,</a>
<a name="500"><span class="lineNum">     500 </span>            :                 .are_clock_states_equal = dcn3_are_clock_states_equal,</a>
<a name="501"><span class="lineNum">     501 </span>            :                 .enable_pme_wa = dcn3_enable_pme_wa,</a>
<a name="502"><span class="lineNum">     502 </span>            :                 .notify_link_rate_change = dcn30_notify_link_rate_change,</a>
<a name="503"><span class="lineNum">     503 </span>            :                 .is_smu_present = dcn3_is_smu_present</a>
<a name="504"><span class="lineNum">     504 </span>            : };</a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 : static void dcn3_init_clocks_fpga(struct clk_mgr *clk_mgr)</span></a>
<a name="507"><span class="lineNum">     507 </span>            : {</a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         dcn2_init_clocks(clk_mgr);</span></a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span>            : /* TODO: Implement the functions and remove the ifndef guard */</a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 : }</span></a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            : struct clk_mgr_funcs dcn3_fpga_funcs = {</a>
<a name="514"><span class="lineNum">     514 </span>            :         .get_dp_ref_clk_frequency = dce12_get_dp_ref_freq_khz,</a>
<a name="515"><span class="lineNum">     515 </span>            :         .update_clocks = dcn2_update_clocks_fpga,</a>
<a name="516"><span class="lineNum">     516 </span>            :         .init_clocks = dcn3_init_clocks_fpga,</a>
<a name="517"><span class="lineNum">     517 </span>            : };</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            : /*todo for dcn30 for clk register offset*/</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 : void dcn3_clk_mgr_construct(</span></a>
<a name="521"><span class="lineNum">     521 </span>            :                 struct dc_context *ctx,</a>
<a name="522"><span class="lineNum">     522 </span>            :                 struct clk_mgr_internal *clk_mgr,</a>
<a name="523"><span class="lineNum">     523 </span>            :                 struct pp_smu_funcs *pp_smu,</a>
<a name="524"><span class="lineNum">     524 </span>            :                 struct dccg *dccg)</a>
<a name="525"><span class="lineNum">     525 </span>            : {</a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.ctx = ctx;</span></a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.funcs = &amp;dcn3_funcs;</span></a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;regs = &amp;clk_mgr_regs;</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;clk_mgr_shift = &amp;clk_mgr_shift;</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;clk_mgr_mask = &amp;clk_mgr_mask;</span></a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dccg = dccg;</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dfs_bypass_disp_clk = 0;</span></a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dprefclk_ss_percentage = 0;</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dprefclk_ss_divider = 1000;</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;ss_on_dprefclk = false;</span></a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dfs_ref_freq_khz = 100000;</span></a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.dprefclk_khz = 730000; // 700 MHz planned if VCO is 3.85 GHz, will be retrieved</span></a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :         if (IS_FPGA_MAXIMUS_DC(ctx-&gt;dce_environment)) {</span></a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.funcs  = &amp;dcn3_fpga_funcs;</span></a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.dentist_vco_freq_khz = 3650000;</span></a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            :         } else {</a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 struct clk_state_registers_and_bypass s = { 0 };</span></a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span>            :                 /* integer part is now VCO frequency in kHz */</a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.dentist_vco_freq_khz = dcn30_get_vco_frequency_from_reg(clk_mgr);</span></a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            :                 /* in case we don't get a value from the register, use default */</a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :                 if (clk_mgr-&gt;base.dentist_vco_freq_khz == 0)</span></a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :                         clk_mgr-&gt;base.dentist_vco_freq_khz = 3650000;</span></a>
<a name="555"><span class="lineNum">     555 </span>            :                 /* Convert dprefclk units from MHz to KHz */</a>
<a name="556"><span class="lineNum">     556 </span>            :                 /* Value already divided by 10, some resolution lost */</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span>            :                 /*TODO: uncomment assert once dcn3_dump_clk_registers is implemented */</a>
<a name="559"><span class="lineNum">     559 </span>            :                 //ASSERT(s.dprefclk != 0);</a>
<a name="560"><span class="lineNum">     560 </span>            :                 if (s.dprefclk != 0)</a>
<a name="561"><span class="lineNum">     561 </span>            :                         clk_mgr-&gt;base.dprefclk_khz = s.dprefclk * 1000;</a>
<a name="562"><span class="lineNum">     562 </span>            :         }</a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;dfs_bypass_enabled = false;</span></a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;smu_present = false;</span></a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         dce_clock_read_ss_info(clk_mgr);</span></a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params = kzalloc(sizeof(*clk_mgr-&gt;base.bw_params), GFP_KERNEL);</span></a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span>            :         /* need physical address of table to give to PMFW */</a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;wm_range_table = dm_helpers_allocate_gpu_mem(clk_mgr-&gt;base.ctx,</span></a>
<a name="574"><span class="lineNum">     574 </span>            :                         DC_MEM_ALLOC_TYPE_GART, sizeof(WatermarksExternal_t),</a>
<a name="575"><span class="lineNum">     575 </span>            :                         &amp;clk_mgr-&gt;wm_range_table_addr);</a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 : }</span></a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 : void dcn3_clk_mgr_destroy(struct clk_mgr_internal *clk_mgr)</span></a>
<a name="579"><span class="lineNum">     579 </span>            : {</a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :         if (clk_mgr-&gt;base.bw_params)</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :                 kfree(clk_mgr-&gt;base.bw_params);</span></a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :         if (clk_mgr-&gt;wm_range_table)</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :                 dm_helpers_free_gpu_mem(clk_mgr-&gt;base.ctx, DC_MEM_ALLOC_TYPE_GART,</span></a>
<a name="585"><span class="lineNum">     585 </span>            :                                 clk_mgr-&gt;wm_range_table);</a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
