// Seed: 1928453168
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1
);
  assign id_1 = id_0;
endmodule
