0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sim_1/new/timing_core_tb.vhd,1578112781,vhdl,,,,timing_core_tb,,,,,,,,
C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sources_1/imports/new/timing_core.vhd,1578116358,vhdl,C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/statemachine/timingcoresim/timingcoresim.srcs/sim_1/new/timing_core_tb.vhd,,,timing_core,,,,,,,,
