<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/3-1_CPU_6502/emulation/Gowin/cpu_wrapper/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/3-1_CPU_6502/emulation/Gowin/cpu_wrapper/src/cpu_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/3-1_CPU_6502/emulation/Gowin/cpu_wrapper/src/cpu_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb 16 23:47:44 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>842</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>608</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>124.055(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>65.874(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>984.820</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.023</td>
<td>15.094</td>
</tr>
<tr>
<td>2</td>
<td>985.245</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>14.752</td>
</tr>
<tr>
<td>3</td>
<td>985.908</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.028</td>
<td>14.000</td>
</tr>
<tr>
<td>4</td>
<td>985.964</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.024</td>
<td>13.947</td>
</tr>
<tr>
<td>5</td>
<td>985.965</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>13.961</td>
</tr>
<tr>
<td>6</td>
<td>986.164</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>13.762</td>
</tr>
<tr>
<td>7</td>
<td>986.233</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>13.670</td>
</tr>
<tr>
<td>8</td>
<td>986.319</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>13.695</td>
</tr>
<tr>
<td>9</td>
<td>986.334</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>13.559</td>
</tr>
<tr>
<td>10</td>
<td>986.651</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.072</td>
<td>13.287</td>
</tr>
<tr>
<td>11</td>
<td>986.737</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>13.164</td>
</tr>
<tr>
<td>12</td>
<td>986.857</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>13.097</td>
</tr>
<tr>
<td>13</td>
<td>986.910</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>vectOut[1][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>12.972</td>
</tr>
<tr>
<td>14</td>
<td>987.016</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.021</td>
<td>12.899</td>
</tr>
<tr>
<td>15</td>
<td>987.072</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>12.902</td>
</tr>
<tr>
<td>16</td>
<td>987.083</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_MUX2_LUT5_S0_O_LUT4_I1_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.021</td>
<td>12.832</td>
</tr>
<tr>
<td>17</td>
<td>987.376</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>vectOut[1][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>12.506</td>
</tr>
<tr>
<td>18</td>
<td>987.377</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>12.547</td>
</tr>
<tr>
<td>19</td>
<td>987.384</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>12.547</td>
</tr>
<tr>
<td>20</td>
<td>987.409</td>
<td>RDY_DFFE_Q/Q</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.024</td>
<td>12.517</td>
</tr>
<tr>
<td>21</td>
<td>987.456</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.033</td>
<td>12.447</td>
</tr>
<tr>
<td>22</td>
<td>987.456</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.033</td>
<td>12.447</td>
</tr>
<tr>
<td>23</td>
<td>987.477</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.072</td>
<td>12.387</td>
</tr>
<tr>
<td>24</td>
<td>987.558</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>vectOut[1][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.026</td>
<td>12.318</td>
</tr>
<tr>
<td>25</td>
<td>987.558</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.081</td>
<td>12.297</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.357</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>IRQ_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.370</td>
</tr>
<tr>
<td>2</td>
<td>0.370</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>reset_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>3</td>
<td>0.370</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>RDY_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>4</td>
<td>0.370</td>
<td>stimIn[1][3]_DFFE_Q/Q</td>
<td>DI[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>5</td>
<td>0.372</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>DI[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.383</td>
</tr>
<tr>
<td>6</td>
<td>0.374</td>
<td>stimIn[1][2]_DFFE_Q/Q</td>
<td>DI[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>7</td>
<td>0.394</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT3_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.419</td>
</tr>
<tr>
<td>8</td>
<td>0.482</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.486</td>
</tr>
<tr>
<td>9</td>
<td>0.574</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>NMI_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.585</td>
</tr>
<tr>
<td>10</td>
<td>0.588</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/Q</td>
<td>AB[8]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.617</td>
</tr>
<tr>
<td>11</td>
<td>0.624</td>
<td>DI[6]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.680</td>
</tr>
<tr>
<td>12</td>
<td>0.627</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/Q</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.638</td>
</tr>
<tr>
<td>13</td>
<td>0.628</td>
<td>DI[3]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.684</td>
</tr>
<tr>
<td>14</td>
<td>0.634</td>
<td>DI[7]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.690</td>
</tr>
<tr>
<td>15</td>
<td>0.650</td>
<td>DI[4]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.694</td>
</tr>
<tr>
<td>16</td>
<td>0.652</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.671</td>
</tr>
<tr>
<td>17</td>
<td>0.660</td>
<td>DI[0]_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.661</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.686</td>
</tr>
<tr>
<td>19</td>
<td>0.662</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.687</td>
</tr>
<tr>
<td>20</td>
<td>0.662</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/Q</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.687</td>
</tr>
<tr>
<td>21</td>
<td>0.665</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.690</td>
</tr>
<tr>
<td>22</td>
<td>0.669</td>
<td>DI[7]_DFFE_Q/Q</td>
<td>u_cpu.IRHOLD[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>23</td>
<td>0.698</td>
<td>u_cpu.IRHOLD[2]_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.719</td>
</tr>
<tr>
<td>24</td>
<td>0.707</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/Q</td>
<td>vectOut[3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.771</td>
</tr>
<tr>
<td>25</td>
<td>0.722</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/Q</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.735</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>997.260</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.067</td>
<td>2.291</td>
</tr>
<tr>
<td>2</td>
<td>997.260</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.067</td>
<td>2.291</td>
</tr>
<tr>
<td>3</td>
<td>997.260</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.067</td>
<td>2.291</td>
</tr>
<tr>
<td>4</td>
<td>997.260</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.067</td>
<td>2.291</td>
</tr>
<tr>
<td>5</td>
<td>997.260</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.061</td>
<td>2.297</td>
</tr>
<tr>
<td>6</td>
<td>997.266</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>2.342</td>
</tr>
<tr>
<td>7</td>
<td>997.267</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.337</td>
</tr>
<tr>
<td>8</td>
<td>997.267</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>2.334</td>
</tr>
<tr>
<td>9</td>
<td>997.267</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>2.334</td>
</tr>
<tr>
<td>10</td>
<td>997.267</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>2.334</td>
</tr>
<tr>
<td>11</td>
<td>997.267</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>2.334</td>
</tr>
<tr>
<td>12</td>
<td>997.268</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_S0_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.331</td>
</tr>
<tr>
<td>13</td>
<td>997.268</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.331</td>
</tr>
<tr>
<td>14</td>
<td>997.268</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.331</td>
</tr>
<tr>
<td>15</td>
<td>997.268</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.331</td>
</tr>
<tr>
<td>16</td>
<td>997.268</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.331</td>
</tr>
<tr>
<td>17</td>
<td>997.268</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.331</td>
</tr>
<tr>
<td>18</td>
<td>997.268</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[14]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.331</td>
</tr>
<tr>
<td>19</td>
<td>997.270</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.051</td>
<td>2.297</td>
</tr>
<tr>
<td>20</td>
<td>997.270</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.051</td>
<td>2.297</td>
</tr>
<tr>
<td>21</td>
<td>997.270</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.057</td>
<td>2.291</td>
</tr>
<tr>
<td>22</td>
<td>997.270</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.057</td>
<td>2.291</td>
</tr>
<tr>
<td>23</td>
<td>997.270</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.057</td>
<td>2.291</td>
</tr>
<tr>
<td>24</td>
<td>997.270</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.057</td>
<td>2.291</td>
</tr>
<tr>
<td>25</td>
<td>997.272</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.310</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_I0_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.828</td>
</tr>
<tr>
<td>2</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.828</td>
</tr>
<tr>
<td>3</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.828</td>
</tr>
<tr>
<td>4</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.828</td>
</tr>
<tr>
<td>5</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.828</td>
</tr>
<tr>
<td>6</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.842</td>
</tr>
<tr>
<td>7</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.842</td>
</tr>
<tr>
<td>8</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.847</td>
</tr>
<tr>
<td>9</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.847</td>
</tr>
<tr>
<td>10</td>
<td>0.868</td>
<td>reset_DFFE_Q/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.847</td>
</tr>
<tr>
<td>11</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.861</td>
</tr>
<tr>
<td>12</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0_F_LUT4_I2_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.852</td>
</tr>
<tr>
<td>13</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I0_I2_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.852</td>
</tr>
<tr>
<td>14</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.852</td>
</tr>
<tr>
<td>15</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.852</td>
</tr>
<tr>
<td>16</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.852</td>
</tr>
<tr>
<td>17</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.852</td>
</tr>
<tr>
<td>18</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_LUT3_I1_I2_LUT4_F_I0_DFFPE_Q/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.852</td>
</tr>
<tr>
<td>19</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.842</td>
</tr>
<tr>
<td>20</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.842</td>
</tr>
<tr>
<td>21</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.842</td>
</tr>
<tr>
<td>22</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.842</td>
</tr>
<tr>
<td>23</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>AB[4]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.842</td>
</tr>
<tr>
<td>24</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.847</td>
</tr>
<tr>
<td>25</td>
<td>0.872</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.828</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.890</td>
<td>499.140</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>2</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>DI[5]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>DI[3]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>DI[4]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>7.578</td>
<td>2.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.104</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R7C42[1][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.796</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>11.672</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.188</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.581</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.456</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>13.917</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C46[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>14.894</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[3][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>15.309</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C48[3][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I1_LUT4_F/F</td>
</tr>
<tr>
<td>15.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>15.446</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C48[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>16.208</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>16.461</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I2_F_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>16.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[3][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>16.547</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C47[3][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.137</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.694, 24.472%; route: 11.032, 73.093%; tC2Q: 0.368, 2.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.020</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>10.849</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.832</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.999</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.241</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.073</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>15.326</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>16.138</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>16.636</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>16.772</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>16.774</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1002.020</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT8_S0_O_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.419, 23.174%; route: 10.951, 74.233%; tC2Q: 0.382, 2.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>7.578</td>
<td>2.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.104</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R7C42[1][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.796</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>11.672</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.188</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.581</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.931</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>13.447</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>14.657</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0/I2</td>
</tr>
<tr>
<td>15.072</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0/F</td>
</tr>
<tr>
<td>15.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C48[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>15.208</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C48[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>16.043</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C47[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.410, 24.357%; route: 10.222, 73.018%; tC2Q: 0.368, 2.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>10.849</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.832</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.999</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.241</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.707</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_LUT2_F/I1</td>
</tr>
<tr>
<td>15.969</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[0]_LUT2_F/F</td>
</tr>
<tr>
<td>15.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.934</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.795, 20.039%; route: 10.770, 77.218%; tC2Q: 0.382, 2.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>10.849</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.832</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.999</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.598</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.851</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>14.952</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>15.522</td>
<td>0.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F/I3</td>
</tr>
<tr>
<td>15.983</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F/F</td>
</tr>
<tr>
<td>15.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.095, 22.169%; route: 10.484, 75.092%; tC2Q: 0.382, 2.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>10.849</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.832</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.999</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.598</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.851</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>14.952</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>15.522</td>
<td>0.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_LUT2_F/I1</td>
</tr>
<tr>
<td>15.784</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[1]_LUT2_F/F</td>
</tr>
<tr>
<td>15.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.896, 21.045%; route: 10.484, 76.176%; tC2Q: 0.382, 2.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>10.849</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.832</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.999</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_HC_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.241</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_HC_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>15.692</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_HC_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_cpu.u_ALU8.temp_HC_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.533, 18.526%; route: 10.755, 78.676%; tC2Q: 0.382, 2.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>10.849</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.832</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.999</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.598</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>14.851</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>14.937</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C27[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[2]_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>15.462</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>15.714</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_h[3]_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>15.717</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1002.036</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.871, 20.966%; route: 10.441, 76.241%; tC2Q: 0.382, 2.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>8.777</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>9.238</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.404</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>10.657</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.AI[7]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.279</td>
<td>1.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.806</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_S0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>12.942</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.697</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>13.949</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R5C25[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.581</td>
<td>1.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.355, 17.369%; route: 10.821, 79.810%; tC2Q: 0.382, 2.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.646</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/I2</td>
</tr>
<tr>
<td>10.776</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>11.909</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>12.646</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>12.881</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>13.951</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>14.203</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.076</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[3][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.328</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[3][A]</td>
<td style=" background: #97FFFF;">AB[12]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.331</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[3][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[3][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[3][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.214, 24.186%; route: 9.706, 73.048%; tC2Q: 0.368, 2.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.646</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/I2</td>
</tr>
<tr>
<td>10.776</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>11.909</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>12.646</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>12.881</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>13.951</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>14.203</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.691</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>15.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" background: #97FFFF;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>15.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.477, 26.417%; route: 9.319, 70.791%; tC2Q: 0.368, 2.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.646</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/I2</td>
</tr>
<tr>
<td>10.776</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>11.909</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>12.646</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>12.881</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>13.951</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>14.203</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.886</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[3][A]</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.138</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C40[3][A]</td>
<td style=" background: #97FFFF;">AB[13]_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[3][A]</td>
<td style=" font-weight:bold;">AB[13]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[3][A]</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.998</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[3][A]</td>
<td>AB[13]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.214, 24.537%; route: 9.516, 72.657%; tC2Q: 0.368, 2.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.841</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>10.357</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>10.494</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>11.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>11.181</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>11.443</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>12.443</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>AB[7]_LUT4_F_I3_LUT4_F/I2</td>
</tr>
<tr>
<td>12.959</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td style=" background: #97FFFF;">AB[7]_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>13.097</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>AB[7]_LUT4_F/I3</td>
</tr>
<tr>
<td>13.618</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">AB[7]_LUT4_F/F</td>
</tr>
<tr>
<td>15.016</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][A]</td>
<td>vectOut[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
<tr>
<td>1001.926</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[2][A]</td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.380, 26.055%; route: 9.225, 71.112%; tC2Q: 0.368, 2.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>7.578</td>
<td>2.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.104</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R7C42[1][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.796</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>11.672</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.188</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.581</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.931</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>13.447</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_1/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_1/F</td>
</tr>
<tr>
<td>14.679</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>14.942</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2/F</td>
</tr>
<tr>
<td>14.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.384, 26.233%; route: 9.147, 70.918%; tC2Q: 0.368, 2.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.646</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/I2</td>
</tr>
<tr>
<td>10.776</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>11.909</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>12.646</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>12.881</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>13.951</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>14.203</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>14.691</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.943</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">AB[15]_LUT3_F_I0_DFFCE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.946</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td style=" font-weight:bold;">AB[15]_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1002.018</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>AB[15]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.214, 24.908%; route: 9.321, 72.244%; tC2Q: 0.368, 2.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_MUX2_LUT5_S0_O_LUT4_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>7.578</td>
<td>2.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.104</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R7C42[1][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>8.796</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I2_LUT4_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>11.672</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>12.188</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[3][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.581</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[3][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.931</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>13.447</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_MUX2_LUT5_S0_O_LUT4_I1/I0</td>
</tr>
<tr>
<td>14.876</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_MUX2_LUT5_S0_O_LUT4_I1/F</td>
</tr>
<tr>
<td>14.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_MUX2_LUT5_S0_O_LUT4_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_MUX2_LUT5_S0_O_LUT4_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C48[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_MUX2_LUT5_S0_O_LUT4_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.320, 25.872%; route: 9.145, 71.264%; tC2Q: 0.368, 2.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.841</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>10.357</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>10.494</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>11.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>11.181</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>11.443</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>12.831</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>AB[5]_LUT4_F_I3_LUT4_F/I2</td>
</tr>
<tr>
<td>13.292</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>13.484</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[3][B]</td>
<td>AB[5]_LUT4_F/I3</td>
</tr>
<tr>
<td>13.749</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C34[3][B]</td>
<td style=" background: #97FFFF;">AB[5]_LUT4_F/F</td>
</tr>
<tr>
<td>14.549</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>1001.926</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.069, 24.538%; route: 9.070, 72.524%; tC2Q: 0.368, 2.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>10.849</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.832</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.999</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.043</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F/I3</td>
</tr>
<tr>
<td>14.569</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[3]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.806, 22.365%; route: 9.359, 74.587%; tC2Q: 0.382, 3.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>165</td>
<td>R5C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>2.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.438</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT4_F/F</td>
</tr>
<tr>
<td>7.412</td>
<td>1.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">AB[10]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>10.849</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C24[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_BI[7]_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>11.832</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[0]_LUT4_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>12.478</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>12.999</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.308</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[3]_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.043</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_LUT2_F/I1</td>
</tr>
<tr>
<td>14.569</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.u_ALU8.temp_l[2]_LUT2_F/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_l[2]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>u_cpu.u_ALU8.temp_l[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.806, 22.365%; route: 9.359, 74.587%; tC2Q: 0.382, 3.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>126</td>
<td>R7C34[0][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.190</td>
<td>2.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>u_cpu.DIMUX[1]_LUT3_F/I1</td>
</tr>
<tr>
<td>5.453</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R13C35[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_LUT3_F/F</td>
</tr>
<tr>
<td>8.173</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][B]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0/I2</td>
</tr>
<tr>
<td>8.689</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R11C49[1][B]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.888</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td>u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>10.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[1]_LUT4_I0_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>11.162</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>11.623</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>11.978</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0/I1</td>
</tr>
<tr>
<td>12.504</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C44[1][B]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0/F</td>
</tr>
<tr>
<td>12.834</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>13.097</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C46[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>13.254</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>13.715</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I3_LUT3_F/F</td>
</tr>
<tr>
<td>14.063</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2/I3</td>
</tr>
<tr>
<td>14.524</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2/F</td>
</tr>
<tr>
<td>14.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.996</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.933</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.214, 25.676%; route: 8.920, 71.268%; tC2Q: 0.382, 3.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.646</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/I2</td>
</tr>
<tr>
<td>10.776</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>11.909</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>12.646</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>12.881</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>14.228</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>14.491</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I0_DFFCE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>14.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.971, 23.870%; route: 9.109, 73.177%; tC2Q: 0.368, 2.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.646</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.107</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>10.249</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/I2</td>
</tr>
<tr>
<td>10.776</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">AB[3]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_S0_LUT3_I2/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>11.909</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>12.646</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>12.881</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>12.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>13.077</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>14.228</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT2_I1/I1</td>
</tr>
<tr>
<td>14.491</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT4_I2_F_MUX2_LUT5_I1_O_LUT2_I1/F</td>
</tr>
<tr>
<td>14.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" font-weight:bold;">AB[7]_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.971, 23.870%; route: 9.109, 73.177%; tC2Q: 0.368, 2.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.648</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>AB[2]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I0_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>9.911</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I0_I1_LUT3_F/F</td>
</tr>
<tr>
<td>10.068</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>AB[2]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I0/I1</td>
</tr>
<tr>
<td>10.584</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I0/F</td>
</tr>
<tr>
<td>10.722</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td>AB[2]_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>10.974</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C40[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>11.839</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[2][B]</td>
<td>AB[2]_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>12.092</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C40[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>13.348</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_1/I2</td>
</tr>
<tr>
<td>13.809</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_1/F</td>
</tr>
<tr>
<td>13.969</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1/I2</td>
</tr>
<tr>
<td>14.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" background: #97FFFF;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.908</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.244, 26.186%; route: 8.776, 70.848%; tC2Q: 0.368, 2.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.841</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>10.357</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>10.494</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>11.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>11.181</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>11.443</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C40[0][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>13.021</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>AB[4]_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>13.256</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">AB[4]_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>13.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>AB[4]_LUT4_F_I3_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>13.452</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.641</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>AB[4]_LUT4_F/I3</td>
</tr>
<tr>
<td>13.903</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">AB[4]_LUT4_F/F</td>
</tr>
<tr>
<td>14.361</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" font-weight:bold;">vectOut[1][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td>1001.918</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.036, 24.650%; route: 8.914, 72.367%; tC2Q: 0.368, 2.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.043</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>213</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/Q</td>
</tr>
<tr>
<td>4.488</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.009</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_I0_I1_LUT2_F/F</td>
</tr>
<tr>
<td>8.008</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT3_F_I2_LUT4_F_I0_LUT4_F_I3_LUT3_I1/F</td>
</tr>
<tr>
<td>9.648</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>AB[2]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I0_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>9.911</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" background: #97FFFF;">AB[2]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I0_I1_LUT3_F/F</td>
</tr>
<tr>
<td>10.068</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>AB[2]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I0/I1</td>
</tr>
<tr>
<td>10.584</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">AB[2]_DFFCE_D_Q_LUT4_I0_I2_LUT2_I0/F</td>
</tr>
<tr>
<td>10.722</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td>AB[2]_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>10.974</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C40[1][A]</td>
<td style=" background: #97FFFF;">AB[2]_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>11.839</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[2][B]</td>
<td>AB[2]_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>12.092</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C40[2][B]</td>
<td style=" background: #97FFFF;">AB[2]_DFFCE_D_Q_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>13.348</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_1/I2</td>
</tr>
<tr>
<td>13.809</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_1/F</td>
</tr>
<tr>
<td>13.814</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0/I1</td>
</tr>
<tr>
<td>14.341</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0/F</td>
</tr>
<tr>
<td>14.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.898</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.405%; route: 1.361, 66.595%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.309, 26.906%; route: 8.621, 70.106%; tC2Q: 0.368, 2.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[3][A]</td>
<td style=" font-weight:bold;">IRQ_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[3][A]</td>
<td>IRQ_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C35[3][A]</td>
<td>IRQ_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 61.081%; tC2Q: 0.144, 38.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>RDY_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td style=" font-weight:bold;">RDY_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>RDY_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>RDY_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][B]</td>
<td style=" font-weight:bold;">DI[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][B]</td>
<td>DI[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[1][B]</td>
<td>DI[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td style=" font-weight:bold;">DI[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td>DI[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36[0][B]</td>
<td>DI[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>stimIn[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" font-weight:bold;">DI[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>DI[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>DI[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.584</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT3_I0/F</td>
</tr>
<tr>
<td>1.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT3_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 49.165%; route: 0.072, 17.184%; tC2Q: 0.141, 33.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F/I0</td>
</tr>
<tr>
<td>1.564</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1.659</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.238, 48.971%; route: 0.104, 21.399%; tC2Q: 0.144, 29.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.768</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">NMI_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>NMI_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>NMI_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 75.385%; tC2Q: 0.144, 24.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.415</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td>AB[8]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.568</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">AB[8]_LUT3_F/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">AB[8]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>AB[8]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>AB[8]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 24.797%; route: 0.320, 51.864%; tC2Q: 0.144, 23.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>DI[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">DI[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_cpu.DIMUX[6]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.610</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[6]_LUT3_F/F</td>
</tr>
<tr>
<td>1.835</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 36.471%; route: 0.291, 42.794%; tC2Q: 0.141, 20.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>DI[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>1.668</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" background: #97FFFF;">DI[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[3][A]</td>
<td>DI[2]_LUT3_I0_F_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.819</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C44[3][A]</td>
<td style=" background: #97FFFF;">DI[2]_LUT3_I0_F_LUT4_I0/F</td>
</tr>
<tr>
<td>1.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[3][A]</td>
<td style=" font-weight:bold;">IRQ_LUT3_I0_1_I2_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[3][A]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C44[3][A]</td>
<td>IRQ_LUT3_I0_1_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.396, 62.069%; route: 0.098, 15.361%; tC2Q: 0.144, 22.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][B]</td>
<td>DI[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C28[1][B]</td>
<td style=" font-weight:bold;">DI[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.394</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][B]</td>
<td>u_cpu.DIMUX[3]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.649</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C28[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[3]_LUT3_F/F</td>
</tr>
<tr>
<td>1.871</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][B]</td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[0][B]</td>
<td>u_cpu.DIMUX[3]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 37.281%; route: 0.288, 42.105%; tC2Q: 0.141, 20.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>DI[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" font-weight:bold;">DI[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[2][B]</td>
<td>u_cpu.DIMUX[7]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.617</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R13C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT3_F/F</td>
</tr>
<tr>
<td>1.845</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 36.957%; route: 0.294, 42.609%; tC2Q: 0.141, 20.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>DI[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td style=" font-weight:bold;">DI[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.394</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[3][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.654</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R3C28[3][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[4]_LUT3_F/F</td>
</tr>
<tr>
<td>1.881</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>u_cpu.DIMUX[4]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 37.464%; route: 0.293, 42.219%; tC2Q: 0.141, 20.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1/I1</td>
</tr>
<tr>
<td>1.837</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1/F</td>
</tr>
<tr>
<td>1.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 22.802%; route: 0.374, 55.738%; tC2Q: 0.144, 21.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>DI[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">DI[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F/I1</td>
</tr>
<tr>
<td>1.624</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[0]_LUT3_F/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 35.876%; route: 0.313, 44.209%; tC2Q: 0.141, 19.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.411</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.557</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C38[0][B]</td>
<td style=" background: #97FFFF;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I0/F</td>
</tr>
<tr>
<td>1.652</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>1.858</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" background: #97FFFF;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>AB[14]_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.352, 51.312%; route: 0.190, 27.697%; tC2Q: 0.144, 20.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.609</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[5]_LUT3_F/F</td>
</tr>
<tr>
<td>1.834</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 37.118%; route: 0.291, 42.358%; tC2Q: 0.141, 20.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[0][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C50[0][A]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td>NMI_LUT3_I0_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>1.646</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C50[1][B]</td>
<td style=" background: #97FFFF;">NMI_LUT3_I0_I2_LUT2_F/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C50[0][A]</td>
<td style=" font-weight:bold;">NMI_LUT3_I0_F_DFFCE_CE/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[0][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C50[0][A]</td>
<td>NMI_LUT3_I0_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 37.118%; route: 0.291, 42.358%; tC2Q: 0.141, 20.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.357</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>u_cpu.DIMUX[1]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.612</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C35[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[1]_LUT3_F/F</td>
</tr>
<tr>
<td>1.837</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 36.957%; route: 0.294, 42.609%; tC2Q: 0.141, 20.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>DI[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.IRHOLD[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>DI[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td style=" font-weight:bold;">DI[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[2][B]</td>
<td>u_cpu.DIMUX[7]_LUT3_F/I0</td>
</tr>
<tr>
<td>1.622</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R13C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[7]_LUT3_F/F</td>
</tr>
<tr>
<td>1.872</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[3][A]</td>
<td style=" font-weight:bold;">u_cpu.IRHOLD[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[3][A]</td>
<td>u_cpu.IRHOLD[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.IRHOLD[7]_DFFE_Q</td>
</tr>
<tr>
<td>1.202</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C40[3][A]</td>
<td>u_cpu.IRHOLD[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 36.262%; route: 0.316, 44.073%; tC2Q: 0.141, 19.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.IRHOLD[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>u_cpu.IRHOLD[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">u_cpu.IRHOLD[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>u_cpu.IRHOLD[2]_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.632</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R9C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu.IRHOLD[2]_LUT4_I0/F</td>
</tr>
<tr>
<td>1.731</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 57.441%; route: 0.165, 22.949%; tC2Q: 0.141, 19.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C44[2][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C44[2][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.795</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.948</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">vectOut[3]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>vectOut[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>vectOut[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 19.844%; route: 0.474, 61.479%; tC2Q: 0.144, 18.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[1][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F/I2</td>
</tr>
<tr>
<td>1.674</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R5C44[1][A]</td>
<td style=" background: #97FFFF;">u_cpu.DIMUX[2]_LUT3_F/F</td>
</tr>
<tr>
<td>1.916</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>u_cpu.DIMUX[2]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 34.558%; route: 0.337, 45.850%; tC2Q: 0.144, 19.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.956%; tC2Q: 0.368, 16.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.956%; tC2Q: 0.368, 16.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" font-weight:bold;">vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>vectOut[2][6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I0_LUT3_I2_F_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.956%; tC2Q: 0.368, 16.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>AB[5]_DFFCE_D_Q_LUT2_I0_F_LUT4_I3_F_MUX2_LUT5_I0_O_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.956%; tC2Q: 0.368, 16.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.325</td>
<td>1.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.968</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1001.586</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_cpu.DIMUX[1]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 83.998%; tC2Q: 0.368, 16.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.678%; route: 1.286, 65.322%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.371</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D/CLK</td>
</tr>
<tr>
<td>1001.985</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
<tr>
<td>1001.638</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 84.312%; tC2Q: 0.368, 15.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.366</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1001.633</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C47[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.969, 84.274%; tC2Q: 0.368, 15.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 84.255%; tC2Q: 0.368, 15.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>vectOut[2][5]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 84.255%; tC2Q: 0.368, 15.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 84.255%; tC2Q: 0.368, 15.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.363</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 84.255%; tC2Q: 0.368, 15.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.360</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_S0_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_S0_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C47[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_S0_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.964, 84.236%; tC2Q: 0.368, 15.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.360</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">AB[8]_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>AB[8]_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.964, 84.236%; tC2Q: 0.368, 15.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.360</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" font-weight:bold;">AB[7]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>AB[7]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.964, 84.236%; tC2Q: 0.368, 15.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.360</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>AB[6]_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.964, 84.236%; tC2Q: 0.368, 15.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.360</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.964, 84.236%; tC2Q: 0.368, 15.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.360</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td style=" font-weight:bold;">AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>AB[3]_LUT4_F_I2_LUT2_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.964, 84.236%; tC2Q: 0.368, 15.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[14]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.360</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" font-weight:bold;">AB[14]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>AB[14]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[14]_DFFCE_D</td>
</tr>
<tr>
<td>1001.628</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>AB[14]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.964, 84.236%; tC2Q: 0.368, 15.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.325</td>
<td>1.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_cpu.DIMUX[7]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 83.998%; tC2Q: 0.368, 16.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.325</td>
<td>1.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>u_cpu.DIMUX[6]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.929, 83.998%; tC2Q: 0.368, 16.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_cpu.DIMUX[5]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.956%; tC2Q: 0.368, 16.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>AB[6]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I2_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.956%; tC2Q: 0.368, 16.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>AB[4]_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_LUT3_I1_F_MUX2_LUT5_I0_O_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.956%; tC2Q: 0.368, 16.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[3][A]</td>
<td style=" font-weight:bold;">AB[12]_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[3][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[3][A]</td>
<td>AB[12]_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 83.956%; tC2Q: 0.368, 16.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.396</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.338</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.942, 84.089%; tC2Q: 0.368, 15.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_I0_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_I0_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_I0_LUT3_F_I2_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_I0_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_I0_LUT3_F_I2_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 82.609%; tC2Q: 0.144, 17.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 82.609%; tC2Q: 0.144, 17.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_cpu.u_ALU8.temp_h[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 82.609%; tC2Q: 0.144, 17.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_cpu.DIMUX[0]_LUT3_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 82.609%; tC2Q: 0.144, 17.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 82.609%; tC2Q: 0.144, 17.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C46[0][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 82.898%; tC2Q: 0.144, 17.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.155</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C46[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_I1_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 82.898%; tC2Q: 0.144, 17.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.587%; route: 0.498, 42.413%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.028</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 82.999%; tC2Q: 0.144, 17.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.028</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][B]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[0][B]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 82.999%; tC2Q: 0.144, 17.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.028</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.160</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 82.999%; tC2Q: 0.144, 17.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.343%; route: 0.502, 42.657%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
<tr>
<td>1.170</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 83.266%; tC2Q: 0.144, 16.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0_F_LUT4_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[2][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0_F_LUT4_I2_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0_F_LUT4_I2_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0_F_LUT4_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[2][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I2_I1_LUT2_I0_F_LUT4_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.708, 83.099%; tC2Q: 0.144, 16.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I0_I2_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I0_I2_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I0_I2_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I0_I2_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[0][A]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_DFFCE_Q_D_LUT3_F_I1_LUT2_I0_I1_LUT3_I0_I2_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.708, 83.099%; tC2Q: 0.144, 16.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.708, 83.099%; tC2Q: 0.144, 16.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I0_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.708, 83.099%; tC2Q: 0.144, 16.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.708, 83.099%; tC2Q: 0.144, 16.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[3]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.708, 83.099%; tC2Q: 0.144, 16.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_LUT3_I1_I2_LUT4_F_I0_DFFPE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" font-weight:bold;">AB[1]_DFFCE_D_Q_LUT3_I0_F_LUT3_I1_I2_LUT4_F_I0_DFFPE_Q/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_LUT3_I1_I2_LUT4_F_I0_DFFPE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_LUT3_I1_I2_LUT4_F_I0_DFFPE_Q</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>AB[1]_DFFCE_D_Q_LUT3_I0_F_LUT3_I1_I2_LUT4_F_I0_DFFPE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.708, 83.099%; tC2Q: 0.144, 16.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C45[0][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 82.898%; tC2Q: 0.144, 17.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>u_cpu.u_ALU8.temp_h[2]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 82.898%; tC2Q: 0.144, 17.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_cpu.u_ALU8.temp_h[1]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 82.898%; tC2Q: 0.144, 17.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" font-weight:bold;">DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT4_I3_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT4_I3_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C45[2][A]</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_I1_MUX2_LUT5_O_S0_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 82.898%; tC2Q: 0.144, 17.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>AB[4]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">AB[4]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>AB[4]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AB[4]_DFFCE_D</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>AB[4]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 82.898%; tC2Q: 0.144, 17.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.028</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 82.999%; tC2Q: 0.144, 17.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>136</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>143</td>
<td>IOT61[A]</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>vectOut[2][7]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 82.609%; tC2Q: 0.144, 17.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.890</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.140</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.048</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DI[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>DI[5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>DI[5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DI[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>DI[3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>DI[3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DI[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>DI[4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>DI[4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.032</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_CE_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.032</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I0_DFFCE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.032</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_cpu.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.178</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>DI[0]_LUT3_I1_F_LUT3_I0_F_DFFCE_D_Q_LUT4_I3_I1_DFFCE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[2][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[2][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>213</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFC_D_Q</td>
<td>984.820</td>
<td>2.494</td>
</tr>
<tr>
<td>205</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_S0_O_DFFC_D_Q</td>
<td>984.928</td>
<td>3.190</td>
</tr>
<tr>
<td>201</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_S0_O_DFFP_D_Q</td>
<td>986.452</td>
<td>3.470</td>
</tr>
<tr>
<td>165</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_F_I3_LUT4_I2_F_LUT4_I3_F_LUT4_I2_F_DFFC_D_Q</td>
<td>985.245</td>
<td>3.572</td>
</tr>
<tr>
<td>143</td>
<td>u_cpu.clk</td>
<td>984.820</td>
<td>1.361</td>
</tr>
<tr>
<td>136</td>
<td>reset</td>
<td>994.359</td>
<td>2.131</td>
</tr>
<tr>
<td>126</td>
<td>RDY</td>
<td>985.584</td>
<td>3.201</td>
</tr>
<tr>
<td>119</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_I1_F_LUT4_I0_F_MUX2_LUT5_I1_O_DFFC_D_Q</td>
<td>986.219</td>
<td>3.559</td>
</tr>
<tr>
<td>111</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_I0_DFFCE_Q_CE_LUT4_F_I0_DFFCE_Q_D_LUT4_I2_I0_DFFCE_D_Q_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O</td>
<td>988.692</td>
<td>3.116</td>
</tr>
<tr>
<td>70</td>
<td>vectOut[3]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_F_LUT2_I1_F_MUX2_LUT5_S0_O_LUT4_I1_F_DFFC_D_Q</td>
<td>986.165</td>
<td>3.906</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C37</td>
<td>56.94%</td>
</tr>
<tr>
<td>R6C40</td>
<td>54.17%</td>
</tr>
<tr>
<td>R6C35</td>
<td>52.78%</td>
</tr>
<tr>
<td>R7C38</td>
<td>52.78%</td>
</tr>
<tr>
<td>R8C40</td>
<td>50.00%</td>
</tr>
<tr>
<td>R6C47</td>
<td>50.00%</td>
</tr>
<tr>
<td>R5C35</td>
<td>50.00%</td>
</tr>
<tr>
<td>R5C37</td>
<td>50.00%</td>
</tr>
<tr>
<td>R5C42</td>
<td>50.00%</td>
</tr>
<tr>
<td>R6C31</td>
<td>48.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
