Experiment 1
./csim 1 1 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 161727
Load misses: 156470
Store hits: 149047
Store misses: 48439
Total cycles: 3118029613


Experiment 2
./csim 1 1 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 161727
Load misses: 156470
Store hits: 149047
Store misses: 48439
Total cycles: 3118029613


Experiment 3
./csim 1 1 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 160120
Load misses: 158077
Store hits: 58512
Store misses: 138974
Total cycles: 2043352832


Experiment 4
./csim 1 1 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 160120
Load misses: 158077
Store hits: 58512
Store misses: 138974
Total cycles: 2043352832


Experiment 5
./csim 1 1024 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317838
Load misses: 359
Store hits: 197073
Store misses: 413
Total cycles: 10396924


Experiment 6
./csim 1 1024 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317838
Load misses: 359
Store hits: 197073
Store misses: 413
Total cycles: 10396924


Experiment 7
./csim 1 1024 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317559
Load misses: 638
Store hits: 186137
Store misses: 11349
Total cycles: 28418696


Experiment 8
./csim 1 1024 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317559
Load misses: 638
Store hits: 186137
Store misses: 11349
Total cycles: 28418696


Experiment 9
./csim 1 32 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 314221
Load misses: 3976
Store hits: 196674
Store misses: 812
Total cycles: 80396507


Experiment 10
./csim 1 32 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 312372
Load misses: 5825
Store hits: 196324
Store misses: 1162
Total cycles: 122250658


Experiment 11
./csim 1 32 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 314280
Load misses: 3917
Store hits: 182980
Store misses: 14506
Total cycles: 70383460


Experiment 12
./csim 1 32 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 312385
Load misses: 5812
Store hits: 181286
Store misses: 16200
Total cycles: 94635871


Experiment 13
./csim 1024 1 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317654
Load misses: 543
Store hits: 196927
Store misses: 559
Total cycles: 17782340


Experiment 14
./csim 1024 1 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317654
Load misses: 543
Store hits: 196927
Store misses: 559
Total cycles: 17782340


Experiment 15
./csim 1024 1 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317472
Load misses: 725
Store hits: 185743
Store misses: 11743
Total cycles: 29531815


Experiment 16
./csim 1024 1 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317472
Load misses: 725
Store hits: 185743
Store misses: 11743
Total cycles: 29531815


Experiment 17
./csim 1024 1024 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317838
Load misses: 359
Store hits: 197073
Store misses: 413
Total cycles: 10396924


Experiment 18
./csim 1024 1024 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317838
Load misses: 359
Store hits: 197073
Store misses: 413
Total cycles: 10396924


Experiment 19
./csim 1024 1024 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317559
Load misses: 638
Store hits: 186137
Store misses: 11349
Total cycles: 28418696


Experiment 20
./csim 1024 1024 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317559
Load misses: 638
Store hits: 186137
Store misses: 11349
Total cycles: 28418696


Experiment 21
./csim 1024 32 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317838
Load misses: 359
Store hits: 197073
Store misses: 413
Total cycles: 10396924


Experiment 22
./csim 1024 32 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317838
Load misses: 359
Store hits: 197073
Store misses: 413
Total cycles: 10396924


Experiment 23
./csim 1024 32 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317559
Load misses: 638
Store hits: 186137
Store misses: 11349
Total cycles: 28418696


Experiment 24
./csim 1024 32 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317559
Load misses: 638
Store hits: 186137
Store misses: 11349
Total cycles: 28418696


Experiment 25
./csim 32 1 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 299285
Load misses: 18912
Store hits: 193110
Store misses: 4376
Total cycles: 371440771


Experiment 26
./csim 32 1 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 299285
Load misses: 18912
Store hits: 193110
Store misses: 4376
Total cycles: 371440771


Experiment 27
./csim 32 1 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 299142
Load misses: 19055
Store hits: 174017
Store misses: 23469
Total cycles: 264125759


Experiment 28
./csim 32 1 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 299142
Load misses: 19055
Store hits: 174017
Store misses: 23469
Total cycles: 264125759


Experiment 29
./csim 32 1024 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317838
Load misses: 359
Store hits: 197073
Store misses: 413
Total cycles: 10396924


Experiment 30
./csim 32 1024 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317838
Load misses: 359
Store hits: 197073
Store misses: 413
Total cycles: 10396924


Experiment 31
./csim 32 1024 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317559
Load misses: 638
Store hits: 186137
Store misses: 11349
Total cycles: 28418696


Experiment 32
./csim 32 1024 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317559
Load misses: 638
Store hits: 186137
Store misses: 11349
Total cycles: 28418696


Experiment 33
./csim 32 32 512 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317836
Load misses: 361
Store hits: 197073
Store misses: 413
Total cycles: 10576122


Experiment 34
./csim 32 32 512 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317829
Load misses: 368
Store hits: 197072
Store misses: 414
Total cycles: 10768115


Experiment 35
./csim 32 32 512 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317557
Load misses: 640
Store hits: 186137
Store misses: 11349
Total cycles: 28444294


Experiment 36
./csim 32 32 512 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 317553
Load misses: 644
Store hits: 186137
Store misses: 11349
Total cycles: 28495490