

================================================================
== Vitis HLS Report for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'
================================================================
* Date:           Sun Nov  3 13:42:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.999 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      502|      502|  5.020 us|  5.020 us|  502|  502|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_6  |      500|      500|         2|          1|          1|   500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|    118|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln99_fu_66_p2                 |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_76_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln99_fu_60_p2                |      icmp|   0|  0|  14|           9|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  73|          53|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4     |   9|          2|    9|         18|
    |connect_7_blk_n          |   9|          2|    1|          2|
    |j_fu_36                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln101_reg_97        |  1|   0|    1|          0|
    |j_fu_36                  |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|connect_7_dout            |   in|   32|     ap_fifo|                                   connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|                                   connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|                                   connect_7|       pointer|
|connect_7_empty_n         |   in|    1|     ap_fifo|                                   connect_7|       pointer|
|connect_7_read            |  out|    1|     ap_fifo|                                   connect_7|       pointer|
|B_ROW_3_load              |   in|   32|     ap_none|                                B_ROW_3_load|        scalar|
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/fully_connected.h:99]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%B_ROW_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_3_load" [./../hw_library/fully_connected.h:27]   --->   Operation 7 'read' 'B_ROW_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln99 = store i9 0, i9 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 8 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body64"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_4 = load i9 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 10 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln99 = icmp_eq  i9 %j_4, i9 500" [./../hw_library/fully_connected.h:99]   --->   Operation 11 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%add_ln99 = add i9 %j_4, i9 1" [./../hw_library/fully_connected.h:99]   --->   Operation 12 'add' 'add_ln99' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.body64.split, void %for.inc135.preheader.exitStub" [./../hw_library/fully_connected.h:99]   --->   Operation 13 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i9 %j_4" [./../hw_library/fully_connected.h:99]   --->   Operation 14 'zext' 'zext_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fully_connected.h:100]   --->   Operation 15 'specpipeline' 'specpipeline_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500" [./../hw_library/fully_connected.h:99]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [./../hw_library/fully_connected.h:99]   --->   Operation 17 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln101 = icmp_ult  i32 %zext_ln99, i32 %B_ROW_3_load_read" [./../hw_library/fully_connected.h:101]   --->   Operation 18 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln99)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc80, void %if.then66" [./../hw_library/fully_connected.h:101]   --->   Operation 19 'br' 'br_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln99 = store i9 %add_ln99, i9 %j" [./../hw_library/fully_connected.h:99]   --->   Operation 20 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.body64" [./../hw_library/fully_connected.h:99]   --->   Operation 21 'br' 'br_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 22 [1/1] (3.58ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_7" [./../hw_library/fully_connected.h:102]   --->   Operation 22 'read' 'p_0' <Predicate = (icmp_ln101)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc80" [./../hw_library/fully_connected.h:104]   --->   Operation 23 'br' 'br_ln104' <Predicate = (icmp_ln101)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B_ROW_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ connect_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
B_ROW_3_load_read      (read             ) [ 000]
store_ln99             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
j_4                    (load             ) [ 000]
icmp_ln99              (icmp             ) [ 010]
add_ln99               (add              ) [ 000]
br_ln99                (br               ) [ 000]
zext_ln99              (zext             ) [ 000]
specpipeline_ln100     (specpipeline     ) [ 000]
speclooptripcount_ln99 (speclooptripcount) [ 000]
specloopname_ln99      (specloopname     ) [ 000]
icmp_ln101             (icmp             ) [ 011]
br_ln101               (br               ) [ 000]
store_ln99             (store            ) [ 000]
br_ln99                (br               ) [ 000]
p_0                    (read             ) [ 000]
br_ln104               (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B_ROW_3_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_3_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="j_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="B_ROW_3_load_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_ROW_3_load_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_0_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="store_ln99_store_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="9" slack="0"/>
<pin id="55" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="j_4_load_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="9" slack="0"/>
<pin id="59" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln99_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="9" slack="0"/>
<pin id="62" dir="0" index="1" bw="9" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add_ln99_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln99_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln101_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln99_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="87" class="1005" name="j_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="97" class="1005" name="icmp_ln101_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="34" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="64"><net_src comp="57" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="57" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="57" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="40" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="66" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="36" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="93"><net_src comp="87" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="100"><net_src comp="76" pin="2"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_7 | {}
 - Input state : 
	Port: FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 : B_ROW_3_load | {1 }
	Port: FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6 : connect_7 | {2 }
  - Chain level:
	State 1
		store_ln99 : 1
		j_4 : 1
		icmp_ln99 : 2
		add_ln99 : 2
		br_ln99 : 3
		zext_ln99 : 2
		icmp_ln101 : 3
		br_ln101 : 4
		store_ln99 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln99_fu_60       |    0    |    14   |
|          |       icmp_ln101_fu_76       |    0    |    39   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln99_fu_66        |    0    |    14   |
|----------|------------------------------|---------|---------|
|   read   | B_ROW_3_load_read_read_fu_40 |    0    |    0    |
|          |        p_0_read_fu_46        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        zext_ln99_fu_72       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    67   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln101_reg_97|    1   |
|     j_reg_87    |    9   |
+-----------------+--------+
|      Total      |   10   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   67   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   67   |
+-----------+--------+--------+
