Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4b1c4fae97e64bcfb70c36cb21ce6df7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/alu.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/ControllerUnit.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/alu.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/DataMemory.v:28]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/DataMemory.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/DataMemory.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/DataMemory.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/DataMemory.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/DataMemory.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sim_1/new/Pipeline50_tb.v" Line 1. Module mips_tb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/MultiplicationDivisionUnit.sv" Line 22. Module MultiplicationDivisionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sim_1/new/Pipeline50_tb.v" Line 1. Module mips_tb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPUexperiment/Experiment7/Pipeline50/Pipeline50.srcs/sources_1/imports/UsefulCode/MultiplicationDivisionUnit.sv" Line 22. Module MultiplicationDivisionUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MultiplicationDivisionUnit...
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.ControllerUnit
Compiling module xil_defaultlib.GeneralPurposeRegisters
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MultiplicationDivisionUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
