// Seed: 1663875324
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri1 id_3
    , id_11,
    output wor id_4,
    input supply0 id_5,
    output wand id_6,
    output wand id_7,
    input wire id_8,
    input wor id_9
);
  assign id_7 = id_3 ==? 1'h0;
  assign id_7 = id_2;
  assign module_1.type_2 = 0;
  assign id_4 = id_5;
  id_12(
      1 ? (id_5) : 1'b0
  );
  assign id_12[1'b0] = ((id_2));
  supply0 id_13 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output tri id_2,
    input wor id_3,
    output supply0 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_3,
      id_2,
      id_3,
      id_4,
      id_0,
      id_5,
      id_5
  );
endmodule
