# System_Verilog
A structured and practical SystemVerilog learning repository containing examples, RTL designs, testbenches, assertions, coverage models, exercises, and documentation. Built to track my learning journey in digital design and verification.
