{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@251:261@HdlIdDef", "  endgenerate\n\n  // IRQ handling\n  reg [3:0] up_irq_mask = 'h0;\n  wire [3:0] up_irq_source;\n  wire [3:0] up_irq_pending;\n\n  assign up_irq_source = {\n    offload_sync_id_pending,\n    sync_id_pending,\n    sdi_fifo_almost_full,\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@249:259", "\n  end\n  endgenerate\n\n  // IRQ handling\n  reg [3:0] up_irq_mask = 'h0;\n  wire [3:0] up_irq_source;\n  wire [3:0] up_irq_pending;\n\n  assign up_irq_source = {\n    offload_sync_id_pending,\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@250:260", "  end\n  endgenerate\n\n  // IRQ handling\n  reg [3:0] up_irq_mask = 'h0;\n  wire [3:0] up_irq_source;\n  wire [3:0] up_irq_pending;\n\n  assign up_irq_source = {\n    offload_sync_id_pending,\n    sync_id_pending,\n"]], "Diff Content": {"Delete": [[256, "  wire [3:0] up_irq_pending;\n"]], "Add": [[256, "  reg [4:0] up_irq_mask = 5'h0;\n"], [256, "  wire [4:0] up_irq_source;\n"], [256, "  wire [4:0] up_irq_pending;\n"]]}}