#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\chocolatey\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000027e6c81bfb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027e6c81c140 .scope module, "tb_sll" "tb_sll" 3 16;
 .timescale -9 -10;
P_0000027e6c7e2cd0 .param/l "AMT_N" 0 3 21, +C4<00000000000000000000000000000011>;
P_0000027e6c7e2d08 .param/l "N" 0 3 20, +C4<00000000000000000000000000001000>;
v0000027e6c811350_0 .var "AMT", 2 0;
v0000027e6c8113f0_0 .var "CLK", 0 0;
v0000027e6c811760_0 .var "D", 7 0;
v0000027e6c811f80_0 .var "EN", 0 0;
v0000027e6c8119e0_0 .net "OUT", 7 0, v0000027e6c811080_0;  1 drivers
v0000027e6c811620_0 .var "RST", 0 0;
S_0000027e6c81c2d0 .scope begin, "apply_stimulus" "apply_stimulus" 3 47, 3 47 0, S_0000027e6c81c140;
 .timescale -9 -10;
v0000027e6c7e2930_0 .var/2s "break_outer_loop", 31 0;
v0000027e6c805b80_0 .var "invect", 7 0;
v0000027e6c805c20_0 .var "j", 2 0;
S_0000027e6c8059f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 52, 3 52 0, S_0000027e6c81c2d0;
 .timescale -9 -10;
v0000027e6c7e2b50_0 .var/2s "break_inner_loop", 31 0;
S_0000027e6c805cc0 .scope begin, "clock" "clock" 3 97, 3 97 0, S_0000027e6c81c140;
 .timescale -9 -10;
S_0000027e6c810c70 .scope module, "dut" "sll" 3 105, 4 17 0, S_0000027e6c81c140;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 3 "amt";
    .port_info 5 /OUTPUT 8 "out";
P_0000027e6c7e2ea0 .param/l "amt_n" 0 4 19, +C4<00000000000000000000000000000011>;
P_0000027e6c7e2ed8 .param/l "n" 0 4 18, +C4<00000000000000000000000000001000>;
v0000027e6c810e00_0 .net "amt", 2 0, v0000027e6c811350_0;  1 drivers
v0000027e6c810ea0_0 .net "clk", 0 0, v0000027e6c8113f0_0;  1 drivers
v0000027e6c810f40_0 .net "d", 7 0, v0000027e6c811760_0;  1 drivers
v0000027e6c810fe0_0 .net "en", 0 0, v0000027e6c811f80_0;  1 drivers
v0000027e6c811080_0 .var "out", 7 0;
v0000027e6c811120_0 .net "rst", 0 0, v0000027e6c811620_0;  1 drivers
E_0000027e6c805120 .event posedge, v0000027e6c810ea0_0;
S_0000027e6c8111c0 .scope begin, "initialize_signals" "initialize_signals" 3 37, 3 37 0, S_0000027e6c81c140;
 .timescale -9 -10;
    .scope S_0000027e6c810c70;
T_0 ;
    %wait E_0000027e6c805120;
    %load/vec4 v0000027e6c810fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000027e6c811080_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027e6c811120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027e6c810f40_0;
    %ix/getv 4, v0000027e6c810e00_0;
    %shiftl 4;
    %assign/vec4 v0000027e6c811080_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027e6c811080_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027e6c81c140;
T_1 ;
    %fork t_1, S_0000027e6c8111c0;
    %jmp t_0;
    .scope S_0000027e6c8111c0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6c8113f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027e6c811620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027e6c811f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027e6c811760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027e6c811350_0, 0;
    %end;
    .scope S_0000027e6c81c140;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0000027e6c81c140;
T_2 ;
    %fork t_3, S_0000027e6c81c2d0;
    %jmp t_2;
    .scope S_0000027e6c81c2d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e6c7e2930_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027e6c805c20_0, 0, 3;
T_2.0 ;
    %load/vec4 v0000027e6c805c20_0;
    %cmpi/u 7, 0, 3;
    %flag_get/vec4 5;
    %load/vec4 v0000027e6c7e2930_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.1, 8;
    %fork t_5, S_0000027e6c8059f0;
    %jmp t_4;
    .scope S_0000027e6c8059f0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e6c7e2b50_0, 0, 32;
    %load/vec4 v0000027e6c811350_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000027e6c7e2930_0, 0;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027e6c805b80_0, 0, 8;
T_2.4 ;
    %load/vec4 v0000027e6c805b80_0;
    %pad/u 32;
    %cmpi/u 510, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000027e6c7e2b50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.5, 8;
    %load/vec4 v0000027e6c805c20_0;
    %store/vec4 v0000027e6c811350_0, 0, 3;
    %load/vec4 v0000027e6c8113f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000027e6c811760_0;
    %addi 1, 0, 8;
    %store/vec4 v0000027e6c811760_0, 0, 8;
T_2.6 ;
    %delay 100, 0;
    %vpi_call/w 3 75 "$display", "CLK=%b EN=%b RST=%b D=%b, AMT=%d \012OUT=%b", v0000027e6c8113f0_0, v0000027e6c811f80_0, v0000027e6c811620_0, v0000027e6c811760_0, v0000027e6c811350_0, v0000027e6c8119e0_0 {0 0 0};
    %load/vec4 v0000027e6c811760_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027e6c7e2b50_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027e6c811760_0, 0;
T_2.8 ;
    %load/vec4 v0000027e6c805b80_0;
    %addi 1, 0, 8;
    %store/vec4 v0000027e6c805b80_0, 0, 8;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0000027e6c81c2d0;
t_4 %join;
    %load/vec4 v0000027e6c805c20_0;
    %addi 1, 0, 3;
    %store/vec4 v0000027e6c805c20_0, 0, 3;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .scope S_0000027e6c81c140;
t_2 %join;
    %end;
    .thread T_2;
    .scope S_0000027e6c81c140;
T_3 ;
    %vpi_call/w 3 92 "$dumpfile", "tb_sll.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027e6c810c70 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000027e6c81c140;
T_4 ;
    %fork t_7, S_0000027e6c805cc0;
    %jmp t_6;
    .scope S_0000027e6c805cc0;
t_7 ;
    %delay 100, 0;
    %load/vec4 v0000027e6c8113f0_0;
    %inv;
    %store/vec4 v0000027e6c8113f0_0, 0, 1;
    %end;
    .scope S_0000027e6c81c140;
t_6 %join;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_sll.sv";
    "sll.sv";
