$date
	Mon Sep 17 10:30:52 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ram $end
$var wire 8 ! out [7:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 8 % in [7:0] $end
$var reg 1 & r $end
$var reg 1 ' w $end
$scope module dut $end
$var wire 8 ( addr [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 8 ) in [7:0] $end
$var wire 1 & r $end
$var wire 1 ' w $end
$var reg 8 * out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b11111111 )
b10001000 (
x'
x&
b11111111 %
x$
0#
b10001000 "
bx !
$end
#5
0$
0'
0&
1#
#10
1$
0#
#15
1'
1#
#20
1&
0#
#25
0'
1#
#30
0$
0#
