{
  "bus_connections": {
    "name": "bus_connections",
    "type": "int",
    "upper_bound": "64",
    "lower_bound": "1"
  },
  "L1_Cache": {
    "name": "L1_Cache",
    "type": "int",
    "upper_bound": "8192",
    "lower_bound": "128"
  },
  "L2_Cache": {
    "name": "L2_Cache",
    "type": "int",
    "upper_bound": "8192",
    "lower_bound": "1024"
  },
  "turboboost": {
    "name": "turboboost",
    "type": "bool",
    "true_weight": "100",
    "false_weight": "30"
  },
  "enable_Routine12": {
    "name": "enableRoutine12",
    "type": "bool",
    "true_weight": "1500",
    "false_weight": "0"
  },
  "enable_Routine13": {
    "name": "enableRoutine13",
    "type": "bool",
    "true_weight": "1500",
    "false_weight": "0"
  },
  "enable_Routine23": {
    "name": "enableRoutine23",
    "type": "bool",
    "true_weight": "1500",
    "false_weight": "0"
  },
  "Routine1": {
    "name": "Routine1",
    "type": "composite",
    "values": [
      {
        "input_connections_Routine1": {
          "name": "input_connections_Routine1",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "output_connections_Routine1": {
          "name": "output_connections_Routine1",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "memory_ports_Routine1": {
          "name": "memory_ports_Routine1",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "Routine1_to_Routine2_interconnect": {
          "name": "Routine1_to_Routine2_interconnect",
          "type": "int",
          "upper_bound": "8",
          "lower_bound": "0"
        },
        "Routine1_to_Routine3_interconnect": {
          "name": "Routine1_to_Routine3_interconnect",
          "type": "int",
          "upper_bound": "8",
          "lower_bound": "0"
        }
      }
    ]
  },
  "Routine2": {
    "name": "Routine2",
    "type": "composite",
    "values": [
      {
        "input_connections_Routine2": {
          "name": "input_connections_Routine2",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "output_connections_Routine2": {
          "name": "output_connections_Routine2",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "memory_ports_Routine2": {
          "name": "memory_ports_Routine2",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "Routine2_to_Routine1_interconnect": {
          "name": "Routine2_to_Routine1_interconnect",
          "type": "int",
          "upper_bound": "8",
          "lower_bound": "0"
        },
        "Routine2_to_Routine3_interconnect": {
          "name": "Routine2_to_Routine3_interconnect",
          "type": "int",
          "upper_bound": "8",
          "lower_bound": "0"
        }
      }
    ]
  },
  "Routine3": {
    "name": "Routine3",
    "type": "composite",
    "values": [
      {
        "input_connections_Routine3": {
          "name": "input_connections_Routine3",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "output_connections_Routine3": {
          "name": "output_connections_Routine3",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "memory_ports_Routine3": {
          "name": "memory_ports_Routine3",
          "type": "int",
          "upper_bound": "64",
          "lower_bound": "1"
        },
        "Routine3_to_Routine1_interconnect": {
          "name": "Routine3_to_Routine1_interconnect",
          "type": "int",
          "upper_bound": "8",
          "lower_bound": "0"
        },
        "Routine3_to_Routine2_interconnect": {
          "name": "Routine3_to_Routine2_interconnect",
          "type": "int",
          "upper_bound": "8",
          "lower_bound": "0"
        }
      }
    ]
  },
  "iterating_variable": {
    "name": "iteration",
    "init_value": "1",
    "bound": "10",
    "step": "1",
    "step_function": "1"
  },
  "cost_function": {
    "formula": "enableRoutine12*(input_connections_Routine1*50 + output_connections_Routine1*50 + memory_ports_Routine1*100 + input_connections_Routine2*50 + output_connections_Routine2*50 + memory_ports_Routine2*100) + enableRoutine23*(input_connections_Routine2*50 + output_connections_Routine2*50 + memory_ports_Routine2*100 + input_connections_Routine3*50 + output_connections_Routine3*50 + memory_ports_Routine3*100) + enableRoutine13*(input_connections_Routine1*50 + output_connections_Routine1*50 + memory_ports_Routine1*100 + input_connections_Routine3*50 + output_connections_Routine3*50 + memory_ports_Routine3*100)"
  },
  "assertions": {
    "values": [
      "L1_Cache % 128 == 0",
      "L2_Cache % 128 == 0",
      "enableRoutine12 + enableRoutine13 + enableRoutine23 == 1500",
      "Routine1_to_Routine2_interconnect + Routine1_to_Routine3_interconnect > 3",
      "Routine2_to_Routine3_interconnect + Routine2_to_Routine3_interconnect > 1",
      "Routine3_to_Routine2_interconnect + Routine3_to_Routine1_interconnect > 4",
      "input_connections_Routine1 > 2",
      "input_connections_Routine2 > 1",
      "input_connections_Routine3 > 6",
      "output_connections_Routine1 > 4",
      "output_connections_Routine2 > 2",
      "output_connections_Routine3 > 6",
      "input_connections_Routine1 + input_connections_Routine2 + input_connections_Routine3 + output_connections_Routine1 + output_connections_Routine2 + output_connections_Routine3 < bus_connections",
      "memory_ports_Routine1 >= L1_Cache/128",
      "memory_ports_Routine2 >= L1_Cache/256",
      "memory_ports_Routine2 >= L1_Cache/64"
    ]
  }
}
