<stg><name>image_filter_fh_Block_Mat.exit71218_proc</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot_ifconv:0  %filter_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %filter_size)

]]></node>
<StgValue><ssdm name="filter_size_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot_ifconv:1  %tmp_s = icmp eq i32 %filter_size_read, 9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot_ifconv:2  %tmp_1 = icmp eq i32 %filter_size_read, 15

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot_ifconv:3  %tmp_2 = icmp eq i32 %filter_size_read, 21

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot_ifconv:4  %tmp_3 = icmp eq i32 %filter_size_read, 27

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot_ifconv:5  %tmp_4 = icmp eq i32 %filter_size_read, 39

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:6  %sel_tmp1 = xor i1 %tmp_s, true

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:7  %sel_tmp2 = and i1 %tmp_1, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:8  %sel_tmp6_demorgan = or i1 %tmp_s, %tmp_1

]]></node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:9  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:10  %sel_tmp7 = and i1 %tmp_2, %sel_tmp6

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:11  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_2

]]></node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:12  %sel_tmp13 = xor i1 %sel_tmp13_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:13  %sel_tmp14 = and i1 %tmp_3, %sel_tmp13

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
newFuncRoot_ifconv:14  %newSel = select i1 %sel_tmp14, i5 -5, i5 -11

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:15  %or_cond = or i1 %sel_tmp14, %sel_tmp7

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
newFuncRoot_ifconv:16  %newSel1_cast_cast = select i1 %sel_tmp2, i5 15, i5 9

]]></node>
<StgValue><ssdm name="newSel1_cast_cast"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:17  %or_cond2 = or i1 %sel_tmp2, %tmp_s

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
newFuncRoot_ifconv:18  %newSel3 = select i1 %tmp_4, i6 -25, i6 -13

]]></node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
newFuncRoot_ifconv:19  %newSel5 = select i1 %or_cond, i5 %newSel, i5 %newSel1_cast_cast

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot_ifconv:20  %newSel5_cast = zext i5 %newSel5 to i6

]]></node>
<StgValue><ssdm name="newSel5_cast"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot_ifconv:21  %or_cond6 = or i1 %or_cond, %or_cond2

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
newFuncRoot_ifconv:22  %newSel7 = select i1 %or_cond6, i6 %newSel5_cast, i6 %newSel3

]]></node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="6">
<![CDATA[
newFuncRoot_ifconv:23  ret i6 %newSel7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
