#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 11:40:27 2025
# Process ID         : 11356
# Current directory  : C:/Users/11248/Desktop/FPGA/wyj_test_3-4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16968 C:\Users\11248\Desktop\FPGA\wyj_test_3-4\wyj_test_3-4.xpr
# Log file           : C:/Users/11248/Desktop/FPGA/wyj_test_3-4/vivado.log
# Journal file       : C:/Users/11248/Desktop/FPGA/wyj_test_3-4\vivado.jou
# Running On         : DESKTOP-LEIGION
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16962 MB
# Swap memory        : 3489 MB
# Total Virtual      : 20451 MB
# Available Virtual  : 9825 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/11248/Desktop/FPGA/wyj_test_3-4/UIP [current_project]
update_ip_catalog
open_bd_design {C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.srcs/sources_1/bd/wyj_test_3_4/wyj_test_3_4.bd}
delete_bd_objs [get_bd_nets Net] [get_bd_cells ip_74ls163_0]
delete_bd_objs [get_bd_nets CLK_1] [get_bd_nets GND_1] [get_bd_nets util_vector_logic_0_Res] [get_bd_nets ip_74ls163_1_q] [get_bd_nets PT_1] [get_bd_cells ip_74ls163_1]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:uip:ls163:1.0 ls163_0
endgroup
copy_bd_objs /  [get_bd_cells {ls163_0}]
set_property location {2 127 -544} [get_bd_cells ls163_0]
set_property location {1 175 -491} [get_bd_cells ls163_0]
connect_bd_net [get_bd_ports CLK] [get_bd_pins ls163_0/clk]
set_property location {-86 -571} [get_bd_ports CLK]
set_property location {-77 -524} [get_bd_ports PT]
set_property location {-77 -520} [get_bd_ports PT]
connect_bd_net [get_bd_ports PT] [get_bd_pins ls163_0/ld_l]
set_property location {-82 -509} [get_bd_ports PT]
connect_bd_net [get_bd_ports PT] [get_bd_pins ls163_0/enp]
connect_bd_net [get_bd_ports PT] [get_bd_pins ls163_0/ent]
connect_bd_net [get_bd_ports GND] [get_bd_pins ls163_0/d0]
connect_bd_net [get_bd_ports GND] [get_bd_pins ls163_0/d1]
connect_bd_net [get_bd_ports GND] [get_bd_pins ls163_0/d2]
connect_bd_net [get_bd_ports GND] [get_bd_pins ls163_0/d3]
set_property location {2.5 575 -268} [get_bd_cells ls163_1]
connect_bd_net [get_bd_pins ls163_1/clr_l] [get_bd_pins ls163_0/clr_l]
connect_bd_net [get_bd_pins ls163_1/clr_l] [get_bd_pins util_vector_logic_0/Res]
create_bd_port -dir O Q0
delete_bd_objs [get_bd_ports Q3_0]
set_property location {699 -580} [get_bd_ports Q0]
undo
set_property location {1598 -616} [get_bd_ports Q0]
copy_bd_objs /  [get_bd_ports {Q0}]
copy_bd_objs /  [get_bd_ports {Q0}]
copy_bd_objs /  [get_bd_ports {Q0}]
copy_bd_objs /  [get_bd_ports {Q0}]
set_property location {1596 -602} [get_bd_ports Q1]
set_property location {1602 -572} [get_bd_ports Q2]
set_property location {1588 -549} [get_bd_ports Q3]
startgroup
connect_bd_net [get_bd_ports Q0] [get_bd_pins ls163_1/q0]
connect_bd_net [get_bd_ports Q4] [get_bd_pins ls163_1/q0]
endgroup
undo
connect_bd_net [get_bd_ports Q0] [get_bd_pins ls163_1/q0]
connect_bd_net [get_bd_ports Q1] [get_bd_pins ls163_1/q1]
connect_bd_net [get_bd_ports Q2] [get_bd_pins ls163_1/q2]
connect_bd_net [get_bd_ports Q3] [get_bd_pins ls163_1/q3]
set_property location {1636 130} [get_bd_ports Q4]
set_property location {1581 -102} [get_bd_ports Q4]
delete_bd_objs [get_bd_nets ls163_1_q0]
delete_bd_objs [get_bd_nets ls163_1_q2]
delete_bd_objs [get_bd_nets ls163_1_q1]
delete_bd_objs [get_bd_nets ls163_1_q3]
set_property location {1618 -334} [get_bd_ports Q4]
connect_bd_net [get_bd_ports Q4] [get_bd_pins ls163_1/q0]
set_property location {1617 -313} [get_bd_ports Q4]
connect_bd_net [get_bd_ports Q0] [get_bd_pins ls163_0/q0]
connect_bd_net [get_bd_ports Q1] [get_bd_pins ls163_0/q1]
connect_bd_net [get_bd_ports Q2] [get_bd_pins ls163_0/q2]
connect_bd_net [get_bd_ports Q3] [get_bd_pins ls163_0/q3]
startgroup
connect_bd_net [get_bd_ports CLK] [get_bd_pins ls163_1/clk]
endgroup
connect_bd_net [get_bd_ports PT] [get_bd_pins ls163_1/ld_l]
startgroup
connect_bd_net [get_bd_pins ls163_1/ent] [get_bd_pins ls163_1/enp]
endgroup
connect_bd_net [get_bd_pins ls163_0/rco] [get_bd_pins ls163_1/ent]
connect_bd_net [get_bd_pins ls163_1/d0] [get_bd_pins ls163_1/d3]
connect_bd_net [get_bd_pins ls163_1/d1] [get_bd_pins ls163_1/d0]
connect_bd_net [get_bd_pins ls163_1/d2] [get_bd_pins ls163_1/d0]
connect_bd_net [get_bd_ports GND] [get_bd_pins ls163_1/d2]
connect_bd_net [get_bd_pins util_vector_logic_3/Op2] [get_bd_pins ls163_1/q0]
connect_bd_net [get_bd_pins util_vector_logic_3/Op1] [get_bd_pins ls163_0/q2]
connect_bd_net [get_bd_pins util_vector_logic_2/Op2] [get_bd_pins ls163_0/q1]
set_property location {3.5 875 -311} [get_bd_cells util_vector_logic_1]
undo
set_property location {3 815 234} [get_bd_cells util_vector_logic_1]
connect_bd_net [get_bd_pins util_vector_logic_1/Op1] [get_bd_pins ls163_0/q0]
regenerate_bd_layout
generate_target all [get_files  C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.srcs/sources_1/bd/wyj_test_3_4/wyj_test_3_4.bd]
catch { config_ip_cache -export [get_ips -all wyj_test_3_4_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all wyj_test_3_4_util_vector_logic_0_1] }
catch { config_ip_cache -export [get_ips -all wyj_test_3_4_util_vector_logic_0_2] }
catch { config_ip_cache -export [get_ips -all wyj_test_3_4_util_vector_logic_0_3] }
catch { config_ip_cache -export [get_ips -all wyj_test_3_4_ls163_0_0] }
catch { config_ip_cache -export [get_ips -all wyj_test_3_4_ls163_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.srcs/sources_1/bd/wyj_test_3_4/wyj_test_3_4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.srcs/sources_1/bd/wyj_test_3_4/wyj_test_3_4.bd]
launch_runs wyj_test_3_4_ls163_0_0_synth_1 wyj_test_3_4_ls163_0_1_synth_1 wyj_test_3_4_util_vector_logic_0_0_synth_1 wyj_test_3_4_util_vector_logic_0_1_synth_1 wyj_test_3_4_util_vector_logic_0_2_synth_1 wyj_test_3_4_util_vector_logic_0_3_synth_1 -jobs 8
wait_on_run wyj_test_3_4_ls163_0_0_synth_1
wait_on_run wyj_test_3_4_ls163_0_1_synth_1
wait_on_run wyj_test_3_4_util_vector_logic_0_0_synth_1
wait_on_run wyj_test_3_4_util_vector_logic_0_1_synth_1
wait_on_run wyj_test_3_4_util_vector_logic_0_2_synth_1
wait_on_run wyj_test_3_4_util_vector_logic_0_3_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/compile_simlib/modelsim} {questa=C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/compile_simlib/questa} {riviera=C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/compile_simlib/riviera} {activehdl=C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.srcs/sources_1/bd/wyj_test_3_4/wyj_test_3_4.bd] -directory C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files -ipstatic_source_dir C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.srcs/sources_1/bd/wyj_test_3_4/wyj_test_3_4.bd] -top
add_files -norecurse c:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.gen/sources_1/bd/wyj_test_3_4/hdl/wyj_test_3_4_wrapper.v
launch_simulation
source wyj_test_3_4_wrapper.tcl
add_force {/wyj_test_3_4_wrapper/PT} -radix hex {1 0ns}
add_force {/wyj_test_3_4_wrapper/GND} -radix hex {0 0ns}
add_force {/wyj_test_3_4_wrapper/CLK} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
open_bd_design {C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.srcs/sources_1/bd/wyj_test_3_4/wyj_test_3_4.bd}
close_sim
