// Seed: 1224209288
module module_0 (
    output supply1 id_0,
    output tri module_0,
    output uwire id_2,
    output wand id_3,
    input uwire id_4,
    output uwire id_5,
    output wire id_6,
    input wand id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wire id_10,
    output tri1 id_11,
    input uwire id_12,
    output tri1 id_13
);
  logic id_15;
  ;
  assign module_1.type_19 = 0;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1
    , id_13, id_14,
    input supply0 id_2,
    output tri id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11
);
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_4,
      id_9,
      id_4,
      id_4,
      id_5,
      id_11,
      id_6,
      id_9,
      id_4,
      id_7,
      id_6
  );
  assign id_3 = id_14[1'b0];
endmodule
