{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1501501793866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1501501793881 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501501793982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501501794066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501501794066 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 3 0 0 " "Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501501794151 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 3 -60 -2500 " "Implementing clock multiplication of 4, clock division of 3, and phase shift of -60 degrees (-2500 ps) for cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501501794151 ""}  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1501501794151 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501501794414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501501794414 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501501794814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501501794814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501501794814 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501501794814 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501501794852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501501794852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501501794852 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501501794852 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501501794852 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1501501795251 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501501797435 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1501501797435 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501501797657 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501501797672 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -phase -60.00 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -phase -60.00 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501501797672 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1501501797672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1501501797672 ""}
{ "Info" "ISTA_SDC_FOUND" "//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.sdc " "Reading SDC File: '//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501501797672 ""}
{ "Info" "ISTA_SDC_FOUND" "//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.sdc " "Reading SDC File: '//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501501797688 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1501501798036 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1501501798036 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501501798036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501501798036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501501798036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501501798036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501501798036 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  15.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501501798036 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1501501798036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501501798959 ""}  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501501798959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501501798959 ""}  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501501798959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501501798959 ""}  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 16708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501501798959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 16954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501501798959 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 16793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501501798959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501501798959 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 16815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501501798959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 2326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501501798959 ""}  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501501798959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 7533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|active_rnw~2 " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|active_rnw~2" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 7562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|active_cs_n~0 " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 7600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[0\] " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 1757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[2\] " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 1755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[1\] " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 1756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501501798959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501501798959 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501501798959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501501798959 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 10762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501501798959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501501800623 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501501800623 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501501800623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501501800655 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501501800692 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501501800692 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1501501800692 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501501800692 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501501800740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501501802684 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501501802699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501501802699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501501802699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501501802699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501501802699 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1501501802699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501501802699 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cpu_pll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 108 0 0 } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 146 0 0 } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 89 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1501501802947 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501501803400 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1501501803431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1501501805754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501501808737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1501501808859 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1501501815001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501501815001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1501501817019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1501501823978 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1501501823978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1501501825635 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1501501825635 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1501501825635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501501825635 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.65 " "Total time spent on timing analysis during the Fitter is 6.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1501501826067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501501826152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501501827489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501501827493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501501828739 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501501831121 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501501832107 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1501501832206 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832206 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1501501832206 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501501832222 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1501501832222 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501501832222 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1501501832222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.fit.smsg " "Generated suppressed messages file //Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501501832855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1563 " "Peak virtual memory: 1563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501501835092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 19:50:35 2017 " "Processing ended: Mon Jul 31 19:50:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501501835092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501501835092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501501835092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501501835092 ""}
