Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto a9b16b7ac1c3445b8c6c50c6678513ac --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 320 for port BRAM_PORTA_din [/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/new/weights.sv:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/new/weights.sv" Line 3. Module weights has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_0/hdl/weights_0_wrapper.v" Line 12. Module weights_0_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_0/hdl/weights_0.v" Line 13. Module weights_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_0/ip/weights_0_blk_mem_gen_0_0_1/sim/weights_0_blk_mem_gen_0_0.v" Line 56. Module weights_0_blk_mem_gen_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="weights_0_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=4096,C_READ_WIDTH_A=4096,C_WRITE_DEPTH_A=784,C_READ_DEPTH_A=784,C_ADDRA_WIDTH=10,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=4096,C_READ_WIDTH_B=4096,C_WRITE_DEPTH_B=784,C_READ_DEPTH_B=784,C_ADDRB_WIDTH=10,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="114",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____308.015456_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="weights_0_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=4096,C_READ_WIDTH_A=4096,C_WRITE_DEPTH_A=784,C_READ_DEPTH_A=784,C_ADDRA_WIDTH=10,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=4096,C_READ_WIDTH_B=4096,C_WRITE_DEPTH_B=784,C_READ_DEPTH_B=784,C_ADDRB_WIDTH=10,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=4096,C_ADDRB_WIDTH=10,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=4096,C_ADDRB_WIDTH=10,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=4096,C_ADDRB_WIDTH=10,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_1/hdl/weights_1_wrapper.v" Line 12. Module weights_1_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_1/hdl/weights_1.v" Line 13. Module weights_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_1/ip/weights_1_blk_mem_gen_0_0_1/sim/weights_1_blk_mem_gen_0_0.v" Line 56. Module weights_1_blk_mem_gen_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="weights_1_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=320,C_READ_WIDTH_A=320,C_WRITE_DEPTH_A=128,C_READ_DEPTH_A=128,C_ADDRA_WIDTH=7,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=320,C_READ_WIDTH_B=320,C_WRITE_DEPTH_B=128,C_READ_DEPTH_B=128,C_ADDRB_WIDTH=7,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="4",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____30.024602_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="weights_1_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=320,C_READ_WIDTH_A=320,C_WRITE_DEPTH_A=128,C_READ_DEPTH_A=128,C_ADDRA_WIDTH=7,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=320,C_READ_WIDTH_B=320,C_WRITE_DEPTH_B=128,C_READ_DEPTH_B=128,C_ADDRB_WIDTH=7,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=320,C_ADDRB_WIDTH=7,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=320,C_ADDRB_WIDTH=7,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=320,C_ADDRB_WIDTH=7,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/new/weights.sv" Line 3. Module weights has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_0/hdl/weights_0_wrapper.v" Line 12. Module weights_0_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_0/hdl/weights_0.v" Line 13. Module weights_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_0/ip/weights_0_blk_mem_gen_0_0_1/sim/weights_0_blk_mem_gen_0_0.v" Line 56. Module weights_0_blk_mem_gen_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="weights_0_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=4096,C_READ_WIDTH_A=4096,C_WRITE_DEPTH_A=784,C_READ_DEPTH_A=784,C_ADDRA_WIDTH=10,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=4096,C_READ_WIDTH_B=4096,C_WRITE_DEPTH_B=784,C_READ_DEPTH_B=784,C_ADDRB_WIDTH=10,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="114",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____308.015456_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="weights_0_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=4096,C_READ_WIDTH_A=4096,C_WRITE_DEPTH_A=784,C_READ_DEPTH_A=784,C_ADDRA_WIDTH=10,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=4096,C_READ_WIDTH_B=4096,C_WRITE_DEPTH_B=784,C_READ_DEPTH_B=784,C_ADDRB_WIDTH=10,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=4096,C_ADDRB_WIDTH=10,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=4096,C_ADDRB_WIDTH=10,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=4096,C_ADDRB_WIDTH=10,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_1/hdl/weights_1_wrapper.v" Line 12. Module weights_1_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_1/hdl/weights_1.v" Line 13. Module weights_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/bd/weights_1/ip/weights_1_blk_mem_gen_0_0_1/sim/weights_1_blk_mem_gen_0_0.v" Line 56. Module weights_1_blk_mem_gen_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="weights_1_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=320,C_READ_WIDTH_A=320,C_WRITE_DEPTH_A=128,C_READ_DEPTH_A=128,C_ADDRA_WIDTH=7,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=320,C_READ_WIDTH_B=320,C_WRITE_DEPTH_B=128,C_READ_DEPTH_B=128,C_ADDRB_WIDTH=7,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="4",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____30.024602_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_MEM_TYPE=0,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="weights_1_blk_mem_gen_0_0.mif",C_INIT_FILE="NONE",C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=320,C_READ_WIDTH_A=320,C_WRITE_DEPTH_A=128,C_READ_DEPTH_A=128,C_ADDRA_WIDTH=7,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=320,C_READ_WIDTH_B=320,C_WRITE_DEPTH_B=128,C_READ_DEPTH_B=128,C_ADDRB_WIDTH=7,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=320,C_ADDRB_WIDTH=7,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="virtex7",C_XDEVICEFAMILY="virtex7",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=320,C_ADDRB_WIDTH=7,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=320,C_ADDRB_WIDTH=7,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
INFO: [XSIM 43-4009] "max", written at line 72 in file "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.srcs/sources_1/imports/src/deep.sv", has also been read in this always_comb/always_latch block and is not added to the sensitivity list.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/sohils/Private/18545/deep/hdmi_test/hdmi_test.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.sigmoid_approx_fn
Compiling module xil_defaultlib.tile_default
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.weights_0_blk_mem_gen_0_0
Compiling module xil_defaultlib.weights_0
Compiling module xil_defaultlib.weights_0_wrapper
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.weights_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.weights_1
Compiling module xil_defaultlib.weights_1_wrapper
Compiling module xil_defaultlib.weights
Compiling module xil_defaultlib.deep
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
