
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_35200:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331f85 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36ef84 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331f85; op2val:0xbfb6ef84;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:105600*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105600*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35201:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331f85 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36ef84 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331f85; op2val:0xbfb6ef84;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:105603*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105603*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35202:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331f85 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36ef84 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331f85; op2val:0xbfb6ef84;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:105606*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105606*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35203:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x331f85 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36ef84 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f331f85; op2val:0xbfb6ef84;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:105609*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105609*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35204:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5800000; valaddr_reg:x3; val_offset:105612*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105612*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35205:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5800001; valaddr_reg:x3; val_offset:105615*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105615*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35206:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5800003; valaddr_reg:x3; val_offset:105618*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105618*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35207:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5800007; valaddr_reg:x3; val_offset:105621*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105621*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35208:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf580000f; valaddr_reg:x3; val_offset:105624*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105624*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35209:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf580001f; valaddr_reg:x3; val_offset:105627*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105627*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35210:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf580003f; valaddr_reg:x3; val_offset:105630*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105630*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35211:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf580007f; valaddr_reg:x3; val_offset:105633*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105633*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35212:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf58000ff; valaddr_reg:x3; val_offset:105636*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105636*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35213:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf58001ff; valaddr_reg:x3; val_offset:105639*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105639*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35214:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf58003ff; valaddr_reg:x3; val_offset:105642*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105642*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35215:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf58007ff; valaddr_reg:x3; val_offset:105645*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105645*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35216:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5800fff; valaddr_reg:x3; val_offset:105648*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105648*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35217:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5801fff; valaddr_reg:x3; val_offset:105651*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105651*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35218:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5803fff; valaddr_reg:x3; val_offset:105654*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105654*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35219:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5807fff; valaddr_reg:x3; val_offset:105657*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105657*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35220:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf580ffff; valaddr_reg:x3; val_offset:105660*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105660*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35221:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf581ffff; valaddr_reg:x3; val_offset:105663*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105663*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35222:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf583ffff; valaddr_reg:x3; val_offset:105666*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105666*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35223:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf587ffff; valaddr_reg:x3; val_offset:105669*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105669*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35224:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf58fffff; valaddr_reg:x3; val_offset:105672*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105672*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35225:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf59fffff; valaddr_reg:x3; val_offset:105675*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105675*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35226:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5bfffff; valaddr_reg:x3; val_offset:105678*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105678*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35227:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5c00000; valaddr_reg:x3; val_offset:105681*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105681*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35228:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5e00000; valaddr_reg:x3; val_offset:105684*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105684*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35229:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5f00000; valaddr_reg:x3; val_offset:105687*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105687*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35230:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5f80000; valaddr_reg:x3; val_offset:105690*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105690*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35231:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fc0000; valaddr_reg:x3; val_offset:105693*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105693*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35232:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fe0000; valaddr_reg:x3; val_offset:105696*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105696*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35233:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ff0000; valaddr_reg:x3; val_offset:105699*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105699*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35234:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ff8000; valaddr_reg:x3; val_offset:105702*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105702*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35235:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ffc000; valaddr_reg:x3; val_offset:105705*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105705*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35236:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ffe000; valaddr_reg:x3; val_offset:105708*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105708*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35237:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fff000; valaddr_reg:x3; val_offset:105711*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105711*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35238:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fff800; valaddr_reg:x3; val_offset:105714*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105714*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35239:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fffc00; valaddr_reg:x3; val_offset:105717*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105717*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fffe00; valaddr_reg:x3; val_offset:105720*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105720*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35241:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ffff00; valaddr_reg:x3; val_offset:105723*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105723*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35242:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ffff80; valaddr_reg:x3; val_offset:105726*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105726*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35243:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ffffc0; valaddr_reg:x3; val_offset:105729*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105729*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35244:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ffffe0; valaddr_reg:x3; val_offset:105732*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105732*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35245:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fffff0; valaddr_reg:x3; val_offset:105735*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105735*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35246:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fffff8; valaddr_reg:x3; val_offset:105738*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105738*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35247:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fffffc; valaddr_reg:x3; val_offset:105741*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105741*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5fffffe; valaddr_reg:x3; val_offset:105744*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105744*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xf5ffffff; valaddr_reg:x3; val_offset:105747*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105747*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff000001; valaddr_reg:x3; val_offset:105750*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105750*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff000003; valaddr_reg:x3; val_offset:105753*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105753*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff000007; valaddr_reg:x3; val_offset:105756*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105756*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff199999; valaddr_reg:x3; val_offset:105759*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105759*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff249249; valaddr_reg:x3; val_offset:105762*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105762*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff333333; valaddr_reg:x3; val_offset:105765*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105765*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:105768*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105768*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:105771*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105771*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff444444; valaddr_reg:x3; val_offset:105774*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105774*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:105777*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105777*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:105780*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105780*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff666666; valaddr_reg:x3; val_offset:105783*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105783*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:105786*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105786*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:105789*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105789*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:105792*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105792*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3328e6 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x36e5f0 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3328e6; op2val:0xbfb6e5f0;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:105795*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105795*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a800000; valaddr_reg:x3; val_offset:105798*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105798*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a800001; valaddr_reg:x3; val_offset:105801*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105801*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a800003; valaddr_reg:x3; val_offset:105804*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105804*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a800007; valaddr_reg:x3; val_offset:105807*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105807*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a80000f; valaddr_reg:x3; val_offset:105810*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105810*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a80001f; valaddr_reg:x3; val_offset:105813*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105813*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a80003f; valaddr_reg:x3; val_offset:105816*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105816*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a80007f; valaddr_reg:x3; val_offset:105819*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105819*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a8000ff; valaddr_reg:x3; val_offset:105822*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105822*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a8001ff; valaddr_reg:x3; val_offset:105825*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105825*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a8003ff; valaddr_reg:x3; val_offset:105828*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105828*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a8007ff; valaddr_reg:x3; val_offset:105831*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105831*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a800fff; valaddr_reg:x3; val_offset:105834*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105834*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a801fff; valaddr_reg:x3; val_offset:105837*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105837*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a803fff; valaddr_reg:x3; val_offset:105840*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105840*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a807fff; valaddr_reg:x3; val_offset:105843*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105843*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a80ffff; valaddr_reg:x3; val_offset:105846*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105846*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a81ffff; valaddr_reg:x3; val_offset:105849*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105849*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a83ffff; valaddr_reg:x3; val_offset:105852*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105852*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a87ffff; valaddr_reg:x3; val_offset:105855*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105855*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a8fffff; valaddr_reg:x3; val_offset:105858*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105858*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7a9fffff; valaddr_reg:x3; val_offset:105861*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105861*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7abfffff; valaddr_reg:x3; val_offset:105864*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105864*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7ac00000; valaddr_reg:x3; val_offset:105867*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105867*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7ae00000; valaddr_reg:x3; val_offset:105870*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105870*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7af00000; valaddr_reg:x3; val_offset:105873*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105873*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7af80000; valaddr_reg:x3; val_offset:105876*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105876*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afc0000; valaddr_reg:x3; val_offset:105879*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105879*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afe0000; valaddr_reg:x3; val_offset:105882*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105882*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7aff0000; valaddr_reg:x3; val_offset:105885*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105885*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7aff8000; valaddr_reg:x3; val_offset:105888*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105888*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7affc000; valaddr_reg:x3; val_offset:105891*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105891*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7affe000; valaddr_reg:x3; val_offset:105894*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105894*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afff000; valaddr_reg:x3; val_offset:105897*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105897*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afff800; valaddr_reg:x3; val_offset:105900*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105900*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afffc00; valaddr_reg:x3; val_offset:105903*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105903*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afffe00; valaddr_reg:x3; val_offset:105906*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105906*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7affff00; valaddr_reg:x3; val_offset:105909*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105909*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7affff80; valaddr_reg:x3; val_offset:105912*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105912*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7affffc0; valaddr_reg:x3; val_offset:105915*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105915*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7affffe0; valaddr_reg:x3; val_offset:105918*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105918*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afffff0; valaddr_reg:x3; val_offset:105921*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105921*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afffff8; valaddr_reg:x3; val_offset:105924*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105924*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afffffc; valaddr_reg:x3; val_offset:105927*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105927*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7afffffe; valaddr_reg:x3; val_offset:105930*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105930*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xf5 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7affffff; valaddr_reg:x3; val_offset:105933*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105933*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f000001; valaddr_reg:x3; val_offset:105936*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105936*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f000003; valaddr_reg:x3; val_offset:105939*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105939*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f000007; valaddr_reg:x3; val_offset:105942*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105942*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f199999; valaddr_reg:x3; val_offset:105945*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105945*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f249249; valaddr_reg:x3; val_offset:105948*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105948*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f333333; valaddr_reg:x3; val_offset:105951*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105951*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:105954*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105954*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:105957*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105957*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f444444; valaddr_reg:x3; val_offset:105960*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105960*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:105963*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105963*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:105966*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105966*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f666666; valaddr_reg:x3; val_offset:105969*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105969*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:105972*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105972*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:105975*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105975*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35326:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:105978*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105978*0 + 3*275*FLEN/8, x4, x1, x2)

inst_35327:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x33ed38 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x361e60 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f33ed38; op2val:0x3fb61e60;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:105981*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105981*0 + 3*275*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134056837,32,FLEN)
NAN_BOXED(3216437124,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2134056837,32,FLEN)
NAN_BOXED(3216437124,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2134056837,32,FLEN)
NAN_BOXED(3216437124,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2134056837,32,FLEN)
NAN_BOXED(3216437124,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806528,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806529,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806531,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806535,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806543,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806559,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806591,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806655,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118806783,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118807039,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118807551,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118808575,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118810623,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118814719,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118822911,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118839295,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118872063,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4118937599,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4119068671,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4119330815,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4119855103,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4120903679,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4123000831,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4123000832,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4125097984,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4126146560,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4126670848,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4126932992,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127064064,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127129600,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127162368,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127178752,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127186944,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127191040,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127193088,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127194112,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127194624,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127194880,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127195008,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127195072,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127195104,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127195120,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127195128,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127195132,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127195134,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4127195135,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2134059238,32,FLEN)
NAN_BOXED(3216434672,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055208960,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055208961,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055208963,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055208967,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055208975,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055208991,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055209023,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055209087,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055209215,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055209471,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055209983,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055211007,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055213055,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055217151,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055225343,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055241727,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055274495,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055340031,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055471103,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2055733247,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2056257535,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2057306111,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2059403263,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2059403264,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2061500416,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2062548992,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063073280,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063335424,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063466496,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063532032,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063564800,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063581184,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063589376,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063593472,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063595520,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063596544,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597056,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597312,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597440,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597504,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597536,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597552,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597560,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597564,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597566,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2063597567,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2134109496,32,FLEN)
NAN_BOXED(1068899936,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
