{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08026,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09649,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0197448,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0148734,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00226049,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0148734,
	"finish__design__instance__count__class:buffer": 28,
	"finish__design__instance__area__class:buffer": 84.056,
	"finish__design__instance__count__class:timing_repair_buffer": 43,
	"finish__design__instance__area__class:timing_repair_buffer": 59.584,
	"finish__design__instance__count__class:inverter": 104,
	"finish__design__instance__area__class:inverter": 61.446,
	"finish__design__instance__count__class:multi_input_combinational_cell": 299,
	"finish__design__instance__area__class:multi_input_combinational_cell": 713.944,
	"finish__design__instance__count": 474,
	"finish__design__instance__area": 919.03,
	"finish__timing__setup__tns": -2.38025,
	"finish__timing__setup__ws": -0.324383,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.613933,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.447292,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 10,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00199551,
	"finish__power__switching__total": 0.00168793,
	"finish__power__leakage__total": 2.4914e-05,
	"finish__power__total": 0.00370836,
	"finish__design__io": 33,
	"finish__design__die__area": 131544,
	"finish__design__core__area": 129683,
	"finish__design__instance__count": 1376,
	"finish__design__instance__area": 1158.96,
	"finish__design__instance__count__stdcell": 1376,
	"finish__design__instance__area__stdcell": 1158.96,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0089369,
	"finish__design__instance__utilization__stdcell": 0.0089369,
	"finish__design__rows": 257,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 257,
	"finish__design__sites": 487529,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 487529,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}