Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul  3 00:17:39 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.517        0.000                      0                  524        0.135        0.000                      0                  524        3.000        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_wiz_0         5.517        0.000                      0                  524        0.135        0.000                      0                  524        4.500        0.000                       0                   241  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/opcode_jump_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.724ns  (logic 0.741ns (19.898%)  route 2.983ns (80.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 13.718 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.604     4.248    rst_driver_inst/clk_out
    SLICE_X31Y24         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.419     4.667 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=19, routed)          1.505     6.172    rst_driver_inst/rst_power_on_reg_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.322     6.494 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=97, routed)          1.478     7.972    brain_inst/SR[0]
    SLICE_X34Y22         FDRE                                         r  brain_inst/opcode_jump_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.565    13.718    brain_inst/clk_out
    SLICE_X34Y22         FDRE                                         r  brain_inst/opcode_jump_reg[0]/C
                         clock pessimism              0.571    14.289    
                         clock uncertainty           -0.074    14.215    
    SLICE_X34Y22         FDRE (Setup_fdre_C_R)       -0.726    13.489    brain_inst/opcode_jump_reg[0]
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/opcode_jump_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.724ns  (logic 0.741ns (19.898%)  route 2.983ns (80.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 13.718 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.604     4.248    rst_driver_inst/clk_out
    SLICE_X31Y24         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.419     4.667 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=19, routed)          1.505     6.172    rst_driver_inst/rst_power_on_reg_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.322     6.494 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=97, routed)          1.478     7.972    brain_inst/SR[0]
    SLICE_X34Y22         FDSE                                         r  brain_inst/opcode_jump_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.565    13.718    brain_inst/clk_out
    SLICE_X34Y22         FDSE                                         r  brain_inst/opcode_jump_reg[3]/C
                         clock pessimism              0.571    14.289    
                         clock uncertainty           -0.074    14.215    
    SLICE_X34Y22         FDSE (Setup_fdse_C_S)       -0.726    13.489    brain_inst/opcode_jump_reg[3]
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.617ns  (logic 0.741ns (20.487%)  route 2.876ns (79.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 13.642 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.604     4.248    rst_driver_inst/clk_out
    SLICE_X31Y24         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.419     4.667 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=19, routed)          1.505     6.172    rst_driver_inst/rst_power_on_reg_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.322     6.494 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=97, routed)          1.371     7.865    brain_inst/SR[0]
    SLICE_X30Y25         FDRE                                         r  brain_inst/spi_byte_cmd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.489    13.642    brain_inst/clk_out
    SLICE_X30Y25         FDRE                                         r  brain_inst/spi_byte_cmd_reg[2]/C
                         clock pessimism              0.571    14.213    
                         clock uncertainty           -0.074    14.139    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.726    13.413    brain_inst/spi_byte_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         13.413    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.641ns  (logic 0.741ns (20.349%)  route 2.900ns (79.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 13.717 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.604     4.248    rst_driver_inst/clk_out
    SLICE_X31Y24         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.419     4.667 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=19, routed)          1.505     6.172    rst_driver_inst/rst_power_on_reg_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.322     6.494 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=97, routed)          1.396     7.890    brain_inst/SR[0]
    SLICE_X34Y23         FDSE                                         r  brain_inst/opcode_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.564    13.717    brain_inst/clk_out
    SLICE_X34Y23         FDSE                                         r  brain_inst/opcode_reg[2]/C
                         clock pessimism              0.571    14.288    
                         clock uncertainty           -0.074    14.214    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.726    13.488    brain_inst/opcode_reg[2]
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.641ns  (logic 0.741ns (20.349%)  route 2.900ns (79.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 13.717 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.604     4.248    rst_driver_inst/clk_out
    SLICE_X31Y24         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.419     4.667 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=19, routed)          1.505     6.172    rst_driver_inst/rst_power_on_reg_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.322     6.494 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=97, routed)          1.396     7.890    brain_inst/SR[0]
    SLICE_X34Y23         FDSE                                         r  brain_inst/opcode_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.564    13.717    brain_inst/clk_out
    SLICE_X34Y23         FDSE                                         r  brain_inst/opcode_reg[3]/C
                         clock pessimism              0.571    14.288    
                         clock uncertainty           -0.074    14.214    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.726    13.488    brain_inst/opcode_reg[3]
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.044ns  (logic 0.828ns (20.473%)  route 3.216ns (79.527%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 13.719 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 4.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.683     4.327    brain_inst/clk_out
    SLICE_X37Y23         FDRE                                         r  brain_inst/sram_address_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     4.783 f  brain_inst/sram_address_cnt_reg[10]/Q
                         net (fo=4, routed)           1.359     6.142    brain_inst/sram_address_cnt_reg_n_0_[10]
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.266 f  brain_inst/opcode[2]_i_6/O
                         net (fo=2, routed)           0.505     6.772    brain_inst/opcode[2]_i_6_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.896 f  brain_inst/opcode[2]_i_3/O
                         net (fo=6, routed)           0.680     7.576    brain_inst/opcode[2]_i_3_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.700 r  brain_inst/sram_address_cnt[16]_i_1/O
                         net (fo=17, routed)          0.672     8.372    brain_inst/sram_address_cnt
    SLICE_X36Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.566    13.719    brain_inst/clk_out
    SLICE_X36Y27         FDRE                                         r  brain_inst/sram_address_cnt_reg[0]/C
                         clock pessimism              0.571    14.290    
                         clock uncertainty           -0.074    14.216    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.011    brain_inst/sram_address_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.043ns  (logic 0.828ns (20.478%)  route 3.215ns (79.522%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 13.719 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 4.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.683     4.327    brain_inst/clk_out
    SLICE_X37Y23         FDRE                                         r  brain_inst/sram_address_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     4.783 f  brain_inst/sram_address_cnt_reg[10]/Q
                         net (fo=4, routed)           1.359     6.142    brain_inst/sram_address_cnt_reg_n_0_[10]
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.266 f  brain_inst/opcode[2]_i_6/O
                         net (fo=2, routed)           0.505     6.772    brain_inst/opcode[2]_i_6_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.896 f  brain_inst/opcode[2]_i_3/O
                         net (fo=6, routed)           0.677     7.573    brain_inst/opcode[2]_i_3_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.697 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.674     8.371    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  brain_inst/sram_address_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.566    13.719    brain_inst/clk_out
    SLICE_X38Y27         FDRE                                         r  brain_inst/sram_address_o_reg[13]/C
                         clock pessimism              0.571    14.290    
                         clock uncertainty           -0.074    14.216    
    SLICE_X38Y27         FDRE (Setup_fdre_C_CE)      -0.169    14.047    brain_inst/sram_address_o_reg[13]
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.043ns  (logic 0.828ns (20.478%)  route 3.215ns (79.522%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 13.719 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 4.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.683     4.327    brain_inst/clk_out
    SLICE_X37Y23         FDRE                                         r  brain_inst/sram_address_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     4.783 f  brain_inst/sram_address_cnt_reg[10]/Q
                         net (fo=4, routed)           1.359     6.142    brain_inst/sram_address_cnt_reg_n_0_[10]
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.266 f  brain_inst/opcode[2]_i_6/O
                         net (fo=2, routed)           0.505     6.772    brain_inst/opcode[2]_i_6_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.896 f  brain_inst/opcode[2]_i_3/O
                         net (fo=6, routed)           0.677     7.573    brain_inst/opcode[2]_i_3_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.697 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.674     8.371    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  brain_inst/sram_address_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.566    13.719    brain_inst/clk_out
    SLICE_X38Y27         FDRE                                         r  brain_inst/sram_address_o_reg[15]/C
                         clock pessimism              0.571    14.290    
                         clock uncertainty           -0.074    14.216    
    SLICE_X38Y27         FDRE (Setup_fdre_C_CE)      -0.169    14.047    brain_inst/sram_address_o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.043ns  (logic 0.828ns (20.478%)  route 3.215ns (79.522%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 13.719 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 4.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.683     4.327    brain_inst/clk_out
    SLICE_X37Y23         FDRE                                         r  brain_inst/sram_address_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     4.783 f  brain_inst/sram_address_cnt_reg[10]/Q
                         net (fo=4, routed)           1.359     6.142    brain_inst/sram_address_cnt_reg_n_0_[10]
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.266 f  brain_inst/opcode[2]_i_6/O
                         net (fo=2, routed)           0.505     6.772    brain_inst/opcode[2]_i_6_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.896 f  brain_inst/opcode[2]_i_3/O
                         net (fo=6, routed)           0.677     7.573    brain_inst/opcode[2]_i_3_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.697 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.674     8.371    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  brain_inst/sram_address_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.566    13.719    brain_inst/clk_out
    SLICE_X38Y27         FDRE                                         r  brain_inst/sram_address_o_reg[2]/C
                         clock pessimism              0.571    14.290    
                         clock uncertainty           -0.074    14.216    
    SLICE_X38Y27         FDRE (Setup_fdre_C_CE)      -0.169    14.047    brain_inst/sram_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.043ns  (logic 0.828ns (20.478%)  route 3.215ns (79.522%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 13.719 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 4.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.683     4.327    brain_inst/clk_out
    SLICE_X37Y23         FDRE                                         r  brain_inst/sram_address_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     4.783 f  brain_inst/sram_address_cnt_reg[10]/Q
                         net (fo=4, routed)           1.359     6.142    brain_inst/sram_address_cnt_reg_n_0_[10]
    SLICE_X38Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.266 f  brain_inst/opcode[2]_i_6/O
                         net (fo=2, routed)           0.505     6.772    brain_inst/opcode[2]_i_6_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.896 f  brain_inst/opcode[2]_i_3/O
                         net (fo=6, routed)           0.677     7.573    brain_inst/opcode[2]_i_3_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.697 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.674     8.371    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  brain_inst/sram_address_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.566    13.719    brain_inst/clk_out
    SLICE_X38Y27         FDRE                                         r  brain_inst/sram_address_o_reg[4]/C
                         clock pessimism              0.571    14.290    
                         clock uncertainty           -0.074    14.216    
    SLICE_X38Y27         FDRE (Setup_fdre_C_CE)      -0.169    14.047    brain_inst/sram_address_o_reg[4]
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  5.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583     4.482    brain_inst/clk_out
    SLICE_X36Y28         FDRE                                         r  brain_inst/sram_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  brain_inst/sram_data_o_reg[1]/Q
                         net (fo=1, routed)           0.054     4.677    sram_driver_inst/D[1]
    SLICE_X37Y28         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.852     4.249    sram_driver_inst/clk_out
    SLICE_X37Y28         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[1]/C
                         clock pessimism              0.246     4.495    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.047     4.542    sram_driver_inst/sram_data_io_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.542    
                         arrival time                           4.677    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.802%)  route 0.121ns (46.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 4.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583     4.482    sram_driver_inst/clk_out
    SLICE_X36Y22         FDRE                                         r  sram_driver_inst/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  sram_driver_inst/data_o_reg[9]/Q
                         net (fo=1, routed)           0.121     4.744    brain_inst/Q[9]
    SLICE_X33Y22         FDRE                                         r  brain_inst/sram_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.850     4.247    brain_inst/clk_out
    SLICE_X33Y22         FDRE                                         r  brain_inst/sram_data_reg[9]/C
                         clock pessimism              0.268     4.515    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.078     4.593    brain_inst/sram_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.593    
                         arrival time                           4.744    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 4.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 4.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.580     4.479    brain_inst/clk_out
    SLICE_X38Y25         FDRE                                         r  brain_inst/sram_data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     4.643 r  brain_inst/sram_data_o_reg[14]/Q
                         net (fo=1, routed)           0.049     4.692    sram_driver_inst/D[14]
    SLICE_X39Y25         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.848     4.245    sram_driver_inst/clk_out
    SLICE_X39Y25         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[14]/C
                         clock pessimism              0.247     4.492    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.047     4.539    sram_driver_inst/sram_data_io_tristate_oe_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.539    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 4.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583     4.482    sram_driver_inst/clk_out
    SLICE_X37Y22         FDRE                                         r  sram_driver_inst/data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  sram_driver_inst/data_o_reg[15]/Q
                         net (fo=1, routed)           0.115     4.738    brain_inst/Q[15]
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.850     4.247    brain_inst/clk_out
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_data_reg[15]/C
                         clock pessimism              0.268     4.515    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.070     4.585    brain_inst/sram_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           4.738    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 4.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583     4.482    sram_driver_inst/clk_out
    SLICE_X35Y21         FDRE                                         r  sram_driver_inst/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  sram_driver_inst/data_o_reg[5]/Q
                         net (fo=1, routed)           0.101     4.724    brain_inst/Q[5]
    SLICE_X33Y22         FDRE                                         r  brain_inst/sram_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.850     4.247    brain_inst/clk_out
    SLICE_X33Y22         FDRE                                         r  brain_inst/sram_data_reg[5]/C
                         clock pessimism              0.248     4.495    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.075     4.570    brain_inst/sram_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_second_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 4.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 4.480 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.581     4.480    brain_inst/clk_out
    SLICE_X32Y26         FDRE                                         r  brain_inst/spi_byte_second_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     4.621 r  brain_inst/spi_byte_second_reg[2]/Q
                         net (fo=1, routed)           0.103     4.724    brain_inst/spi_byte_second__0[2]
    SLICE_X35Y26         FDRE                                         r  brain_inst/sram_start_read_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.848     4.245    brain_inst/clk_out
    SLICE_X35Y26         FDRE                                         r  brain_inst/sram_start_read_address_reg[2]/C
                         clock pessimism              0.248     4.493    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.075     4.568    brain_inst/sram_start_read_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.568    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583     4.482    sram_driver_inst/clk_out
    SLICE_X35Y21         FDRE                                         r  sram_driver_inst/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  sram_driver_inst/data_o_reg[4]/Q
                         net (fo=1, routed)           0.101     4.724    brain_inst/Q[4]
    SLICE_X32Y21         FDRE                                         r  brain_inst/sram_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.851     4.248    brain_inst/clk_out
    SLICE_X32Y21         FDRE                                         r  brain_inst/sram_data_reg[4]/C
                         clock pessimism              0.248     4.496    
    SLICE_X32Y21         FDRE (Hold_fdre_C_D)         0.070     4.566    brain_inst/sram_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.566    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 4.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583     4.482    sram_driver_inst/clk_out
    SLICE_X36Y22         FDRE                                         r  sram_driver_inst/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  sram_driver_inst/data_o_reg[3]/Q
                         net (fo=1, routed)           0.118     4.741    brain_inst/Q[3]
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.850     4.247    brain_inst/clk_out
    SLICE_X35Y22         FDRE                                         r  brain_inst/sram_data_reg[3]/C
                         clock pessimism              0.268     4.515    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.066     4.581    brain_inst/sram_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.581    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_first_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 4.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 4.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.580     4.479    brain_inst/clk_out
    SLICE_X36Y24         FDRE                                         r  brain_inst/spi_byte_first_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     4.620 r  brain_inst/spi_byte_first_reg[3]/Q
                         net (fo=1, routed)           0.103     4.723    brain_inst/spi_byte_first__0[3]
    SLICE_X39Y24         FDRE                                         r  brain_inst/sram_start_read_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.848     4.245    brain_inst/clk_out
    SLICE_X39Y24         FDRE                                         r  brain_inst/sram_start_read_address_reg[11]/C
                         clock pessimism              0.247     4.492    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.070     4.562    brain_inst/sram_start_read_address_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           4.723    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.649%)  route 0.122ns (46.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.583     4.482    sram_driver_inst/clk_out
    SLICE_X36Y21         FDRE                                         r  sram_driver_inst/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  sram_driver_inst/data_o_reg[14]/Q
                         net (fo=1, routed)           0.122     4.745    brain_inst/Q[14]
    SLICE_X32Y21         FDRE                                         r  brain_inst/sram_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.851     4.248    brain_inst/clk_out
    SLICE_X32Y21         FDRE                                         r  brain_inst/sram_data_reg[14]/C
                         clock pessimism              0.268     4.516    
    SLICE_X32Y21         FDRE (Hold_fdre_C_D)         0.066     4.582    brain_inst/sram_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.582    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      ILOGIC_X0Y8      adc_driver_inst/adc_ovrng_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y27     brain_inst/FSM_onehot_spi_byte_order_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y26     brain_inst/FSM_onehot_spi_byte_order_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y26     brain_inst/FSM_onehot_spi_byte_order_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y25     brain_inst/cmd_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y25     brain_inst/cmd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y22     brain_inst/opcode_jump_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y27     brain_inst/FSM_onehot_spi_byte_order_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26     brain_inst/FSM_onehot_spi_byte_order_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26     brain_inst/FSM_onehot_spi_byte_order_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22     brain_inst/opcode_jump_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23     brain_inst/opcode_jump_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y22     brain_inst/opcode_jump_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y23     brain_inst/opcode_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y23     brain_inst/opcode_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     brain_inst/spi_byte_second_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     brain_inst/spi_byte_second_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25     brain_inst/spi_byte_cmd_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y24     brain_inst/spi_byte_first_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y24     brain_inst/spi_byte_first_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y24     brain_inst/spi_byte_first_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y24     brain_inst/spi_byte_first_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y25     brain_inst/spi_byte_second_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     brain_inst/spi_byte_second_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     brain_inst/spi_byte_second_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y25     brain_inst/spi_byte_second_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



