var g_data = {"16":{"st":"inst","pa":0,"n":"/dual_tbb/in","l":"SystemVerilog","sn":11,"du":{"n":"work.inf","s":1,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"in","s":16,"z":1}],"loc":{"cp":75.86,"data":{"s":[8,8,1],"t":[174,90,1]}}},"17":{"st":"inst","pa":0,"n":"/dual_tbb/in1","l":"SystemVerilog","sn":11,"du":{"n":"work.inf","s":1,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"in1","s":17,"z":1}],"loc":{"cp":76.14,"data":{"s":[8,8,1],"t":[174,91,1]}}},"20":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ENCODE_DECODE/ENCODER1","l":"Verilog","sn":13,"du":{"n":"work.hamming","s":7,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"ENCODE_DECODE","s":19,"b":1},{"n":"ENCODER1","s":20,"z":1}],"loc":{"cp":98.58,"data":{"s":[19,19,1],"b":[10,10,1],"fc":[4,4,1],"t":[106,100,1]}}},"21":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ENCODE_DECODE/ENCODER2","l":"Verilog","sn":13,"du":{"n":"work.hamming","s":7,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"ENCODE_DECODE","s":19,"b":1},{"n":"ENCODER2","s":21,"z":1}],"loc":{"cp":98.58,"data":{"s":[19,19,1],"b":[10,10,1],"fc":[4,4,1],"t":[106,100,1]}}},"22":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ENCODE_DECODE/DECODER1","l":"Verilog","sn":13,"du":{"n":"work.hamming_decod","s":8,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"ENCODE_DECODE","s":19,"b":1},{"n":"DECODER1","s":22,"z":1}],"loc":{"cp":90.60,"data":{"s":[23,22,1],"b":[12,11,1],"fc":[5,4,1],"t":[122,116,1]}}},"23":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ENCODE_DECODE/DECODER2","l":"Verilog","sn":13,"du":{"n":"work.hamming_decod","s":8,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"ENCODE_DECODE","s":19,"b":1},{"n":"DECODER2","s":23,"z":1}],"loc":{"cp":90.60,"data":{"s":[23,22,1],"b":[12,11,1],"fc":[5,4,1],"t":[122,116,1]}}},"19":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ENCODE_DECODE","l":"Verilog","sn":12,"du":{"n":"work.hamming_en_decode","s":6,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"ENCODE_DECODE","s":19,"z":1}],"children":[{"n":"DECODER2","id":23,"zf":1,"tc":90.60,"s":95.65,"b":91.66,"fc":80.00,"t":95.08},{"n":"DECODER1","id":22,"zf":1,"tc":90.60,"s":95.65,"b":91.66,"fc":80.00,"t":95.08},{"n":"ENCODER2","id":21,"zf":1,"tc":98.58,"s":100.00,"b":100.00,"fc":100.00,"t":94.33},{"n":"ENCODER1","id":20,"zf":1,"tc":98.58,"s":100.00,"b":100.00,"fc":100.00,"t":94.33}],"rec":{"cp":94.37,"data":{"s":[84,82],"b":[44,42],"fc":[18,16],"t":[536,512]}},"loc":{"cp":100.00,"data":{"t":[160,160,1]}}},"26":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/write_dataA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"write_dataA","s":26,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"27":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/read_dataA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"read_dataA","s":27,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"28":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/write_dataB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"write_dataB","s":28,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"29":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/read_dataB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"read_dataB","s":29,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"30":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/w_enableA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"w_enableA","s":30,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"31":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/w_enableB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"w_enableB","s":31,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"32":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/addressA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"addressA","s":32,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10,1]}}},"33":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/addressB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"addressB","s":33,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10,1]}}},"34":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/enableA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"enableA","s":34,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"35":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1/enableB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"b":1},{"n":"enableB","s":35,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"25":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem1","l":"Verilog","sn":16,"du":{"n":"work.dual_port_ram","s":10,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem1","s":25,"z":1}],"children":[{"n":"enableB","id":35,"zf":1,"tc":100.00,"t":100.00},{"n":"enableA","id":34,"zf":1,"tc":100.00,"t":100.00},{"n":"addressB","id":33,"zf":1,"tc":20.00,"t":20.00},{"n":"addressA","id":32,"zf":1,"tc":20.00,"t":20.00},{"n":"w_enableB","id":31,"zf":1,"tc":100.00,"t":100.00},{"n":"w_enableA","id":30,"zf":1,"tc":100.00,"t":100.00},{"n":"read_dataB","id":29,"zf":1,"tc":100.00,"t":100.00},{"n":"write_dataB","id":28,"zf":1,"tc":100.00,"t":100.00},{"n":"read_dataA","id":27,"zf":1,"tc":100.00,"t":100.00},{"n":"write_dataA","id":26,"zf":1,"tc":100.00,"t":100.00}],"rec":{"cp":92.50,"data":{"s":[6,6],"b":[16,16],"t":[356,276]}},"loc":{"cp":98.87,"data":{"s":[6,6,1],"b":[16,16,1],"t":[236,228,1]}}},"37":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/write_dataA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"write_dataA","s":37,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"38":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/read_dataA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"read_dataA","s":38,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"39":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/write_dataB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"write_dataB","s":39,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"40":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/read_dataB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"read_dataB","s":40,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"41":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/w_enableA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"w_enableA","s":41,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"42":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/w_enableB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"w_enableB","s":42,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"43":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/addressA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"addressA","s":43,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10,1]}}},"44":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/addressB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"addressB","s":44,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10,1]}}},"45":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/enableA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"enableA","s":45,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"46":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2/enableB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"b":1},{"n":"enableB","s":46,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"36":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem2","l":"Verilog","sn":16,"du":{"n":"work.dual_port_ram","s":10,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem2","s":36,"z":1}],"children":[{"n":"enableB","id":46,"zf":1,"tc":100.00,"t":100.00},{"n":"enableA","id":45,"zf":1,"tc":100.00,"t":100.00},{"n":"addressB","id":44,"zf":1,"tc":20.00,"t":20.00},{"n":"addressA","id":43,"zf":1,"tc":20.00,"t":20.00},{"n":"w_enableB","id":42,"zf":1,"tc":100.00,"t":100.00},{"n":"w_enableA","id":41,"zf":1,"tc":100.00,"t":100.00},{"n":"read_dataB","id":40,"zf":1,"tc":100.00,"t":100.00},{"n":"write_dataB","id":39,"zf":1,"tc":100.00,"t":100.00},{"n":"read_dataA","id":38,"zf":1,"tc":100.00,"t":100.00},{"n":"write_dataA","id":37,"zf":1,"tc":100.00,"t":100.00}],"rec":{"cp":92.50,"data":{"s":[6,6],"b":[16,16],"t":[356,276]}},"loc":{"cp":98.87,"data":{"s":[6,6,1],"b":[16,16,1],"t":[236,228,1]}}},"48":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/write_dataA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"write_dataA","s":48,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"49":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/read_dataA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"read_dataA","s":49,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"50":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/write_dataB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"write_dataB","s":50,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"51":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/read_dataB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"read_dataB","s":51,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"52":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/w_enableA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"w_enableA","s":52,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"53":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/w_enableB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"w_enableB","s":53,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"54":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/addressA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"addressA","s":54,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10,1]}}},"55":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/addressB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"addressB","s":55,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10,1]}}},"56":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/enableA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"enableA","s":56,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"57":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3/enableB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"b":1},{"n":"enableB","s":57,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"47":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem3","l":"Verilog","sn":16,"du":{"n":"work.dual_port_ram","s":10,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem3","s":47,"z":1}],"children":[{"n":"enableB","id":57,"zf":1,"tc":100.00,"t":100.00},{"n":"enableA","id":56,"zf":1,"tc":100.00,"t":100.00},{"n":"addressB","id":55,"zf":1,"tc":20.00,"t":20.00},{"n":"addressA","id":54,"zf":1,"tc":20.00,"t":20.00},{"n":"w_enableB","id":53,"zf":1,"tc":100.00,"t":100.00},{"n":"w_enableA","id":52,"zf":1,"tc":100.00,"t":100.00},{"n":"read_dataB","id":51,"zf":1,"tc":100.00,"t":100.00},{"n":"write_dataB","id":50,"zf":1,"tc":100.00,"t":100.00},{"n":"read_dataA","id":49,"zf":1,"tc":100.00,"t":100.00},{"n":"write_dataA","id":48,"zf":1,"tc":100.00,"t":100.00}],"rec":{"cp":92.50,"data":{"s":[6,6],"b":[16,16],"t":[356,276]}},"loc":{"cp":98.87,"data":{"s":[6,6,1],"b":[16,16,1],"t":[236,228,1]}}},"59":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/write_dataA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"write_dataA","s":59,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"60":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/read_dataA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"read_dataA","s":60,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"61":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/write_dataB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"write_dataB","s":61,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"62":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/read_dataB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"read_dataB","s":62,"z":1}],"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"63":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/w_enableA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"w_enableA","s":63,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"64":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/w_enableB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"w_enableB","s":64,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"65":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/addressA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"addressA","s":65,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10,1]}}},"66":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/addressB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"addressB","s":66,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10,1]}}},"67":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/enableA","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"enableA","s":67,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"68":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4/enableB","l":"Verilog","sn":17,"du":{"n":"work.latency","s":11,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"b":1},{"n":"enableB","s":68,"z":1}],"loc":{"cp":100.00,"data":{"t":[6,6,1]}}},"58":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/mem4","l":"Verilog","sn":16,"du":{"n":"work.dual_port_ram","s":10,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"mem4","s":58,"z":1}],"children":[{"n":"enableB","id":68,"zf":1,"tc":100.00,"t":100.00},{"n":"enableA","id":67,"zf":1,"tc":100.00,"t":100.00},{"n":"addressB","id":66,"zf":1,"tc":20.00,"t":20.00},{"n":"addressA","id":65,"zf":1,"tc":20.00,"t":20.00},{"n":"w_enableB","id":64,"zf":1,"tc":100.00,"t":100.00},{"n":"w_enableA","id":63,"zf":1,"tc":100.00,"t":100.00},{"n":"read_dataB","id":62,"zf":1,"tc":100.00,"t":100.00},{"n":"write_dataB","id":61,"zf":1,"tc":100.00,"t":100.00},{"n":"read_dataA","id":60,"zf":1,"tc":100.00,"t":100.00},{"n":"write_dataA","id":59,"zf":1,"tc":100.00,"t":100.00}],"rec":{"cp":92.50,"data":{"s":[6,6],"b":[16,16],"t":[356,276]}},"loc":{"cp":98.87,"data":{"s":[6,6,1],"b":[16,16,1],"t":[236,228,1]}}},"69":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/DEMUX_C1","l":"Verilog","sn":16,"du":{"n":"work.demux","s":12,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"DEMUX_C1","s":69,"z":1}],"loc":{"cp":91.48,"data":{"s":[18,17,1],"b":[5,4,1],"t":[14,14,1]}}},"70":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/DEMUX_C2","l":"Verilog","sn":16,"du":{"n":"work.demux","s":12,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"DEMUX_C2","s":70,"z":1}],"loc":{"cp":91.48,"data":{"s":[18,17,1],"b":[5,4,1],"t":[14,14,1]}}},"72":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/MUX1/A1","l":"Verilog","sn":19,"du":{"n":"work.latencys","s":14,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"MUX1","s":71,"b":1},{"n":"A1","s":72,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[10,10,1]}}},"71":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/MUX1","l":"Verilog","sn":16,"du":{"n":"work.mux_out","s":13,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"MUX1","s":71,"z":1}],"children":[{"n":"A1","id":72,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":90.55,"data":{"s":[12,11],"b":[5,4],"t":[134,134]}},"loc":{"cp":87.77,"data":{"s":[6,5,1],"b":[5,4,1],"t":[130,130,1]}}},"74":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/MUX2/A1","l":"Verilog","sn":19,"du":{"n":"work.latencys","s":14,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"MUX2","s":73,"b":1},{"n":"A1","s":74,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[10,10,1]}}},"73":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY/MUX2","l":"Verilog","sn":16,"du":{"n":"work.mux_out","s":13,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"b":1},{"n":"MUX2","s":73,"z":1}],"children":[{"n":"A1","id":74,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":90.55,"data":{"s":[12,11],"b":[5,4],"t":[134,134]}},"loc":{"cp":87.77,"data":{"s":[6,5,1],"b":[5,4,1],"t":[130,130,1]}}},"24":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MULTI_MEMORY","l":"Verilog","sn":12,"du":{"n":"work.multibank_controller","s":9,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"b":1},{"n":"MULTI_MEMORY","s":24,"z":1}],"children":[{"n":"MUX2","id":73,"zf":1,"tc":90.55,"s":91.66,"b":80.00,"t":100.00},{"n":"MUX1","id":71,"zf":1,"tc":90.55,"s":91.66,"b":80.00,"t":100.00},{"n":"DEMUX_C2","id":70,"zf":1,"tc":91.48,"s":94.44,"b":80.00,"t":100.00},{"n":"DEMUX_C1","id":69,"zf":1,"tc":91.48,"s":94.44,"b":80.00,"t":100.00},{"n":"mem4","id":58,"zf":1,"tc":92.50,"s":100.00,"b":100.00,"t":77.52},{"n":"mem3","id":47,"zf":1,"tc":92.50,"s":100.00,"b":100.00,"t":77.52},{"n":"mem2","id":36,"zf":1,"tc":92.50,"s":100.00,"b":100.00,"t":77.52},{"n":"mem1","id":25,"zf":1,"tc":92.50,"s":100.00,"b":100.00,"t":77.52}],"rec":{"cp":90.93,"data":{"s":[84,80],"b":[84,80],"t":[1744,1436]}},"loc":{"cp":98.80,"data":{"t":[336,332,1]}}},"18":{"st":"inst","pa":0,"n":"/dual_tbb/DUT","l":"Verilog","sn":11,"du":{"n":"work.top_module","s":5,"b":1},"bc":[{"n":"dual_tbb","s":15,"b":1},{"n":"DUT","s":18,"z":1}],"children":[{"n":"MULTI_MEMORY","id":24,"zf":1,"tc":90.93,"s":95.23,"b":95.23,"t":82.33},{"n":"ENCODE_DECODE","id":19,"zf":1,"tc":94.37,"s":97.61,"b":95.45,"fc":88.88,"t":95.52}],"rec":{"cp":91.85,"data":{"s":[175,169],"b":[128,122],"fc":[18,16],"t":[2484,2152]}},"loc":{"cp":99.33,"data":{"s":[7,7,1],"t":[300,296,1]}}},"15":{"st":"inst","pa":0,"n":"/dual_tbb","l":"Verilog","sn":11,"du":{"n":"work.dual_tbb","s":4,"b":1},"bc":[{"n":"dual_tbb","s":15,"z":1}],"children":[{"n":"DUT","id":18,"zf":1,"tc":91.85,"s":96.57,"b":95.31,"fc":88.88,"t":86.63},{"n":"in1","id":17,"zf":1,"tc":76.14,"s":100.00,"t":52.29},{"n":"in","id":16,"zf":1,"tc":75.86,"s":100.00,"t":51.72}],"rec":{"cp":90.90,"data":{"s":[202,196],"b":[128,122],"fc":[18,16],"t":[2836,2337]}},"loc":{"cp":100.00,"data":{"s":[11,11,1],"t":[4,4,1]}}},"75":{"st":"inst","pa":0,"n":"/dual_package","l":"SystemVerilog","sn":2,"du":{"n":"work.dual_package","s":2,"b":1},"bc":[{"n":"dual_package","s":75,"z":1}],"loc":{"cp":94.58,"data":{"s":[138,132,1],"b":[18,17,1],"fc":[11,10,1],"gb":[2152,1326,1],"cvpc":[5,1],"g":[1,91.93,1],"a":[1,1,1]}}},"12":{"st":"du","pa":0,"n":"work.demux","l":"Verilog","sn":18,"loc":{"cp":91.48,"data":{"s":[18,17,1],"b":[5,4,1],"t":[14,14,1]}}},"2":{"st":"du","pa":0,"n":"work.dual_package","l":"SystemVerilog","sn":2,"one_inst":75,"loc":{"cp":94.58,"data":{"s":[138,132,1],"b":[18,17,1],"fc":[11,10,1],"gb":[2152,1326,1],"cvpc":[5,1],"g":[1,91.93,1],"a":[1,1,1]}}},"10":{"st":"du","pa":0,"n":"work.dual_port_ram","l":"Verilog","sn":17,"loc":{"cp":98.87,"data":{"s":[6,6,1],"b":[16,16,1],"t":[236,228,1]}}},"4":{"st":"du","pa":0,"n":"work.dual_tbb","l":"Verilog","sn":11,"one_inst":15,"loc":{"cp":100.00,"data":{"s":[11,11,1],"t":[4,4,1]}}},"7":{"st":"du","pa":0,"n":"work.hamming","l":"Verilog","sn":14,"loc":{"cp":98.58,"data":{"s":[19,19,1],"b":[10,10,1],"fc":[4,4,1],"t":[106,100,1]}}},"8":{"st":"du","pa":0,"n":"work.hamming_decod","l":"Verilog","sn":15,"loc":{"cp":90.60,"data":{"s":[23,22,1],"b":[12,11,1],"fc":[5,4,1],"t":[122,116,1]}}},"6":{"st":"du","pa":0,"n":"work.hamming_en_decode","l":"Verilog","sn":13,"one_inst":19,"loc":{"cp":100.00,"data":{"t":[160,160,1]}}},"1":{"st":"du","pa":0,"n":"work.inf","l":"SystemVerilog","sn":1,"loc":{"cp":76.14,"data":{"s":[8,8,1],"t":[174,91,1]}}},"11":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":17,"loc":{"cp":100.00,"data":{"t":[50,50,1]}}},"14":{"st":"du","pa":0,"n":"work.latencys","l":"Verilog","sn":19,"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[10,10,1]}}},"9":{"st":"du","pa":0,"n":"work.multibank_controller","l":"Verilog","sn":16,"one_inst":24,"loc":{"cp":98.80,"data":{"t":[336,332,1]}}},"13":{"st":"du","pa":0,"n":"work.mux_out","l":"Verilog","sn":19,"loc":{"cp":87.77,"data":{"s":[6,5,1],"b":[5,4,1],"t":[130,130,1]}}},"5":{"st":"du","pa":0,"n":"work.top_module","l":"Verilog","sn":12,"one_inst":18,"loc":{"cp":99.33,"data":{"s":[7,7,1],"t":[300,296,1]}}}};
processSummaryData(g_data);