Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 16
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 16
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

Initialize PERCEPTRON
PERC_ENTRIES: 4096
PERC_FEATURES: 9

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_023.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 2888923 heartbeat IPC: 3.4615 cumulative IPC: 3.4615 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5771760 heartbeat IPC: 3.4688 cumulative IPC: 3.46515 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8651134 heartbeat IPC: 3.47298 cumulative IPC: 3.46775 (Simulation time: 0 hr 9 min 28 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 11531801 heartbeat IPC: 3.47142 cumulative IPC: 3.46867 (Simulation time: 0 hr 12 min 3 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14415596 heartbeat IPC: 3.46765 cumulative IPC: 3.46847 (Simulation time: 0 hr 14 min 21 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14415596 (Simulation time: 0 hr 14 min 21 sec) 

% increase in all ip prefetch 414.609
% increase in all ip prefetch -4.23098
Heartbeat CPU 0 instructions: 60000000 cycles: 30609794 heartbeat IPC: 0.617505 cumulative IPC: 0.617505 (Simulation time: 0 hr 17 min 0 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 47032053 heartbeat IPC: 0.60893 cumulative IPC: 0.613187 (Simulation time: 0 hr 19 min 42 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 63221354 heartbeat IPC: 0.617692 cumulative IPC: 0.614682 (Simulation time: 0 hr 22 min 17 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 78850782 heartbeat IPC: 0.639819 cumulative IPC: 0.620779 (Simulation time: 0 hr 24 min 46 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 95042009 heartbeat IPC: 0.617619 cumulative IPC: 0.620144 (Simulation time: 0 hr 27 min 12 sec) 
Finished CPU 0 instructions: 50000000 cycles: 80626413 cumulative IPC: 0.620144 (Simulation time: 0 hr 27 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.620144 instructions: 50000000 cycles: 80626413

CPU 0 Average Load ROB stall cycles: 2.02447e+07
CPU 0 Fraction of times ROB stalled by Loads: 36.933
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.73669e+08
Issued all: 28010543
Issued LT all: 22098170
rob_not_full_when_issued_lt_all: 21626271
Issued LT one: 17264350
rob_not_full_when_issued_lt_one: 16848130
critical_ip_candidate_identification_operations: 6700764
critical_ip_candidate_identification_operation_per_cycle: 0.0831088
 Total stall cycles: 67106652
 Total load stall cycles: 183649870767883
Unique Load IPs: 16358
CPU 0 NUM of IPS identified critical: 13
CPU 0 Num of Load IPs stalling ROB: 13673
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 31.99
Trouble in retire width: 0.892721
MaC = Marked as critical.
lt_50_percent_before_Mac: 11
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 1
gt_50_percent_before_Mac: 1
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0632069
average_stall_proportion_after: 0.0656311
Critical IP stalls, total frequency: 162107
Non-critical IP stalls, total frequency: 3188275
Total Freq all stalling IPs: 3350382
Critical_IP_Detector_Accuracy_70: 0.923077
Critical_IP_Detector_Accuracy_80: 0.923077
Critical_IP_Detector_Accuracy_90: 0.923077
Critical_IP_Detector_Coverage_70: 0.00896191
Critical_IP_Detector_Coverage_80: 0.00543971
Critical_IP_Detector_Coverage_90: 0.00363416
stat_90_percent_critical_ip_stalls_freq: 3015592
stat_90_percent_non_critical_ip_stalls_freq: 334790
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 50.5554
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 28.706
Critical_IP_ROB_Stalls_Bucket_0: 8838
Non-critical_IP_ROB_Stalls_Bucket_0: 2256975
Critical_IP_ROB_Stalls_Bucket_1: 71079
Non-critical_IP_ROB_Stalls_Bucket_1: 630980
Critical_IP_ROB_Stalls_Bucket_2: 36414
Non-critical_IP_ROB_Stalls_Bucket_2: 224425
Critical_IP_ROB_Stalls_Bucket_3: 13034
Non-critical_IP_ROB_Stalls_Bucket_3: 52733
Critical_IP_ROB_Stalls_Bucket_4: 6797
Non-critical_IP_ROB_Stalls_Bucket_4: 15589
Critical_IP_ROB_Stalls_Bucket_5: 6340
Non-critical_IP_ROB_Stalls_Bucket_5: 4263
Critical_IP_ROB_Stalls_Bucket_6: 19605
Non-critical_IP_ROB_Stalls_Bucket_6: 3310
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0293 num IPs:  376
percent55: 55.0228 num IPs: 546
percent60: 60.0024 num IPs: 776
percent65: 65.0123 num IPs: 1039
percent70: 70.0072 num IPs: 1339
percent75: 75.0076 num IPs: 1708
percent80: 80.0081 num IPs: 2206
percent85: 85.004 num IPs: 2731
percent90: 90.0071 num IPs: 3302
Critical_ROB_Stalls_Percent_0_Bucket_0: 931580
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1334233
Critical_ROB_Stalls_Percent_0_Bucket_1: 449531
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 252528
Critical_ROB_Stalls_Percent_0_Bucket_2: 194295
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 66544
Critical_ROB_Stalls_Percent_0_Bucket_3: 52748
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 13019
Critical_ROB_Stalls_Percent_0_Bucket_4: 18470
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 3916
Critical_ROB_Stalls_Percent_0_Bucket_5: 8939
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 1664
Critical_ROB_Stalls_Percent_0_Bucket_6: 20610
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 2305
Critical_ROB_Stalls_Percent_1_Bucket_0: 1039447
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1226366
Critical_ROB_Stalls_Percent_1_Bucket_1: 489795
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 212264
Critical_ROB_Stalls_Percent_1_Bucket_2: 209252
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 51587
Critical_ROB_Stalls_Percent_1_Bucket_3: 55896
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 9871
Critical_ROB_Stalls_Percent_1_Bucket_4: 19380
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 3006
Critical_ROB_Stalls_Percent_1_Bucket_5: 9041
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 1562
Critical_ROB_Stalls_Percent_1_Bucket_6: 20664
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 2251
Critical_ROB_Stalls_Percent_2_Bucket_0: 1157324
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1108489
Critical_ROB_Stalls_Percent_2_Bucket_1: 523199
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 178860
Critical_ROB_Stalls_Percent_2_Bucket_2: 221361
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 39478
Critical_ROB_Stalls_Percent_2_Bucket_3: 57593
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 8174
Critical_ROB_Stalls_Percent_2_Bucket_4: 20024
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 2362
Critical_ROB_Stalls_Percent_2_Bucket_5: 9286
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 1317
Critical_ROB_Stalls_Percent_2_Bucket_6: 21528
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 1387
Critical_ROB_Stalls_Percent_3_Bucket_0: 1286518
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 979295
Critical_ROB_Stalls_Percent_3_Bucket_1: 555541
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 146518
Critical_ROB_Stalls_Percent_3_Bucket_2: 226901
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 33938
Critical_ROB_Stalls_Percent_3_Bucket_3: 58284
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 7483
Critical_ROB_Stalls_Percent_3_Bucket_4: 20080
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 2306
Critical_ROB_Stalls_Percent_3_Bucket_5: 9297
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 1306
Critical_ROB_Stalls_Percent_3_Bucket_6: 21545
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 1370
Critical_ROB_Stalls_Percent_4_Bucket_0: 1412761
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 853052
Critical_ROB_Stalls_Percent_4_Bucket_1: 586427
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 115632
Critical_ROB_Stalls_Percent_4_Bucket_2: 235463
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 25376
Critical_ROB_Stalls_Percent_4_Bucket_3: 59666
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 6101
Critical_ROB_Stalls_Percent_4_Bucket_4: 20280
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 2106
Critical_ROB_Stalls_Percent_4_Bucket_5: 9347
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 1256
Critical_ROB_Stalls_Percent_4_Bucket_6: 21569
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 1346
Critical_ROB_Stalls_Percent_5_Bucket_0: 1547636
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 718177
Critical_ROB_Stalls_Percent_5_Bucket_1: 611484
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 90575
Critical_ROB_Stalls_Percent_5_Bucket_2: 240934
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 19905
Critical_ROB_Stalls_Percent_5_Bucket_3: 61245
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 4522
Critical_ROB_Stalls_Percent_5_Bucket_4: 20555
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 1831
Critical_ROB_Stalls_Percent_5_Bucket_5: 9481
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 1122
Critical_ROB_Stalls_Percent_5_Bucket_6: 21709
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 1206
Critical_ROB_Stalls_Percent_6_Bucket_0: 1685694
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 580119
Critical_ROB_Stalls_Percent_6_Bucket_1: 633929
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 68130
Critical_ROB_Stalls_Percent_6_Bucket_2: 247144
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 13695
Critical_ROB_Stalls_Percent_6_Bucket_3: 61820
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 3947
Critical_ROB_Stalls_Percent_6_Bucket_4: 20672
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 1714
Critical_ROB_Stalls_Percent_6_Bucket_5: 9525
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 1078
Critical_ROB_Stalls_Percent_6_Bucket_6: 21803
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 1112
Critical_ROB_Stalls_Percent_7_Bucket_0: 1830912
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 434901
Critical_ROB_Stalls_Percent_7_Bucket_1: 651780
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 50279
Critical_ROB_Stalls_Percent_7_Bucket_2: 249927
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 10912
Critical_ROB_Stalls_Percent_7_Bucket_3: 62816
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 2951
Critical_ROB_Stalls_Percent_7_Bucket_4: 21183
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 1203
Critical_ROB_Stalls_Percent_7_Bucket_5: 9549
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 1054
Critical_ROB_Stalls_Percent_7_Bucket_6: 21803
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1112
Critical_ROB_Stalls_Percent_8_Bucket_0: 1978595
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 287218
Critical_ROB_Stalls_Percent_8_Bucket_1: 667182
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 34877
Critical_ROB_Stalls_Percent_8_Bucket_2: 252233
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 8606
Critical_ROB_Stalls_Percent_8_Bucket_3: 63395
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 2372
Critical_ROB_Stalls_Percent_8_Bucket_4: 21572
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 814
Critical_ROB_Stalls_Percent_8_Bucket_5: 10183
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 420
Critical_ROB_Stalls_Percent_8_Bucket_6: 22432
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 483
Average ROB occupancy Load Stall Begin: 39.9065
Average ROB occupancy Load Stall End: 48.3721
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 135.275
Average ROB occupancy Critical Load Stall End: 146.291
Min ROB occupancy Critical Load Stall Begin: 2
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 4
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 2498832
 ROB Load Stall End Bucket Count 0: 2265813
 ROB Critical Load Stall Begin Bucket Count 0: 8144
 ROB Critical Load Stall End Bucket Count 0: 6007
 ROB Load Stall Begin Bucket Count 1: 561989
 ROB Load Stall End Bucket Count 1: 702059
 ROB Critical Load Stall Begin Bucket Count 1: 77132
 ROB Critical Load Stall End Bucket Count 1: 69126
 ROB Load Stall Begin Bucket Count 2: 194193
 ROB Load Stall End Bucket Count 2: 260839
 ROB Critical Load Stall Begin Bucket Count 2: 28759
 ROB Critical Load Stall End Bucket Count 2: 34725
 ROB Load Stall Begin Bucket Count 3: 46264
 ROB Load Stall End Bucket Count 3: 65767
 ROB Critical Load Stall Begin Bucket Count 3: 9264
 ROB Critical Load Stall End Bucket Count 3: 12682
 ROB Load Stall Begin Bucket Count 4: 18052
 ROB Load Stall End Bucket Count 4: 22386
 ROB Critical Load Stall Begin Bucket Count 4: 6563
 ROB Critical Load Stall End Bucket Count 4: 6780
 ROB Load Stall Begin Bucket Count 5: 9351
 ROB Load Stall End Bucket Count 5: 10603
 ROB Critical Load Stall Begin Bucket Count 5: 6270
 ROB Critical Load Stall End Bucket Count 5: 6334
 ROB Load Stall Begin Bucket Count 6: 21701
 ROB Load Stall End Bucket Count 6: 22915
 ROB Critical Load Stall Begin Bucket Count 6: 18917
 ROB Critical Load Stall End Bucket Count 6: 19395
PIST Tag Read Accesses: 2381428
PIST Read Accesses: 1190714
PIST Tag Write Accesses: 2381428
PIST Write Accesses: 1190714
Criticality detector called times: 3195333
Max global_stall_cycles_count: 2103042
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 115
CIC Tag Read Accesses: 82337510
CIC Read Accesses: 0
CIC Tag Write Accesses: 1570
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:    9969131  HIT:    9380266  MISS:     588865  HIT %:    94.0931  MISS %:    5.90688   MPKI: 11.7773
ITLB LOAD TRANSLATION ACCESS:    8223139  HIT:    8128584  MISS:      94555  HIT %:    98.8501  MISS %:    1.14987   MPKI: 1.8911
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1745992  HIT:    1251682  MISS:     494310  HIT %:    71.6889  MISS %:    28.3111   MPKI: 9.8862
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     388164  USELESS:     106159
ITLB USEFUL LOAD PREFETCHES:     388164 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     388164 LATE PREFETCHES: 347 DROPPED PREFETCHES: 3027
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 32301.4 cycles
ITLB RQ	ACCESS:   14421222	FORWARD:          0	MERGED:    4408447	TO_CACHE:   10012775

DTLB TOTAL     ACCESS:   11056803  HIT:   10605744  MISS:     451059  HIT %:    95.9205  MISS %:    4.07947   MPKI: 9.02118
DTLB LOAD TRANSLATION ACCESS:   11056803  HIT:   10605744  MISS:     451059  HIT %:    95.9205  MISS %:    4.07947   MPKI: 9.02118
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.62716 cycles
DTLB RQ	ACCESS:   14425749	FORWARD:          0	MERGED:    3343285	TO_CACHE:   11082464

STLB TOTAL     ACCESS:    1039924  HIT:    1036852  MISS:       3072  HIT %:    99.7046  MISS %:   0.295406   MPKI: 0.06144
STLB LOAD TRANSLATION ACCESS:     545268  HIT:     542441  MISS:       2827  HIT %:    99.4815  MISS %:   0.518461   MPKI: 0.05654
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     494656  HIT:     494411  MISS:        245  HIT %:    99.9505  MISS %:  0.0495294   MPKI: 0.0049
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        200  USELESS:         44
STLB USEFUL LOAD PREFETCHES:        200 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        200 LATE PREFETCHES: 0 DROPPED PREFETCHES: 3028
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 107.769 cycles
STLB RQ	ACCESS:    1042952	FORWARD:          0	MERGED:          0	TO_CACHE:    1042952

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   13927765  HIT:   12968873  MISS:     958892  HIT %:    93.1152  MISS %:    6.88475   MPKI: 19.1778
L1D LOAD      ACCESS:    7873101  HIT:    7181862  MISS:     691239  HIT %:    91.2202  MISS %:    8.77976   MPKI: 13.8248
L1D RFO       ACCESS:    6054664  HIT:    5787011  MISS:     267653  HIT %:    95.5794  MISS %:    4.42061   MPKI: 5.35306
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 32.6784 cycles
L1D RQ	ACCESS:   11278548	FORWARD:          0	MERGED:    3233572	TO_CACHE:    7918110
L1D WQ	ACCESS:    6576972	FORWARD:     126866	MERGED:      69333	TO_CACHE:    6507639

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   14272014  HIT:   10672793  MISS:    3599221  HIT %:    74.7813  MISS %:    25.2187   MPKI: 71.9844
L1I LOAD      ACCESS:    9513450  HIT:    9220816  MISS:     292634  HIT %:     96.924  MISS %:      3.076   MPKI: 5.85268
L1I PREFETCH  ACCESS:    4758564  HIT:    1451977  MISS:    3306587  HIT %:    30.5129  MISS %:    69.4871   MPKI: 66.1317
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    5007094  ISSUED:    4995151  USEFUL:    2226082  USELESS:    1080554
L1I USEFUL LOAD PREFETCHES:    2226082 PREFETCH ISSUED TO LOWER LEVEL:    3338065  ACCURACY: 66.6878
L1I TIMELY PREFETCHES:    2226082 LATE PREFETCHES: 31177 DROPPED PREFETCHES: 7376
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 3338065 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 468438 cycles
L1I RQ	ACCESS:   13481336	FORWARD:          0	MERGED:    3942242	TO_CACHE:    9539094
L1I PQ	ACCESS:    4995151	FORWARD:          0	MERGED:     113023	TO_CACHE:    4882128

BTB TOTAL     ACCESS:    6310555  HIT:    4653135  MISS:    1657420  HIT %:    73.7357  MISS %:    26.2643   MPKI: 33.1484
BTB BRANCH_DIRECT_JUMP	ACCESS:     548369  HIT:     407711  MISS:     140658
BTB BRANCH_INDIRECT	ACCESS:     189802  HIT:     158498  MISS:      31304
BTB BRANCH_CONDITIONAL	ACCESS:    3531690  HIT:    3094097  MISS:     437593
BTB BRANCH_DIRECT_CALL	ACCESS:     862205  HIT:     537301  MISS:     324904
BTB BRANCH_INDIRECT_CALL	ACCESS:     158147  HIT:      91210  MISS:      66937
BTB BRANCH_RETURN	ACCESS:    1020342  HIT:     364318  MISS:     656024
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    7474683  HIT:    5948875  MISS:    1525808  HIT %:     79.587  MISS %:     20.413   MPKI: 30.5162
L2C LOAD      ACCESS:     952664  HIT:     626987  MISS:     325677  HIT %:    65.8141  MISS %:    34.1859   MPKI: 6.51354
L2C DATA LOAD MPKI: 5.3331
L2C INSTRUCTION LOAD MPKI: 1.18044
L2C RFO       ACCESS:     267649  HIT:     165167  MISS:     102482  HIT %:    61.7103  MISS %:    38.2897   MPKI: 2.04964
L2C PREFETCH  ACCESS:    5794365  HIT:    4757694  MISS:    1036671  HIT %:     82.109  MISS %:     17.891   MPKI: 20.7334
L2C DATA PREFETCH MPKI: 11.1219
L2C INSTRUCTION PREFETCH MPKI: 9.6115
L2C WRITEBACK ACCESS:     451639  HIT:     393574  MISS:      58065  HIT %:    87.1435  MISS %:    12.8565   MPKI: 1.1613
L2C LOAD TRANSLATION ACCESS:       3061  HIT:        561  MISS:       2500  HIT %:    18.3273  MISS %:    81.6727   MPKI: 0.05
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       5305  HIT:       4892  MISS:        413  HIT %:    92.2149  MISS %:    7.78511   MPKI: 0.00826
L2Cprefetch_cycle_count: 2267307 prefetches_per_prefetch_cycle: 1.74264
L2C PREFETCH  REQUESTED:    3951109  ISSUED:    3951102  USEFUL:      31559  USELESS:    1005778
L2C USEFUL LOAD PREFETCHES:      31559 PREFETCH ISSUED TO LOWER LEVEL:    1045126  ACCURACY: 3.01964
L2C TIMELY PREFETCHES:      31559 LATE PREFETCHES: 3389 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 567326 DIFFERENT FILL-ORIGIN LEVEL: 5066
L2C AVERAGE MISS LATENCY: 34.1542 cycles
L2C RQ	ACCESS:    1228715	FORWARD:          0	MERGED:          0	TO_CACHE:    1228679
L2C WQ	ACCESS:     451639	FORWARD:         36	MERGED:          0	TO_CACHE:     451639
L2C PQ	ACCESS:    7288866	FORWARD:          0	MERGED:    1472628	TO_CACHE:    5816238

L2C Instructions Evicting Data 343405
L2C Translations Evicting Data 1997
L2C Data Evicting Data 600949
L2C Instructions Evicting Instructions 195311
L2C Translations Evicting Instructions 899
L2C Data Evicting Instructions 322377
L2C Instructions Evicting Translations 881
L2C Translations Evicting Translations 17
L2C Data Evicting Translations 1907
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       6100  HIT:       6100  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       2827  HIT:       2827  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       3273  HIT:       3273  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       5743  HIT:       5727  MISS:         16  HIT %:    99.7214  MISS %:     0.2786   MPKI: 0.00032
PSCL4 LOAD TRANSLATION ACCESS:       2494  HIT:       2478  MISS:         16  HIT %:    99.3585  MISS %:    0.64154   MPKI: 0.00032
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       3249  HIT:       3249  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       6064  HIT:       6048  MISS:         16  HIT %:    99.7361  MISS %:   0.263852   MPKI: 0.00032
PSCL3 LOAD TRANSLATION ACCESS:       2815  HIT:       2799  MISS:         16  HIT %:    99.4316  MISS %:   0.568384   MPKI: 0.00032
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       3249  HIT:       3249  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       4129  HIT:       3857  MISS:        272  HIT %:    93.4124  MISS %:    6.58755   MPKI: 0.00544
PSCL2 LOAD TRANSLATION ACCESS:       2864  HIT:       2592  MISS:        272  HIT %:    90.5028  MISS %:    9.49721   MPKI: 0.00544
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       1265  HIT:       1265  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1628060  HIT:    1578844  MISS:      49216  HIT %:     96.977  MISS %:    3.02298   MPKI: 0.98432
LLC LOAD      ACCESS:     322300  HIT:     305571  MISS:      16729  HIT %:    94.8095  MISS %:    5.19051   MPKI: 0.33458
LLC RFO       ACCESS:     102468  HIT:      82932  MISS:      19536  HIT %:    80.9345  MISS %:    19.0655   MPKI: 0.39072
LLC PREFETCH  ACCESS:    1045107  HIT:    1032983  MISS:      12124  HIT %:    98.8399  MISS %:    1.16007   MPKI: 0.24248
LLC WRITEBACK ACCESS:     155272  HIT:     154955  MISS:        317  HIT %:    99.7958  MISS %:   0.204158   MPKI: 0.00634
LLC LOAD TRANSLATION ACCESS:       2500  HIT:       2041  MISS:        459  HIT %:      81.64  MISS %:      18.36   MPKI: 0.00918
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        413  HIT:        362  MISS:         51  HIT %:    87.6513  MISS %:    12.3487   MPKI: 0.00102
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        435  USELESS:      11915
LLC USEFUL LOAD PREFETCHES:        435 PREFETCH ISSUED TO LOWER LEVEL:      12125  ACCURACY: 3.58763
LLC TIMELY PREFETCHES:        435 LATE PREFETCHES: 1 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 256 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 167.312 cycles
LLC RQ	ACCESS:     427683	FORWARD:          0	MERGED:          0	TO_CACHE:     427681
LLC WQ	ACCESS:     155272	FORWARD:          2	MERGED:          0	TO_CACHE:     155272
LLC PQ	ACCESS:    1045126	FORWARD:          0	MERGED:          9	TO_CACHE:    1045117

LLC Dense regions hint to LLC: 0

RAW hits: 951751
Loads Generated: 12230300
Loads sent to L1D: 11278548
Stores Generated: 6576955
Stores sent to L1D: 6576972
Major fault: 0 Minor fault: 2897
Allocated PAGES: 2897
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 2711857
dynamic_config_counter_instances_l2_1: 2699036
dynamic_config_counter_instances_l2_2: 7001
dynamic_config_counter_instances_l2_3: 5820
dynamic_config_counter_instances_l2_4: 0
dynamic_config_counter_instances_l2_5: 0
------------------
Depth Distribution
------------------
depth 0: 49728
depth 1: 15192
depth 2: 161498
depth 3: 4088257
depth 4: 1691135
depth 5: 4656
depth 6: 431
depth 7: 641
depth 8: 817
depth 9: 753
depth 10: 245
depth 11: 959
depth 12: 194
depth 13: 36
depth 14: 64
depth 15: 0
depth 16: 0
depth 17: 0
depth 18: 0
depth 19: 0
depth 20: 0
depth 21: 0
depth 22: 0
depth 23: 0
depth 24: 0
depth 25: 0
depth 26: 0
depth 27: 0
depth 28: 0
depth 29: 0
Total: 6014606
------------------
ST read accesses: 2117738
ST write accesses: 594119
PT read accesses: 58115121
PT write accesses: 2587864
FILTER read accesses: 13781111
FILTER write accesses: 8807234
GHR read accesses: 6545157
GHR write accesses: 361703
PERC read accesses: 421966098
PERC write accesses: 31898715
GHR counter read accesses: 5423714
GHR counter write accesses: 9044217
GHR ip read accesses: 20069577
GHR ip write accesses: 10847428
ST tag read accesses: 85443690
ST tag write accesses: 12822899

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      13817  ROW_BUFFER_MISS:      35075
 DBUS_CONGESTED:         10
 WQ ROW_BUFFER_HIT:       2344  ROW_BUFFER_MISS:      19521  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 74990334
0banks busy for write cycles: 7054
1banks busy for read cycles: 2734976
1banks busy for write cycles: 1007482
2banks busy for read cycles: 400360
2banks busy for write cycles: 300433
3banks busy for read cycles: 133181
3banks busy for write cycles: 181726
4banks busy for read cycles: 68950
4banks busy for write cycles: 140330
5banks busy for read cycles: 48946
5banks busy for write cycles: 126187
6banks busy for read cycles: 47266
6banks busy for write cycles: 94536
7banks busy for read cycles: 53793
7banks busy for write cycles: 73446
8banks busy for read cycles: 110954
8banks busy for write cycles: 106460

CPU 0 Branch Prediction Accuracy: 99.6798% MPKI: 0.58608 Average ROB Occupancy at Mispredict: 66.7768
Branch types
NOT_BRANCH: 40848095 81.6962%
BRANCH_DIRECT_JUMP: 548369 1.09674%
BRANCH_INDIRECT: 189802 0.379604%
BRANCH_CONDITIONAL: 6372724 12.7454%
BRANCH_DIRECT_CALL: 862205 1.72441%
BRANCH_INDIRECT_CALL: 158147 0.316294%
BRANCH_RETURN: 1020342 2.04068%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 2897
