{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551430703699 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "risc16ba_top EP1C20F400C8 " "Selected device EP1C20F400C8 for design \"risc16ba_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551430703786 ""}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "clk_generator:clk_generator_inst\|altpll:altpll_component\|pll " "Implementing parameter values for PLL \"clk_generator:clk_generator_inst\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk0 port" {  } {  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1551430703883 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk1 1 1 -90 -10416 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-10416 ps) for clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk1 port" {  } {  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1551430703883 ""}  } { { "altpll.tdf" "" { Text "/home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "risc16ba_top.sv" "" { Text "/home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/risc16ba_top.sv" 639 0 0 } } { "risc16ba_top.sv" "" { Text "/home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/risc16ba_top.sv" 58 0 0 } }  } 0 15081 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "Fitter" 0 -1 1551430703883 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551430704228 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C8 " "Device EP1C4F400C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551430704378 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551430704378 ""}
{ "Info" "ISTA_SDC_FOUND" "risc16ba_top.sdc " "Reading SDC File: 'risc16ba_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551430704629 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: processor_clk with master clock period: 5.000 found on PLL node: clk_generator_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 41.666 " "Clock: processor_clk with master clock period: 5.000 found on PLL node: clk_generator_inst\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704710 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: write_clk with master clock period: 5.000 found on PLL node: clk_generator_inst\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 41.666 " "Clock: write_clk with master clock period: 5.000 found on PLL node: clk_generator_inst\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704710 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1551430704710 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1551430704711 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704711 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704711 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000          clk " "   5.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704711 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 processor_clk " "   5.000 processor_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704711 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000      usb_clk " "   5.000      usb_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704711 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000         vclk " "   5.000         vclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704711 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000    write_clk " "   5.000    write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551430704711 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1551430704711 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551430704739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551430704740 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1551430705475 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1551430705477 ""}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk0 " "Promoted signal \"clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "/home/cad/altera-quartus-13.0.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cad/altera-quartus-13.0.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk0" } } } } { "risc16ba_top.sv" "" { Text "/home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/risc16ba_top.sv" 58 0 0 } } { "altpll.tdf" "" { Text "/home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "/home/cad/altera-quartus-13.0.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cad/altera-quartus-13.0.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_generator:clk_generator_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/" { { 0 { 0 ""} 0 1550 9224 9983 0}  }  } }  } 0 186369 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "Quartus II" 0 -1 1551430705485 ""} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk1 " "Promoted signal \"clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk1\" to use global clock (user assigned)" {  } { { "/home/cad/altera-quartus-13.0.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cad/altera-quartus-13.0.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_generator:clk_generator_inst\|altpll:altpll_component\|_clk1" } } } } { "risc16ba_top.sv" "" { Text "/home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/risc16ba_top.sv" 58 0 0 } } { "altpll.tdf" "" { Text "/home/cad/altera-quartus-13.0.1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "/home/cad/altera-quartus-13.0.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cad/altera-quartus-13.0.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_generator:clk_generator_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/" { { 0 { 0 ""} 0 1550 9224 9983 0}  }  } }  } 0 186369 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "Quartus II" 0 -1 1551430705485 ""}  } {  } 0 186365 "Promoted PLL clock signals" 0 0 "Fitter" 0 -1 1551430705485 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Completed PLL Placement Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1551430705485 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_usb_in Global clock in PIN K5 " "Automatically promoted signal \"clk_usb_in\" to use Global clock in PIN K5" {  } { { "risc16ba_top.sv" "" { Text "/home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/risc16ba_top.sv" 6 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1551430705627 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1551430705627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1551430705645 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551430705766 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551430705769 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1551430705837 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551430705837 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1551430705990 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551430705990 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551430706262 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551430706272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551430706982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551430709189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551430709211 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551430716973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551430716973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551430717372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X35_Y11 X45_Y21 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21" {  } { { "loc" "" { Generic "/home/users/naofumi/other_files/Jikken_2018/Jikken_IV/project/stream2/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21"} 35 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1551430720074 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551430720074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551430725769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1551430725771 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551430725771 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.39 " "Total time spent on timing analysis during the Fitter is 4.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1551430725919 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1551430725927 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551430725936 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551430727983 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1551430728347 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551430728356 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551430728413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551430729671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  1 17:58:49 2019 " "Processing ended: Fri Mar  1 17:58:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551430729671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551430729671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551430729671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551430729671 ""}
