# 5-Stage_Pipelined_RISC_Processor_in-Verilog