read -sv run_verilog_mid/adder_32b_10_72_2aef02f5e17546348563bb0f843c9a55.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_2aef02f5e17546348563bb0f843c9a55_yosys.v
