<module name="MCAN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCANSS_PID" acronym="MCANSS_PID" offset="0x42C01900" width="32" description="Revision Register The Revision Register contains the major and minor revisions for the module.">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="MCAN revision version" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_CTRL" acronym="MCANSS_CTRL" offset="0x42C01904" width="32" description="Control Register The Control Register contains general control bits for the MCAN module.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_EN" width="1" begin="6" end="6" resetval="0x0" description="External Timestamp Counter Enable" range="" rwaccess="RW"/>
    <bitfield id="AUTOWAKEUP" width="1" begin="5" end="5" resetval="0x0" description="Automatic Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="WAKEUPREQEN" width="1" begin="4" end="4" resetval="0x0" description="Wakeup Request Enable" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="3" end="3" resetval="0x1" description="0x0: Disregard debug suspend 0x1: Enable Debug Suspend" range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="2" end="2" resetval="0x0" description="If FREE = 0x1: 0x0: debug suspend doesn't wait for Idle 0x1: debug suspend waits for Idle" range="" rwaccess="RW"/>
    <bitfield id="CLKFACK" width="1" begin="1" end="1" resetval="0x0" description="Clock Fast Ack" range="" rwaccess="RW"/>
    <bitfield id="RESET" width="1" begin="0" end="0" resetval="0x0" description="Initiates a Soft Reset Note: Software application should complete all pending MCAN services before applying the soft reset. Accesses to MCAN core registers will be stalled until soft reset is completed." range="" rwaccess="W"/>
  </register>
  <register id="MCANSS_STAT" acronym="MCANSS_STAT" offset="0x42C01908" width="32" description="Status Regsiter The Status register provide general status bits for the MCAN module.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="3" begin="5" end="3" resetval="0x0" description="0x0: Active 0x1: In transition to Idle 0x2: Idle 0x3: In transition to Active" range="" rwaccess="R"/>
    <bitfield id="ENABLE_FDOE" width="1" begin="2" end="2" resetval="0x-" description="Enable CAN FD configuration" range="" rwaccess="R"/>
    <bitfield id="MEM_INIT_DONE" width="1" begin="1" end="1" resetval="0x0" description="0x0: Memory Initialization is in progress 0x1: Memory Intialization Done" range="" rwaccess="R"/>
    <bitfield id="RESET" width="1" begin="0" end="0" resetval="0x0" description="0x0: Not in reset 0x1: Reset is in progress" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_ICS" acronym="MCANSS_ICS" offset="0x42C0190C" width="32" description="Interrupt Clear Shadow Register Write to clear interrupt bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt status. Write 1 to clear bits." range="" rwaccess="W"/>
  </register>
  <register id="MCANSS_IRS" acronym="MCANSS_IRS" offset="0x42C01910" width="32" description="Interrupt Raw Status Register Read raw interrupt status. Write 1 to set interrupt bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt status." range="" rwaccess="RW1TS"/>
  </register>
  <register id="MCANSS_IECS" acronym="MCANSS_IECS" offset="0x42C01914" width="32" description="Interrupt Enable Clear Shadow Register Write to clear interrupt enable bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt. Write 1 to clear bits." range="" rwaccess="W"/>
  </register>
  <register id="MCANSS_IE" acronym="MCANSS_IE" offset="0x42C01918" width="32" description="Interrupt Enable Register Read interrupt Enable.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt." range="" rwaccess="RW1TS"/>
  </register>
  <register id="MCANSS_IES" acronym="MCANSS_IES" offset="0x42C0191C" width="32" description="Interrupt Enable Status Read Enabled Interrupts.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt." range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_EOI" acronym="MCANSS_EOI" offset="0x42C01920" width="32" description="End Of Interrupt End of Interrupt Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI" width="8" begin="7" end="0" resetval="0x0" description="Write with bit position of targetted interrupt (example: External TS is bit 0). Upon write, level interrupt will clear and if unserviced interrupt counter &amp;amp;gt; 1 will issue another pulse interrupt." range="" rwaccess="W"/>
  </register>
  <register id="MCANSS_EXT_TS_PRESCALER" acronym="MCANSS_EXT_TS_PRESCALER" offset="0x42C01924" width="32" description="External Timestamp PreScaler 0 External TImeStamp PreScaler.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRESCALER" width="24" begin="23" end="0" resetval="0x0" description="External Timestamp Prescaler reload value. External Timestamp count rate is Host clock (MCAN_ICLK) rate divided by this vlaue." range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_EXT_TS_UNSERVICED_INTR_CNTR" acronym="MCANSS_EXT_TS_UNSERVICED_INTR_CNTR" offset="0x42C01928" width="32" description="External Timestamp PreScaler 0 Unserviced Interrupts Counter External TImeStamp Unserviced Interrupts Counter.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_INTR_CNTR" width="5" begin="4" end="0" resetval="0x0" description="Number of unserviced rollover interupts. If &amp;amp;gt; 1 an EOI write will issue another pulse interrupt." range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_ECC_EOI" acronym="MCANSS_ECC_EOI" offset="0x42C01980" width="32" description="ECC EOI End Of Interrupt for ECC interrupt.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_EOI" width="1" begin="8" end="8" resetval="0x0" description="ECC EOI" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_CREL" acronym="MCAN_CREL" offset="0x42C01A00" width="32" description="Core Release Register Release dependent constant (version + date).">
    <bitfield id="REL" width="4" begin="31" end="28" resetval="0x3" description="Core Release One digit, BCD-coded." range="" rwaccess="R"/>
    <bitfield id="STEP" width="4" begin="27" end="24" resetval="0x2" description="Step of Core Release One digit, BCD-coded." range="" rwaccess="R"/>
    <bitfield id="SUBSTEP" width="4" begin="23" end="20" resetval="0x1" description="Sub-step of Core Release One digit, BCD-coded." range="" rwaccess="R"/>
    <bitfield id="YEAR" width="4" begin="19" end="16" resetval="0x5" description="Time Stamp Year One digit, BCD-coded." range="" rwaccess="R"/>
    <bitfield id="MON" width="8" begin="15" end="8" resetval="0x3" description="Time Stamp Month Two digits, BCD-coded." range="" rwaccess="R"/>
    <bitfield id="DAY" width="8" begin="7" end="0" resetval="0x20" description="Time Stamp Day Two digits, BCD-coded." range="" rwaccess="R"/>
  </register>
  <register id="MCAN_ENDN" acronym="MCAN_ENDN" offset="0x42C01A04" width="32" description="Endian Register Constant 0x8765 4321.">
    <bitfield id="ETV" width="32" begin="31" end="0" resetval="0x8765 4321" description="Endianness Test Value The endianness test value is 0x8765 4321." range="" rwaccess="R"/>
  </register>
  <register id="MCAN_DBTP" acronym="MCAN_DBTP" offset="0x42C01A0C" width="32" description="Data Bit Timing &amp;amp; Prescaler Register Configuration of data phase bit timing, transmitter delay compensation enable. This register is only writable if the The Therefore the length of the bit time is (programmed values) [">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TDC" width="1" begin="23" end="23" resetval="0x0" description="Transmitter Delay Compensation 0x0: Transmitter Delay Compensation disabled 0x1: Transmitter Delay Compensation enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBRP" width="5" begin="20" end="16" resetval="0x0" description="Data Baud Rate Prescaler The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 31 (0x00-0x1F). The actual interpretation by the hardware of this value is such that one more than the value programmed here is used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DTSEG1" width="5" begin="12" end="8" resetval="0xA" description="Data time segment before sample point Valid values are 0 to 31 (0x00-0x1F). The actual interpretation by the hardware of this value is such that one more than the programmed value is used." range="" rwaccess="RW"/>
    <bitfield id="DTSEG2" width="4" begin="7" end="4" resetval="0x3" description="Data time segment after sample point Valid values are 0 to 15 (0x0-0xF). The actual interpretation by the hardware of this value is such that one more than the programmed value is used." range="" rwaccess="RW"/>
    <bitfield id="DSJW" width="4" begin="3" end="0" resetval="0x3" description="Data (Re)Synchronization Jump Width Valid values are 0 to 15 (0x0-0xF). The actual interpretation by the hardware of this value is such that one more than the value programmed here is used." range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_TEST" acronym="MCAN_TEST" offset="0x42C01A10" width="32" description="Test Register Test mode selection. Write access to the Test Register has to be enabled by setting the Loop Back Mode and software control of the MCAN_TX pin are hardware test modes. Programming of the">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX" width="1" begin="7" end="7" resetval="0x0" description="Receive Pin Monitors the actual value of the MCAN_RX pin 0x0: The CAN bus is dominant (MCAN_RX = 0) 0x1: The CAN bus is recessive (MCAN_RX = 1)" range="" rwaccess="R"/>
    <bitfield id="TX" width="2" begin="6" end="5" resetval="0x0" description="Control of Transmit Pin 0x0: Reset value, the MCAN_TX pin controlled by the CAN Core, updated at the end of the CAN bit time 0x1: Sample Point can be monitored at the MCAN_TX pin 0x2: Dominant (0) level at the MCAN_TX pin 0x3: Recessive (1) at the MCAN_TX pin" range="" rwaccess="RW"/>
    <bitfield id="LBCK" width="1" begin="4" end="4" resetval="0x0" description="Loop Back Mode 0x0: Reset value, Loop Back Mode is disabled 0x1: Loop Back Mode is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_RWD" acronym="MCAN_RWD" offset="0x42C01A14" width="32" description="RAM Watchdog Monitors the READY output of the Message RAM. The RAM Watchdog monitors the READY output of the Message RAM. A Message RAM access starts the Message RAM Watchdog Counter with the value configured by the">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WDV" width="8" begin="15" end="8" resetval="0x0" description="Watchdog Value Actual Message RAM Watchdog Counter Value." range="" rwaccess="R"/>
    <bitfield id="WDC" width="8" begin="7" end="0" resetval="0x0" description="Watchdog Configuration Start value of the Message RAM Watchdog Counter. With the reset value of 00 the counter is disabled." range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_CCCR" acronym="MCAN_CCCR" offset="0x42C01A18" width="32" description="CC Control Register Operation mode configuration. For details about setting and resetting of single bits, see">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXP" width="1" begin="14" end="14" resetval="0x0" description="Transmit Pause If this bit is set, the MCAN module pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame 0x0: Transmit pause disabled 0x1: Transmit pause enabled" range="" rwaccess="RW"/>
    <bitfield id="EFBI" width="1" begin="13" end="13" resetval="0x0" description="Edge Filtering during Bus Integration 0x0: Edge filtering disabled 0x1: Two consecutive dominant t" range="" rwaccess="RW"/>
    <bitfield id="PXHD" width="1" begin="12" end="12" resetval="0x0" description="Protocol Exception Handling Disable 0x0: Protocol exception handling enabled 0x1: Protocol exception handling disabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BRSE" width="1" begin="9" end="9" resetval="0x0" description="Bit Rate Switch Enable 0x0: Bit rate switching for transmissions disabled 0x1: Bit rate switching for transmissions enabled" range="" rwaccess="RW"/>
    <bitfield id="FDOE" width="1" begin="8" end="8" resetval="0x0" description="FD Operation Enable 0x0: FD operation disabled 0x1: FD operation enabled" range="" rwaccess="RW"/>
    <bitfield id="TEST" width="1" begin="7" end="7" resetval="0x0" description="Test Mode Enable 0x0: Normal operation. The 0x1: Test Mode. Write access to the" range="" rwaccess="RW"/>
    <bitfield id="DAR" width="1" begin="6" end="6" resetval="0x0" description="Disable Automatic Retransmission 0x0: Automatic retransmission of messages not transmitted successfully enabled 0x1: Automatic retransmission disabled" range="" rwaccess="RW"/>
    <bitfield id="MON" width="1" begin="5" end="5" resetval="0x0" description="Bus Monitoring Mode The 0x0: Bus Monitoring Mode is disabled 0x1: Bus Monitoring Mode is enabled" range="" rwaccess="RW"/>
    <bitfield id="CSR" width="1" begin="4" end="4" resetval="0x0" description="Clock Stop Request 0x0: No clock stop is requested 0x1: Clock stop requested. When clock stop is requested, first the" range="" rwaccess="RW"/>
    <bitfield id="CSA" width="1" begin="3" end="3" resetval="0x0" description="Clock Stop Acknowledge 0x0: No clock stop acknowledged 0x1: The MCAN module may be set in power down by stopping MCAN_ICLK and MCAN_FCLK" range="" rwaccess="R"/>
    <bitfield id="ASM" width="1" begin="2" end="2" resetval="0x0" description="Restricted Operation Mode The 0x0: Normal CAN operation 0x1: Restricted Operation Mode active" range="" rwaccess="RW"/>
    <bitfield id="CCE" width="1" begin="1" end="1" resetval="0x0" description="Configuration Change Enable 0x0: The Host CPU has no write access to the protected configuration registers 0x1: The Host CPU has write access to the protected configuration registers (while the" range="" rwaccess="RW"/>
    <bitfield id="INIT" width="1" begin="0" end="0" resetval="0x1" description="Initialization 0x0: Normal Operation 0x1: Initialization is started" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_NBTP" acronym="MCAN_NBTP" offset="0x42C01A1C" width="32" description="Nominal Bit Timing &amp;amp; Prescaler Register Configuration of arbitration phase bit timing. This register is only writable if the Therefore the length of the bit time is (programmed values) [ The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.">
    <bitfield id="NSJW" width="7" begin="31" end="25" resetval="0x3" description="Nominal (Re)Synchronization Jump Width Valid values are 0 to 127 (0x00-0x7F). The actual interpretation by the hardware of this value is such that one more than the value programmed here is used." range="" rwaccess="RW"/>
    <bitfield id="NBRP" width="9" begin="24" end="16" resetval="0x0" description="Nominal Baud Rate Prescaler The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 511 (0x000-0x1FF). The actual interpretation by the hardware of this value is such that one more than the value programmed here is used." range="" rwaccess="RW"/>
    <bitfield id="NTSEG1" width="8" begin="15" end="8" resetval="0xA" description="Nominal Time segment before sample point Valid values are 1 to 255 (0x01-0xFF). The actual interpretation by the hardware of this value is such that one more than the programmed value is used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NTSEG2" width="7" begin="6" end="0" resetval="0x3" description="Nominal Time segment after sample point Valid values are 0 to 127 (0x00-0x7F). The actual interpretation by the hardware of this value is such that one more than the programmed value is used." range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_TSCC" acronym="MCAN_TSCC" offset="0x42C01A20" width="32" description="Timestamp Counter Configuration Timestamp counter prescaler setting, selection of internal/external timestamp vector. For a description of the Timestamp Counter, see">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCP" width="4" begin="19" end="16" resetval="0x0" description="Timestamp Counter Prescaler Configures the timestamp and timeout counters time unit in multiples of CAN bit times [1-16 (0x0-0xF)]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TSS" width="2" begin="1" end="0" resetval="0x0" description="Timestamp Select 0x0: Timestamp counter value always 0x0000 0x1: Timestamp counter value incremented according to the 0x2: External timestamp counter value used 0x3: Same as 00" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_TSCV" acronym="MCAN_TSCV" offset="0x42C01A24" width="32" description="Timestamp Counter Value Read/reset timestamp counter.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TSC" width="16" begin="15" end="0" resetval="0x0" description="Timestamp Counter The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx). When the [1-16] depending on the configuration of the Write access resets the counter to zero. When the" range="" rwaccess="RWTC"/>
  </register>
  <register id="MCAN_TOCC" acronym="MCAN_TOCC" offset="0x42C01A28" width="32" description="Timeout Counter Configuration Configuration of timeout period, selection of timeout counter operation mode. For a description of the Timeout Counter, see">
    <bitfield id="TOP" width="16" begin="31" end="16" resetval="0xFFFF" description="Timeout Period Start value of the Timeout Counter (down-counter). Configures the Timeout Period." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOS" width="2" begin="2" end="1" resetval="0x0" description="Timeout Select When operating in Continuous mode, a write to the 0x0: Continuous operation 0x1: Timeout controlled by Tx Event FIFO 0x2: Timeout controlled by Rx FIFO 0 0x3: Timeout controlled by Rx FIFO 1" range="" rwaccess="RW"/>
    <bitfield id="ETOC" width="1" begin="0" end="0" resetval="0x0" description="Enable Timeout Counter 0x0: Timeout Counter disabled 0x1: Timeout Counter enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_TOCV" acronym="MCAN_TOCV" offset="0x42C01A2C" width="32" description="Timeout Counter Value Read/reset timeout counter.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOC" width="16" begin="15" end="0" resetval="0xFFFF" description="Timeout Counter The Timeout Counter is decremented in multiples of CAN bit times [1-16] depending on the configuration of the" range="" rwaccess="RWTC"/>
  </register>
  <register id="MCAN_ECR" acronym="MCAN_ECR" offset="0x42C01A40" width="32" description="Error Counter Register State of Rx/Tx Error Counter, CAN Error Logging.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CEL" width="8" begin="23" end="16" resetval="0x0" description="CAN Error Logging The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to the" range="" rwaccess="R"/>
    <bitfield id="RP" width="1" begin="15" end="15" resetval="0x0" description="Receive Error Passive 0x0: The Receive Error Counter is below the error passive level of 128 0x1: The Receive Error Counter has reached the error passive level of 128" range="" rwaccess="R"/>
    <bitfield id="REC" width="7" begin="14" end="8" resetval="0x0" description="Receive Error Counter Actual state of the Receive Error Counter, values between 0 and 127." range="" rwaccess="R"/>
    <bitfield id="TEC" width="8" begin="7" end="0" resetval="0x0" description="Transmit Error Counter Actual state of the Transmit Error Counter, values between 0 and 255." range="" rwaccess="R"/>
  </register>
  <register id="MCAN_PSR" acronym="MCAN_PSR" offset="0x42C01A44" width="32" description="Protocol Status Register CAN protocol controller status, transmitter delay compensation value.">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TDCV" width="7" begin="22" end="16" resetval="0x0" description="Transmitter Delay Compensation Value Position of the secondary sample point, defined by the sum of the measured delay from the MCAN_TX to MCAN_RX pins and the" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PXE" width="1" begin="14" end="14" resetval="0x0" description="Protocol Exception Event 0x0: No protocol exception event occurred since last read access 0x1: Protocol exception event occurred" range="" rwaccess="R"/>
    <bitfield id="RFDF" width="1" begin="13" end="13" resetval="0x0" description="Received a CAN FD Message This bit is set independent of acceptance filtering. 0x0: Since this bit was reset by the Host CPU, no CAN FD message has been received 0x1: Message in CAN FD format with FDF flag set has been received" range="" rwaccess="R"/>
    <bitfield id="RBRS" width="1" begin="12" end="12" resetval="0x0" description="BRS flag of last received CAN FD Message This bit is set together with the 0x0: Last received CAN FD message did not have its BRS flag set 0x1: Last received CAN FD message had its BRS flag set" range="" rwaccess="R"/>
    <bitfield id="RESI" width="1" begin="11" end="11" resetval="0x0" description="ESI flag of last received CAN FD Message This bit is set together with the 0x0: Last received CAN FD message did not have its ESI flag set 0x1: Last received CAN FD message had its ESI flag set" range="" rwaccess="R"/>
    <bitfield id="DLEC" width="3" begin="10" end="8" resetval="0x7" description="Data Phase Last Error Code Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for the" range="" rwaccess="R"/>
    <bitfield id="BO" width="1" begin="7" end="7" resetval="0x0" description="Bus_Off Status 0x0: The MCAN module is not Bus_Off 0x1: The MCAN module is in Bus_Off state" range="" rwaccess="R"/>
    <bitfield id="EW" width="1" begin="6" end="6" resetval="0x0" description="Warning Status 0x0: Both error counters are below the Error_Warning limit of 96 0x1: At least one of error counter has reached the Error_Warning limit of 96" range="" rwaccess="R"/>
    <bitfield id="EP" width="1" begin="5" end="5" resetval="0x0" description="Error Passive 0x0: The MCAN module is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected 0x1: The MCAN module is in the Error_Passive state" range="" rwaccess="R"/>
    <bitfield id="ACT" width="2" begin="4" end="3" resetval="0x0" description="Activity Monitors the module's CAN communication state. 0x0: Synchronizing - node is synchronizing on CAN communication 0x1: Idle - node is neither receiver nor transmitter 0x2: Receiver - node is operating as receiver 0x3: Transmitter - node is operating as transmitter" range="" rwaccess="R"/>
    <bitfield id="LEC" width="3" begin="2" end="0" resetval="0x7" description="Last Error Code The 0x0: No Error: No error occurred since the 0x1: Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. 0x2: Form Error: A fixed format part of a received frame has the wrong format. 0x3: AckError: The message transmitted by the MCAN module was not acknowledged by another node. 0x4: Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value 1), but the monitored bus value was dominant. 0x5: Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value 0), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the Host CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed). 0x6: CRCError: The CRC check sum of a received message was incorrect. The CRC of an incom-ing message does not match with the CRC calculated from the received data. 0x7: NoChange: Any read access to the Protocol Status Register re-initializes the" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_TDCR" acronym="MCAN_TDCR" offset="0x42C01A48" width="32" description="Transmitter Delay Comensation Register Configuration of transmitter delay compensation offset and filter window length.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TDCO" width="7" begin="14" end="8" resetval="0x0" description="Transmitter Delay Compensation Offset Offset value defining the distance between the measured delay from the MCAN_RX and MCAN_TX pins and the secondary sample point. Valid values are 0 to 127 mtq (0x00-0x7F)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TDCF" width="7" begin="6" end="0" resetval="0x0" description="Transmitter Delay Compensation Filter Window Length Defines the minimum value for the SSP position, dominant edges on the MCAN_RX pin that would result in an earlier SSP position are ignored for transmitter delay measure-ment. The feature is enabled when the" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_IR" acronym="MCAN_IR" offset="0x42C01A50" width="32" description="Interrupt RegisterThe flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the Host CPU clears them. A flag is cleared by writing a 1 to the corresponding bit position. Writing a 0 has no effect. A hard reset will clear the register. The configuration of the">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ARA" width="1" begin="29" end="29" resetval="0x0" description="Access to Reserved Address 0x0: No access to reserved address occurred 0x1: Access to reserved address occurred" range="" rwaccess="RW1TC"/>
    <bitfield id="PED" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in Data Phase 0x0: No protocol error in data phase 0x1: Protocol error in data phase detected (" range="" rwaccess="RW1TC"/>
    <bitfield id="PEA" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase 0x0: No protocol error in arbitration phase 0x1: Protocol error in arbitration phase detected (" range="" rwaccess="RW1TC"/>
    <bitfield id="WDI" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt 0x0: No Message RAM Watchdog event occurred 0x1: Message RAM Watchdog event due to missing READY" range="" rwaccess="RW1TC"/>
    <bitfield id="BO" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status 0x0: Bus_Off status unchanged 0x1: Bus_Off status changed" range="" rwaccess="RW1TC"/>
    <bitfield id="EW" width="1" begin="24" end="24" resetval="0x0" description="Warning Status 0x0: Error_Warning status unchanged 0x1: Error_Warning status changed" range="" rwaccess="RW1TC"/>
    <bitfield id="EP" width="1" begin="23" end="23" resetval="0x0" description="Error Passive 0x0: Error_Passive status unchanged 0x1: Error_Passive status changed" range="" rwaccess="RW1TC"/>
    <bitfield id="ELO" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow 0x0: CAN Error Logging Counter did not overflow 0x1: Overflow of CAN Error Logging Counter occurred" range="" rwaccess="RW1TC"/>
    <bitfield id="BEU" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected Message RAM bit error detected, uncorrected. Controlled by input signal generated by parity/ECC logic attached to the Message RAM. An uncorrected Message RAM bit error sets the 0x0: No bit error detected when reading from Message RAM 0x1: Bit error detected, uncorrected (example: parity logic)" range="" rwaccess="RW1TC"/>
    <bitfield id="BEC" width="1" begin="20" end="20" resetval="0x0" description="Bit Error Corrected Message RAM bit error detected and corrected. Controlled by input signal generated by parity/ECC logic attached to the Message RAM. 0x0: No bit error detected when reading from Message RAM 0x1: Bit error detected and corrected (example: ECC)" range="" rwaccess="RW1TC"/>
    <bitfield id="DRX" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer The flag is set whenever a received message has been stored into a dedicated Rx Buffer. 0x0: No Rx Buffer updated 0x1: At least one received message stored into an Rx Buffer" range="" rwaccess="RW1TC"/>
    <bitfield id="TOO" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred 0x0: No timeout 0x1: Timeout reached" range="" rwaccess="RW1TC"/>
    <bitfield id="MRAF" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure The flag is set, when the Rx Handler: &#8226; has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message. &#8226; was not able to write a message to the Message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated respectively the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler was not able to read a message from the Message RAM in time. In this case message transmission is aborted. In case of a Tx Handler access failure the MCAN module is switched into Restricted Operation Mode (see 0x0: No Message RAM access failure occurred 0x1: Message RAM access failure occurred" range="" rwaccess="RW1TC"/>
    <bitfield id="TSW" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound 0x0: No timestamp counter wrap-around 0x1: Timestamp counter wrapped around" range="" rwaccess="RW1TC"/>
    <bitfield id="TEFL" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Element Lost 0x0: No Tx Event FIFO element lost 0x1: Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero" range="" rwaccess="RW1TC"/>
    <bitfield id="TEFF" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full 0x0: Tx Event FIFO not full 0x1: Tx Event FIFO full" range="" rwaccess="RW1TC"/>
    <bitfield id="TEFW" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached 0x0: Tx Event FIFO fill level below watermark 0x1: Tx Event FIFO fill level reached watermark" range="" rwaccess="RW1TC"/>
    <bitfield id="TEFN" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry 0x0: Tx Event FIFO unchanged 0x1: Tx Handler wrote Tx Event FIFO element" range="" rwaccess="RW1TC"/>
    <bitfield id="TFE" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty 0x0: Tx FIFO non-empty 0x1: Tx FIFO empty" range="" rwaccess="RW1TC"/>
    <bitfield id="TCF" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finished 0x0: No transmission cancellation finished 0x1: Transmission cancellation finished" range="" rwaccess="RW1TC"/>
    <bitfield id="TC" width="1" begin="9" end="9" resetval="0x0" description="Transmission Completed 0x0: No transmission completed 0x1: Transmission completed" range="" rwaccess="RW1TC"/>
    <bitfield id="HPM" width="1" begin="8" end="8" resetval="0x0" description="High Priority Message 0x0: No high priority message received 0x1: High priority message received" range="" rwaccess="RW1TC"/>
    <bitfield id="RF1L" width="1" begin="7" end="7" resetval="0x0" description="Rx FIFO 1 Message Lost 0x0: No Rx FIFO 1 message lost 0x1: Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero" range="" rwaccess="RW1TC"/>
    <bitfield id="RF1F" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full 0x0: Rx FIFO 1 not full 0x1: Rx FIFO 1 full" range="" rwaccess="RW1TC"/>
    <bitfield id="RF1W" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached 0x0: Rx FIFO 1 fill level below watermark 0x1: Rx FIFO 1 fill level reached watermark" range="" rwaccess="RW1TC"/>
    <bitfield id="RF1N" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message 0x0: No new message written to Rx FIFO 1 0x1: New message written to Rx FIFO 1" range="" rwaccess="RW1TC"/>
    <bitfield id="RF0L" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost 0x0: No Rx FIFO 0 message lost 0x1: Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero" range="" rwaccess="RW1TC"/>
    <bitfield id="RF0F" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full 0x0: Rx FIFO 0 not full 0x1: Rx FIFO 0 full" range="" rwaccess="RW1TC"/>
    <bitfield id="RF0W" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached 0x0: Rx FIFO 0 fill level below watermark 0x1: Rx FIFO 0 fill level reached watermark" range="" rwaccess="RW1TC"/>
    <bitfield id="RF0N" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message 0x0: No new message written to Rx FIFO 0 0x1: New message written to Rx FIFO 0" range="" rwaccess="RW1TC"/>
  </register>
  <register id="MCAN_IE" acronym="MCAN_IE" offset="0x42C01A54" width="32" description="Interrupt EnableThe settings in the Interrupt Enable register determine which status changes in the Interrupt Register are signalled on an interrupt line.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ARAE" width="1" begin="29" end="29" resetval="0x0" description="Access to Reserved Address Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="PEDE" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in Data Phase Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="PEAE" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="WDIE" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="BOE" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="EWE" width="1" begin="24" end="24" resetval="0x0" description="Warning Status Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="EPE" width="1" begin="23" end="23" resetval="0x0" description="Error Passive Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="ELOE" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="BEUE" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="BECE" width="1" begin="20" end="20" resetval="0x0" description="Bit Error Corrected Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="DRX" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="TOOE" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="MRAFE" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TSWE" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TEFLE" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Event Lost Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TEFFE" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TEFWE" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TEFNE" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TFEE" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TCFE" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finished Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TCE" width="1" begin="9" end="9" resetval="0x0" description="Transmission Completed Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="HPME" width="1" begin="8" end="8" resetval="0x0" description="High Priority Message Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RF1LE" width="1" begin="7" end="7" resetval="0x0" description="Rx FIFO 1 Message Lost Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RF1FE" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RF1WE" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RF1NE" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RF0LE" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RF0FE" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RF0WE" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RF0NE" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message Interrupt Enable 0x0: Interrupt disabled 0x1: Interrupt enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_ILS" acronym="MCAN_ILS" offset="0x42C01A58" width="32" description="Interrupt Line SelectThe Interrupt Line Select register assigns an interrupt generated by a specific interrupt flag from the Interrupt Register to one of the two module interrupt lines. For interrupt generation the respective interrupt line has to be enabled via the">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ARAL" width="1" begin="29" end="29" resetval="0x0" description="Access to Reserved Address Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="PEDL" width="1" begin="28" end="28" resetval="0x0" description="Protocol Error in Data Phase Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="PEAL" width="1" begin="27" end="27" resetval="0x0" description="Protocol Error in Arbitration Phase Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="WDIL" width="1" begin="26" end="26" resetval="0x0" description="Watchdog Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="BOL" width="1" begin="25" end="25" resetval="0x0" description="Bus_Off Status Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="EWL" width="1" begin="24" end="24" resetval="0x0" description="Warning Status Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="EPL" width="1" begin="23" end="23" resetval="0x0" description="Error Passive Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="ELOL" width="1" begin="22" end="22" resetval="0x0" description="Error Logging Overflow Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="BEUL" width="1" begin="21" end="21" resetval="0x0" description="Bit Error Uncorrected Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="BECL" width="1" begin="20" end="20" resetval="0x0" description="Bit Error Corrected Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="DRXL" width="1" begin="19" end="19" resetval="0x0" description="Message stored to Dedicated Rx Buffer Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TOOL" width="1" begin="18" end="18" resetval="0x0" description="Timeout Occurred Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="MRAFL" width="1" begin="17" end="17" resetval="0x0" description="Message RAM Access Failure Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TSWL" width="1" begin="16" end="16" resetval="0x0" description="Timestamp Wraparound Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TEFLL" width="1" begin="15" end="15" resetval="0x0" description="Tx Event FIFO Event Lost Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TEFFL" width="1" begin="14" end="14" resetval="0x0" description="Tx Event FIFO Full Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TEFWL" width="1" begin="13" end="13" resetval="0x0" description="Tx Event FIFO Watermark Reached Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TEFNL" width="1" begin="12" end="12" resetval="0x0" description="Tx Event FIFO New Entry Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TFEL" width="1" begin="11" end="11" resetval="0x0" description="Tx FIFO Empty Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TCFL" width="1" begin="10" end="10" resetval="0x0" description="Transmission Cancellation Finished Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="TCL" width="1" begin="9" end="9" resetval="0x0" description="Transmission Completed Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="HPML" width="1" begin="8" end="8" resetval="0x0" description="High Priority Message Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="RF1LL" width="1" begin="7" end="7" resetval="0x0" description="Rx FIFO 1 Message Lost Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="RF1FL" width="1" begin="6" end="6" resetval="0x0" description="Rx FIFO 1 Full Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="RF1WL" width="1" begin="5" end="5" resetval="0x0" description="Rx FIFO 1 Watermark Reached Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="RF1NL" width="1" begin="4" end="4" resetval="0x0" description="Rx FIFO 1 New Message Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="RF0LL" width="1" begin="3" end="3" resetval="0x0" description="Rx FIFO 0 Message Lost Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="RF0FL" width="1" begin="2" end="2" resetval="0x0" description="Rx FIFO 0 Full Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="RF0WL" width="1" begin="1" end="1" resetval="0x0" description="Rx FIFO 0 Watermark Reached Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
    <bitfield id="RF0NL" width="1" begin="0" end="0" resetval="0x0" description="Rx FIFO 0 New Message Interrupt Line 0x0: Interrupt assigned to interrupt line INT0 0x1: Interrupt assigned to interrupt line INT1" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_ILE" acronym="MCAN_ILE" offset="0x42C01A5C" width="32" description="Interrupt Line Enable Enable/disable interrupt lines INT0/INT1. Each of the two interrupt lines to the Host CPU can be enabled/disabled separately by programming the">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EINT1" width="1" begin="1" end="1" resetval="0x0" description="Enable Interrupt Line 1 0x0: Interrupt line INT1 disabled 0x1: Interrupt line INT1 enabled" range="" rwaccess="RW"/>
    <bitfield id="EINT0" width="1" begin="0" end="0" resetval="0x0" description="Enable Interrupt Line 0 0x0: Interrupt line INT0 disabled 0x1: Interrupt line INT0 enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_GFC" acronym="MCAN_GFC" offset="0x42C01A80" width="32" description="Global Filter Configuration Handling of non-matching frames and remote frames. Global settings for Message ID filtering. The Global Filter Configuration controls the filter path for standard and extended messages (see">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ANFS" width="2" begin="5" end="4" resetval="0x0" description="Accept Non-matching Frames Standard Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. 0x0: Accept in Rx FIFO 0 0x1: Accept in Rx FIFO 1 0x2: Reject 0x3: Reject" range="" rwaccess="RW"/>
    <bitfield id="ANFE" width="2" begin="3" end="2" resetval="0x0" description="Accept Non-matching Frames Extended Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. 0x0: Accept in Rx FIFO 0 0x1: Accept in Rx FIFO 1 0x2: Reject 0x3: Reject" range="" rwaccess="RW"/>
    <bitfield id="RRFS" width="1" begin="1" end="1" resetval="0x0" description="Reject Remote Frames Standard 0x0: Filter remote frames with 11-bit standard IDs 0x1: Reject all remote frames with 11-bit standard IDs" range="" rwaccess="RW"/>
    <bitfield id="RRFE" width="1" begin="0" end="0" resetval="0x0" description="Reject Remote Frames Extended 0x0: Filter remote frames with 29-bit extended IDs 0x1: Reject all remote frames with 29-bit extended IDs" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_SIDFC" acronym="MCAN_SIDFC" offset="0x42C01A84" width="32" description="Standard ID Filter Configuration Number of filter elements, pointer to start of filter list. Settings for 11-bit standard Message ID filtering. The Standard ID Filter Configuration controls the filter path for standard messages (see">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LSS" width="8" begin="23" end="16" resetval="0x0" description="List Size Standard 0x0: No standard Message ID filter 0x1-0x80 (1-128): Number of standard Message ID filter elements &amp;amp;gt; 0x80 (128): Values greater than 128 are interpreted as 128" range="" rwaccess="RW"/>
    <bitfield id="FLSSA" width="14" begin="15" end="2" resetval="0x0" description="Filter List Standard Start Address Start address of standard Message ID filter list (32-bit word address, see" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_XIDFC" acronym="MCAN_XIDFC" offset="0x42C01A88" width="32" description="Extended ID Filter Configuration Number of filter elements, pointer to start of filter list. Settings for 29-bit extended Message ID filtering. The Extended ID Filter Configuration controls the filter path for standard messages (see">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LSE" width="7" begin="22" end="16" resetval="0x0" description="List Size Extended 0x0: No extended Message ID filter 0x1-0x40 (1-64): Number of extended Message ID filter elements &amp;amp;gt; 0x40 (64): Values greater than 64 are interpreted as 64" range="" rwaccess="RW"/>
    <bitfield id="FLESA" width="14" begin="15" end="2" resetval="0x0" description="Filter List Extended Start Address Start address of extended Message ID filter list (32-bit word address, see" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_XIDAM" acronym="MCAN_XIDAM" offset="0x42C01A90" width="32" description="Extended ID AND Mask 29-bit logical AND mask for J1939.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EIDM" width="29" begin="28" end="0" resetval="0x1FFFFFFF" description="Extended ID Mask For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active." range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_HPMS" acronym="MCAN_HPMS" offset="0x42C01A94" width="32" description="High Priority Message Status Status monitoring of incoming high priority messages. This register is updated every time a Message ID filter element configured to generate a priority event matches. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FLST" width="1" begin="15" end="15" resetval="0x0" description="Filter List Indicates the filter list of the matching filter element. 0x0: Standard Filter List 0x1: Extended Filter List" range="" rwaccess="R"/>
    <bitfield id="FIDX" width="7" begin="14" end="8" resetval="0x0" description="Filter Index Index of matching filter element. Range is 0 to" range="" rwaccess="R"/>
    <bitfield id="MSI" width="2" begin="7" end="6" resetval="0x0" description="Message Storage Indicator 0x0: No FIFO selected 0x1: FIFO message lost 0x2: Message stored in FIFO 0 0x3: Message stored in FIFO 1" range="" rwaccess="R"/>
    <bitfield id="BIDX" width="6" begin="5" end="0" resetval="0x0" description="Buffer Index Index of Rx FIFO element to which the message was stored. Only valid when the" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_NDAT1" acronym="MCAN_NDAT1" offset="0x42C01A98" width="32" description="New Data 1 NewDat flags of dedicated Rx buffers 0-31. The register holds the New Data flags of Rx Buffers 0 to 31. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host CPU clears them. Aflag is cleared by writing a &#8217;1&#8217; to the corresponding bit position. Writing a &#8217;0&#8217; has no effect. Ahard reset will clear the register.">
    <bitfield id="ND31" width="1" begin="31" end="31" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND30" width="1" begin="30" end="30" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND29" width="1" begin="29" end="29" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND28" width="1" begin="28" end="28" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND27" width="1" begin="27" end="27" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND26" width="1" begin="26" end="26" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND25" width="1" begin="25" end="25" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND24" width="1" begin="24" end="24" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND23" width="1" begin="23" end="23" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND22" width="1" begin="22" end="22" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND21" width="1" begin="21" end="21" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND20" width="1" begin="20" end="20" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND19" width="1" begin="19" end="19" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND18" width="1" begin="18" end="18" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND17" width="1" begin="17" end="17" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND16" width="1" begin="16" end="16" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND15" width="1" begin="15" end="15" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND14" width="1" begin="14" end="14" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND13" width="1" begin="13" end="13" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND12" width="1" begin="12" end="12" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND11" width="1" begin="11" end="11" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND10" width="1" begin="10" end="10" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND9" width="1" begin="9" end="9" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND8" width="1" begin="8" end="8" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND7" width="1" begin="7" end="7" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND6" width="1" begin="6" end="6" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND5" width="1" begin="5" end="5" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND4" width="1" begin="4" end="4" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND3" width="1" begin="3" end="3" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND2" width="1" begin="2" end="2" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND1" width="1" begin="1" end="1" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND0" width="1" begin="0" end="0" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
  </register>
  <register id="MCAN_NDAT2" acronym="MCAN_NDAT2" offset="0x42C01A9C" width="32" description="New Data 2 NewDat flags of dedicated Rx buffers 32-63. The register holds the New Data flags of Rx Buffers 32 to 63. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host CPU clears them. Aflag is cleared by writing a &#8217;1&#8217; to the corresponding bit position. Writing a &#8217;0&#8217; has no effect. Ahard reset will clear the register.">
    <bitfield id="ND63" width="1" begin="31" end="31" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND62" width="1" begin="30" end="30" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND61" width="1" begin="29" end="29" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND60" width="1" begin="28" end="28" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND59" width="1" begin="27" end="27" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND58" width="1" begin="26" end="26" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND57" width="1" begin="25" end="25" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND56" width="1" begin="24" end="24" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND55" width="1" begin="23" end="23" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND54" width="1" begin="22" end="22" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND53" width="1" begin="21" end="21" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND52" width="1" begin="20" end="20" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND51" width="1" begin="19" end="19" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND50" width="1" begin="18" end="18" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND49" width="1" begin="17" end="17" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND48" width="1" begin="16" end="16" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND47" width="1" begin="15" end="15" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND46" width="1" begin="14" end="14" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND45" width="1" begin="13" end="13" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND44" width="1" begin="12" end="12" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND43" width="1" begin="11" end="11" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND42" width="1" begin="10" end="10" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND41" width="1" begin="9" end="9" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND40" width="1" begin="8" end="8" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND39" width="1" begin="7" end="7" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND38" width="1" begin="6" end="6" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND37" width="1" begin="5" end="5" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND36" width="1" begin="4" end="4" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND35" width="1" begin="3" end="3" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND34" width="1" begin="2" end="2" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND33" width="1" begin="1" end="1" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
    <bitfield id="ND32" width="1" begin="0" end="0" resetval="0x0" description="New Data 0x0: Rx Buffer not updated 0x1: Rx Buffer updated from new message" range="" rwaccess="RW1TC"/>
  </register>
  <register id="MCAN_RXF0C" acronym="MCAN_RXF0C" offset="0x42C01AA0" width="32" description="Rx FIFO 0 Configuration FIFO 0 operation mode, watermark, size and start address.">
    <bitfield id="F0OM" width="1" begin="31" end="31" resetval="0x0" description="FIFO 0 Operation Mode FIFO 0 can be operated in blocking or in overwrite mode (see 0x0: FIFO 0 blocking mode 0x1: FIFO 0 overwrite mode" range="" rwaccess="RW"/>
    <bitfield id="F0WM" width="7" begin="30" end="24" resetval="0x0" description="Rx FIFO 0 Watermark 0x0: Watermark interrupt disabled 0x1-0x40 (1-64): Level for Rx FIFO 0 watermark interrupt ( &amp;amp;gt; 0x40 (64): Watermark interrupt disabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F0S" width="7" begin="22" end="16" resetval="0x0" description="Rx FIFO 0 Size 0x0: No Rx FIFO 0 0x1-0x40 (1-64): Number of Rx FIFO 0 elements &amp;amp;gt; 0x40 (64): Values greater than 64 are interpreted as 64 The Rx FIFO 0 elements are indexed from 0 to" range="" rwaccess="RW"/>
    <bitfield id="F0SA" width="14" begin="15" end="2" resetval="0x0" description="Rx FIFO 0 Start Address Start address of Rx FIFO 0 in Message RAM (32-bit word address, see" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_RXF0S" acronym="MCAN_RXF0S" offset="0x42C01AA4" width="32" description="Rx FIFO 0 Status FIFO 0 message lost/full indication, put index, get index and fill level.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RF0L" width="1" begin="25" end="25" resetval="0x0" description="Rx FIFO 0 Message Lost This bit is a copy of interrupt flag 0x0: No Rx FIFO 0 message lost 0x1: Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero" range="" rwaccess="R"/>
    <bitfield id="F0F" width="1" begin="24" end="24" resetval="0x0" description="Rx FIFO 0 Full 0x0: Rx FIFO 0 not full 0x1: Rx FIFO 0 full" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F0PI" width="6" begin="21" end="16" resetval="0x0" description="Rx FIFO 0 Put Index Rx FIFO 0 write index pointer, range 0 to 63." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F0GI" width="6" begin="13" end="8" resetval="0x0" description="Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to 63." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F0FL" width="7" begin="6" end="0" resetval="0x0" description="Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0, range 0 to 64." range="" rwaccess="R"/>
  </register>
  <register id="MCAN_RXF0A" acronym="MCAN_RXF0A" offset="0x42C01AA8" width="32" description="Rx FIFO 0 Acknowledge FIFO 0 acknowledge last index of read buffers, updates get index and fill level.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F0AI" width="6" begin="5" end="0" resetval="0x0" description="Rx FIFO 0 Acknowledge Index After the Host CPU has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to the" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_RXBC" acronym="MCAN_RXBC" offset="0x42C01AAC" width="32" description="Rx Buffer Configuration Start address of Rx buffer section.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RBSA" width="14" begin="15" end="2" resetval="0x0" description="Rx Buffer Start Address Configures the start address of the Rx Buffers section in the Message RAM Also used to reference debug messages A,B,C." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_RXF1C" acronym="MCAN_RXF1C" offset="0x42C01AB0" width="32" description="Rx FIFO 1 Configuration FIFO 1 operation mode, watermark, size and start address.">
    <bitfield id="F1OM" width="1" begin="31" end="31" resetval="0x0" description="FIFO 1 Operation Mode FIFO 1 can be operated in blocking or in overwrite mode (see 0x0: FIFO 1 blocking mode 0x1: FIFO 1 overwrite mode" range="" rwaccess="RW"/>
    <bitfield id="F1WM" width="7" begin="30" end="24" resetval="0x0" description="Rx FIFO 1 Watermark 0x0: Watermark interrupt disabled 0x1-0x40 (1-64): Level for Rx FIFO 1 watermark interrupt ( &amp;amp;gt; 0x40 (64): Watermark interrupt disabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F1S" width="7" begin="22" end="16" resetval="0x0" description="Rx FIFO 1 Size 0x0: No Rx FIFO 1 0x1-0x40 (1-64): Number of Rx FIFO 1 elements &amp;amp;gt; 0x40 (64): Values greater than 64 are interpreted as 64 The Rx FIFO 1 elements are indexed from 0 to" range="" rwaccess="RW"/>
    <bitfield id="F1SA" width="14" begin="15" end="2" resetval="0x0" description="Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit word address, see" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_RXF1S" acronym="MCAN_RXF1S" offset="0x42C01AB4" width="32" description="Rx FIFO 1 Status FIFO 1 message lost/full indication, put index, get index and fill level.">
    <bitfield id="DMS" width="2" begin="31" end="30" resetval="0x0" description="Debug Message Status 0x0: Idle state, wait for reception of debug messages, DMA request is cleared 0x1: Debug message A received 0x2: Debug messages A, B received 0x3: Debug messages A, B, C received," range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RF1L" width="1" begin="25" end="25" resetval="0x0" description="Rx FIFO 1 Message Lost This bit is a copy of interrupt flag 0x0: No Rx FIFO 1 message lost 0x1: Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero" range="" rwaccess="R"/>
    <bitfield id="F1F" width="1" begin="24" end="24" resetval="0x0" description="Rx FIFO 1 Full 0x0: Rx FIFO 1 not full 0x1: Rx FIFO 1 full" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F1PI" width="6" begin="21" end="16" resetval="0x0" description="Rx FIFO 1 Put Index Rx FIFO 1 write index pointer, range 0 to 63." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F1GI" width="6" begin="13" end="8" resetval="0x0" description="Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to 63." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F1FL" width="7" begin="6" end="0" resetval="0x0" description="Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1, range 0 to 64." range="" rwaccess="R"/>
  </register>
  <register id="MCAN_RXF1A" acronym="MCAN_RXF1A" offset="0x42C01AB8" width="32" description="Rx FIFO 1 Acknowledge FIFO 1 acknowledge last index of read buffers, updates get index and fill level.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F1AI" width="6" begin="5" end="0" resetval="0x0" description="Rx FIFO 1 Acknowledge Index After the Host CPU has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to the" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_RXESC" acronym="MCAN_RXESC" offset="0x42C01ABC" width="32" description="Rx Buffer/FIFO Element Size Configuration Configure data field size for storage of accepted frames.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RBDS" width="3" begin="10" end="8" resetval="0x0" description="Rx Buffer Data Field Size 0x0: 8 byte data field 0x1: 12 byte data field 0x2: 16 byte data field 0x3: 20 byte data field 0x4: 24 byte data field 0x5: 32 byte data field 0x6: 48 byte data field 0x7: 64 byte data field" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F1DS" width="3" begin="6" end="4" resetval="0x0" description="Rx FIFO 1 Data Field Size 0x0: 8 byte data field 0x1: 12 byte data field 0x2: 16 byte data field 0x3: 20 byte data field 0x4: 24 byte data field 0x5: 32 byte data field 0x6: 48 byte data field 0x7: 64 byte data field" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F0DS" width="3" begin="2" end="0" resetval="0x0" description="Rx FIFO 0 Data Field Size 0x0: 8 byte data field 0x1: 12 byte data field 0x2: 16 byte data field 0x3: 20 byte data field 0x4: 24 byte data field 0x5: 32 byte data field 0x6: 48 byte data field 0x7: 64 byte data field" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_TXBC" acronym="MCAN_TXBC" offset="0x42C01AC0" width="32" description="Tx Buffer Configuration Configure Tx FIFO/Queue mode, Tx FIFO/Queue size, number of dedicated Tx buffers, Tx buffer start address.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TFQM" width="1" begin="30" end="30" resetval="0x0" description="Tx FIFO/Queue Mode 0x0: Tx FIFO operation 0x1: Tx Queue operation" range="" rwaccess="RW"/>
    <bitfield id="TFQS" width="6" begin="29" end="24" resetval="0x0" description="Transmit FIFO/Queue Size 0x0: No Tx FIFO/Queue 0x1-0x20 (1-32): Number of Tx Buffers used for Tx FIFO/Queue &amp;amp;gt; 0x20 (32): Values greater than 32 are interpreted as 32" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NDTB" width="6" begin="21" end="16" resetval="0x0" description="Number of Dedicated Transmit Buffers 0x0: No Dedicated Tx Buffers 0x1-0x20 (1-32): Number of Dedicated Tx Buffers &amp;amp;gt; 0x20 (32): Values greater than 32 are interpreted as 32" range="" rwaccess="RW"/>
    <bitfield id="TBSA" width="14" begin="15" end="2" resetval="0x0" description="Tx Buffers Start Address Start address of Tx Buffers section in Message RAM (32-bit word address, see" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_TXFQS" acronym="MCAN_TXFQS" offset="0x42C01AC4" width="32" description="Tx FIFO/Queue Status Tx FIFO/Queue full indication and put index, Tx FIFO get index and fill level. The Tx FIFO/Queue status is related to the pending Tx requests listed in the">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TFQF" width="1" begin="21" end="21" resetval="0x0" description="Tx FIFO/Queue Full 0x0: Tx FIFO/Queue not full 0x1: Tx FIFO/Queue full" range="" rwaccess="R"/>
    <bitfield id="TFQPI" width="5" begin="20" end="16" resetval="0x0" description="Tx FIFO/Queue Put Index Tx FIFO/Queue write index pointer, range 0 to 31." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TFGI" width="5" begin="12" end="8" resetval="0x0" description="Tx FIFO Get Index Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TFFL" width="6" begin="5" end="0" resetval="0x0" description="Tx FIFO Free Level Number of consecutive free Tx FIFO elements starting from the" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_TXESC" acronym="MCAN_TXESC" offset="0x42C01AC8" width="32" description="Tx Buffer Element Size Configuration Configure data field size for frame transmission. Configures the number of data bytes belonging to a Tx Buffer element. Data field sizes &amp;gt; 8 bytes are intended for CAN FD operation only.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TBDS" width="3" begin="2" end="0" resetval="0x0" description="Tx Buffer Data Field Size 0x0: 8 byte data field 0x1: 12 byte data field 0x2: 16 byte data field 0x3: 20 byte data field 0x4: 24 byte data field 0x5: 32 byte data field 0x6: 48 byte data field 0x7: 64 byte data field" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_TXBRP" acronym="MCAN_TXBRP" offset="0x42C01ACC" width="32" description="Tx Buffer Request Pending Tx buffers with pending transmission request. Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via the The A cancellation request resets the corresponding transmission request pending bit of register the After a cancellation has been requested, a finished cancellation is signalled via the &#8226; after successful transmission together with the corresponding &#8226; when the transmission has not yet been started at the point of cancellation &#8226; when the transmission has been aborted due to lost arbitration &#8226; when an error occurred during frame transmission In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding">
    <bitfield id="TRP31" width="1" begin="31" end="31" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP30" width="1" begin="30" end="30" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP29" width="1" begin="29" end="29" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP28" width="1" begin="28" end="28" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP27" width="1" begin="27" end="27" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP26" width="1" begin="26" end="26" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP25" width="1" begin="25" end="25" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP24" width="1" begin="24" end="24" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP23" width="1" begin="23" end="23" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP22" width="1" begin="22" end="22" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP21" width="1" begin="21" end="21" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP20" width="1" begin="20" end="20" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP19" width="1" begin="19" end="19" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP18" width="1" begin="18" end="18" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP17" width="1" begin="17" end="17" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP16" width="1" begin="16" end="16" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP15" width="1" begin="15" end="15" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP14" width="1" begin="14" end="14" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP13" width="1" begin="13" end="13" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP12" width="1" begin="12" end="12" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP11" width="1" begin="11" end="11" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP10" width="1" begin="10" end="10" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP9" width="1" begin="9" end="9" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP8" width="1" begin="8" end="8" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP7" width="1" begin="7" end="7" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP6" width="1" begin="6" end="6" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP5" width="1" begin="5" end="5" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP4" width="1" begin="4" end="4" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP3" width="1" begin="3" end="3" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP2" width="1" begin="2" end="2" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP1" width="1" begin="1" end="1" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
    <bitfield id="TRP0" width="1" begin="0" end="0" resetval="0x0" description="Transmission Request Pending 0x0: No transmission request pending 0x1: Transmission request pending" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_TXBAR" acronym="MCAN_TXBAR" offset="0x42C01AD0" width="32" description="Tx Buffer Add Request Add transmission requests. Each Tx Buffer has its own Add Request bit. Writing a &#8216;1&#8217; will set the corresponding Add Request bit; writing a &#8216;0&#8217; has no impact. This enables the Host CPU to set transmission requests for multiple Tx Buffers with one write to the">
    <bitfield id="AR31" width="1" begin="31" end="31" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR30" width="1" begin="30" end="30" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR29" width="1" begin="29" end="29" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR28" width="1" begin="28" end="28" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR27" width="1" begin="27" end="27" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR26" width="1" begin="26" end="26" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR25" width="1" begin="25" end="25" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR24" width="1" begin="24" end="24" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR23" width="1" begin="23" end="23" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR22" width="1" begin="22" end="22" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR21" width="1" begin="21" end="21" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR20" width="1" begin="20" end="20" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR19" width="1" begin="19" end="19" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR18" width="1" begin="18" end="18" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR17" width="1" begin="17" end="17" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR16" width="1" begin="16" end="16" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR15" width="1" begin="15" end="15" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR14" width="1" begin="14" end="14" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR13" width="1" begin="13" end="13" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR12" width="1" begin="12" end="12" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR11" width="1" begin="11" end="11" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR10" width="1" begin="10" end="10" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR9" width="1" begin="9" end="9" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR8" width="1" begin="8" end="8" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR7" width="1" begin="7" end="7" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR6" width="1" begin="6" end="6" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR5" width="1" begin="5" end="5" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR4" width="1" begin="4" end="4" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR3" width="1" begin="3" end="3" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR2" width="1" begin="2" end="2" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR1" width="1" begin="1" end="1" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
    <bitfield id="AR0" width="1" begin="0" end="0" resetval="0x0" description="Add Request 0x0: No transmission request added 0x1: Transmission requested added" range="" rwaccess="RW1TC"/>
  </register>
  <register id="MCAN_TXBCR" acronym="MCAN_TXBCR" offset="0x42C01AD4" width="32" description="Tx Buffer Cancellation Request Request cancellation of pending transmissions. Each Tx Buffer has its own Cancellation Request bit. Writing a &#8216;1&#8217; will set the corresponding Cancellation Request bit; writing a &#8216;0&#8217; has no impact. This enables the Host CPU to set cancellation requests for multiple Tx Buffers with one write to the">
    <bitfield id="CR31" width="1" begin="31" end="31" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR30" width="1" begin="30" end="30" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR29" width="1" begin="29" end="29" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR28" width="1" begin="28" end="28" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR27" width="1" begin="27" end="27" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR26" width="1" begin="26" end="26" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR25" width="1" begin="25" end="25" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR24" width="1" begin="24" end="24" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR23" width="1" begin="23" end="23" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR22" width="1" begin="22" end="22" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR21" width="1" begin="21" end="21" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR20" width="1" begin="20" end="20" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR19" width="1" begin="19" end="19" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR18" width="1" begin="18" end="18" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR17" width="1" begin="17" end="17" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR16" width="1" begin="16" end="16" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR15" width="1" begin="15" end="15" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR14" width="1" begin="14" end="14" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR13" width="1" begin="13" end="13" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR12" width="1" begin="12" end="12" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR11" width="1" begin="11" end="11" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR10" width="1" begin="10" end="10" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR9" width="1" begin="9" end="9" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR8" width="1" begin="8" end="8" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR7" width="1" begin="7" end="7" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR6" width="1" begin="6" end="6" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR5" width="1" begin="5" end="5" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR4" width="1" begin="4" end="4" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR3" width="1" begin="3" end="3" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR2" width="1" begin="2" end="2" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR1" width="1" begin="1" end="1" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
    <bitfield id="CR0" width="1" begin="0" end="0" resetval="0x0" description="Cancellation Request 0x0: No cancellation pending 0x1: Cancellation pending" range="" rwaccess="RW1TC"/>
  </register>
  <register id="MCAN_TXBTO" acronym="MCAN_TXBTO" offset="0x42C01AD8" width="32" description="Tx Buffer Transmission Occurred Signals successful transmissions, set when corresponding flag is cleared. Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding">
    <bitfield id="TO31" width="1" begin="31" end="31" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO30" width="1" begin="30" end="30" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO29" width="1" begin="29" end="29" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO28" width="1" begin="28" end="28" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO27" width="1" begin="27" end="27" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO26" width="1" begin="26" end="26" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO25" width="1" begin="25" end="25" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO24" width="1" begin="24" end="24" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO23" width="1" begin="23" end="23" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO22" width="1" begin="22" end="22" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO21" width="1" begin="21" end="21" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO20" width="1" begin="20" end="20" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO19" width="1" begin="19" end="19" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO18" width="1" begin="18" end="18" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO17" width="1" begin="17" end="17" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO16" width="1" begin="16" end="16" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO15" width="1" begin="15" end="15" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO14" width="1" begin="14" end="14" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO13" width="1" begin="13" end="13" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO12" width="1" begin="12" end="12" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO11" width="1" begin="11" end="11" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO10" width="1" begin="10" end="10" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO9" width="1" begin="9" end="9" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO8" width="1" begin="8" end="8" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO7" width="1" begin="7" end="7" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO6" width="1" begin="6" end="6" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO5" width="1" begin="5" end="5" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO4" width="1" begin="4" end="4" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO3" width="1" begin="3" end="3" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO2" width="1" begin="2" end="2" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO1" width="1" begin="1" end="1" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
    <bitfield id="TO0" width="1" begin="0" end="0" resetval="0x0" description="Transmission Occurred 0x0: No transmission occurred 0x1: Transmission occurred" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_TXBCF" acronym="MCAN_TXBCF" offset="0x42C01ADC" width="32" description="Tx Buffer Cancellation Finished Signals successful transmit cancellation, set when corresponding TXBRP flag is cleared after cancellation request. Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding">
    <bitfield id="CF31" width="1" begin="31" end="31" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF30" width="1" begin="30" end="30" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF29" width="1" begin="29" end="29" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF28" width="1" begin="28" end="28" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF27" width="1" begin="27" end="27" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF26" width="1" begin="26" end="26" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF25" width="1" begin="25" end="25" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF24" width="1" begin="24" end="24" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF23" width="1" begin="23" end="23" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF22" width="1" begin="22" end="22" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF21" width="1" begin="21" end="21" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF20" width="1" begin="20" end="20" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF19" width="1" begin="19" end="19" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF18" width="1" begin="18" end="18" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF17" width="1" begin="17" end="17" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF16" width="1" begin="16" end="16" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF15" width="1" begin="15" end="15" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF14" width="1" begin="14" end="14" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF13" width="1" begin="13" end="13" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF12" width="1" begin="12" end="12" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF11" width="1" begin="11" end="11" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF10" width="1" begin="10" end="10" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF9" width="1" begin="9" end="9" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF8" width="1" begin="8" end="8" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF7" width="1" begin="7" end="7" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF6" width="1" begin="6" end="6" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF5" width="1" begin="5" end="5" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF4" width="1" begin="4" end="4" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF3" width="1" begin="3" end="3" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF2" width="1" begin="2" end="2" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF1" width="1" begin="1" end="1" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
    <bitfield id="CF0" width="1" begin="0" end="0" resetval="0x0" description="Cancellation Finished 0x0: No transmit buffer cancellation 0x1: Transmit buffer cancellation finished" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_TXBTIE" acronym="MCAN_TXBTIE" offset="0x42C01AE0" width="32" description="Tx Buffer Transmission Interrupt Enable Enable transmit interrupts for selected Tx buffers.">
    <bitfield id="TIE31" width="1" begin="31" end="31" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE30" width="1" begin="30" end="30" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE29" width="1" begin="29" end="29" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE28" width="1" begin="28" end="28" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE27" width="1" begin="27" end="27" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE26" width="1" begin="26" end="26" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE25" width="1" begin="25" end="25" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE24" width="1" begin="24" end="24" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE23" width="1" begin="23" end="23" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE22" width="1" begin="22" end="22" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE21" width="1" begin="21" end="21" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE20" width="1" begin="20" end="20" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE19" width="1" begin="19" end="19" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE18" width="1" begin="18" end="18" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE17" width="1" begin="17" end="17" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE16" width="1" begin="16" end="16" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE15" width="1" begin="15" end="15" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE14" width="1" begin="14" end="14" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE13" width="1" begin="13" end="13" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE12" width="1" begin="12" end="12" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE11" width="1" begin="11" end="11" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE10" width="1" begin="10" end="10" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE9" width="1" begin="9" end="9" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE8" width="1" begin="8" end="8" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE7" width="1" begin="7" end="7" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE6" width="1" begin="6" end="6" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE5" width="1" begin="5" end="5" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE4" width="1" begin="4" end="4" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE3" width="1" begin="3" end="3" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE2" width="1" begin="2" end="2" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE1" width="1" begin="1" end="1" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
    <bitfield id="TIE0" width="1" begin="0" end="0" resetval="0x0" description="Transmission Interrupt Enable 0x0: Transmission interrupt disabled 0x1: Transmission interrupt enable" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_TXBCIE" acronym="MCAN_TXBCIE" offset="0x42C01AE4" width="32" description="Tx Buffer Cancellation Finished Interrupt Enable Enable cancellation finished interrupts for selected Tx buffers.">
    <bitfield id="CFIE31" width="1" begin="31" end="31" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE30" width="1" begin="30" end="30" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE29" width="1" begin="29" end="29" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE28" width="1" begin="28" end="28" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE27" width="1" begin="27" end="27" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE26" width="1" begin="26" end="26" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE25" width="1" begin="25" end="25" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE24" width="1" begin="24" end="24" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE23" width="1" begin="23" end="23" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE22" width="1" begin="22" end="22" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE21" width="1" begin="21" end="21" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE20" width="1" begin="20" end="20" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE19" width="1" begin="19" end="19" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE18" width="1" begin="18" end="18" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE17" width="1" begin="17" end="17" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE16" width="1" begin="16" end="16" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE15" width="1" begin="15" end="15" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE14" width="1" begin="14" end="14" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE13" width="1" begin="13" end="13" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE12" width="1" begin="12" end="12" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE11" width="1" begin="11" end="11" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE10" width="1" begin="10" end="10" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE9" width="1" begin="9" end="9" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE8" width="1" begin="8" end="8" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE7" width="1" begin="7" end="7" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE6" width="1" begin="6" end="6" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE5" width="1" begin="5" end="5" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE4" width="1" begin="4" end="4" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE3" width="1" begin="3" end="3" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE2" width="1" begin="2" end="2" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE1" width="1" begin="1" end="1" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="CFIE0" width="1" begin="0" end="0" resetval="0x0" description="Cancellation Finished Interrupt Enable 0x0: Cancellation finished interrupt disabled 0x1: Cancellation finished interrupt enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MCAN_TXEFC" acronym="MCAN_TXEFC" offset="0x42C01AF0" width="32" description="Tx Event FIFO Configuration Tx event FIFO watermark, size and start address.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EFWM" width="6" begin="29" end="24" resetval="0x0" description="Event FIFO Watermark 0x0: Watermark interrupt disabled 0x1-0x20 (1-32): Level for Tx Event FIFO watermark interrupt ( &amp;amp;gt; 0x20 (32): Watermark interrupt disabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EFS" width="6" begin="21" end="16" resetval="0x0" description="Event FIFO Size 0x0: Tx Event FIFO disabled 0x1-0x20 (1-32): Number of Tx Event FIFO elements &amp;amp;gt; 0x20 (32): Values greater than 32 are interpreted as 32 The Tx Event FIFO elements are indexed from 0 to" range="" rwaccess="RW"/>
    <bitfield id="EFSA" width="14" begin="15" end="2" resetval="0x0" description="Event FIFO Start Address Start address of Tx Event FIFO in Message RAM (32-bit word address, see" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCAN_TXEFS" acronym="MCAN_TXEFS" offset="0x42C01AF4" width="32" description="Tx Event FIFO Status Tx event FIFO element lost/full indication, put index, get index, and fill level.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TEFL" width="1" begin="25" end="25" resetval="0x0" description="This bit is a copy of interrupt flag 0x0: No Tx Event FIFO element lost 0x1: Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero." range="" rwaccess="R"/>
    <bitfield id="EFF" width="1" begin="24" end="24" resetval="0x0" description="Event FIFO Full 0x0: Tx Event FIFO not full 0x1: Tx Event FIFO full" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EFPI" width="5" begin="20" end="16" resetval="0x0" description="Event FIFO Put Index Tx Event FIFO write index pointer, range 0 to 31." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EFGI" width="5" begin="12" end="8" resetval="0x0" description="Event FIFO Get Index Tx Event FIFO read index pointer, range 0 to 31." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EFFL" width="6" begin="5" end="0" resetval="0x0" description="Event FIFO Fill Level Number of elements stored in Tx Event FIFO, range 0 to 32." range="" rwaccess="R"/>
  </register>
  <register id="MCAN_TXEFA" acronym="MCAN_TXEFA" offset="0x42C01AF8" width="32" description="Tx Event FIFO Acknowledge Tx event FIFO acknowledge last index of read elements, updates get index and fill level.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EFAI" width="5" begin="4" end="0" resetval="0x0" description="After the Host CPU has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to the" range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_ECC_AGGR_REVISION" acronym="MCANSS_ECC_AGGR_REVISION" offset="0x42C01C00" width="32" description="Aggregator Revision Register Revision parameters.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x3" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_ECC_VECTOR" acronym="MCANSS_ECC_VECTOR" offset="0x42C01C08" width="32" description="ECC Vector Register ECC Vector Register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read is complete" range="" rwaccess="R"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_ECC_MISC_STATUS" acronym="MCANSS_ECC_MISC_STATUS" offset="0x42C01C0C" width="32" description="Misc Status Misc Status.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x1" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_ECC_WRAP_REVISION" acronym="MCANSS_ECC_WRAP_REVISION" offset="0x42C01C10" width="32" description="ECC Wrapper Revision Register Revision parameters.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A4" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x1" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_ECC_CONTROL" acronym="MCANSS_ECC_CONTROL" offset="0x42C01C14" width="32" description="ECC Control ECC Control Register.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ERROR_ONCE" width="1" begin="6" end="6" resetval="0x0" description="Force Error only once" range="" rwaccess="RW"/>
    <bitfield id="FORCE_N_ROW" width="1" begin="5" end="5" resetval="0x0" description="Force Error on any RAM read" range="" rwaccess="RW"/>
    <bitfield id="FORCE_DED" width="1" begin="4" end="4" resetval="0x0" description="Force Double Bit Error" range="" rwaccess="RW"/>
    <bitfield id="FORCE_SEC" width="1" begin="3" end="3" resetval="0x0" description="Force Single Bit Error" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RMW" width="1" begin="2" end="2" resetval="0x1" description="Enable RMW" range="" rwaccess="RW"/>
    <bitfield id="ECC_CHECK" width="1" begin="1" end="1" resetval="0x1" description="Enable ECC check" range="" rwaccess="RW"/>
    <bitfield id="ECC_ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enable ECC" range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_ECC_ERR_CTRL1" acronym="MCANSS_ECC_ERR_CTRL1" offset="0x42C01C18" width="32" description="ECC Error Control1 Register ECC Error Control1 Register.">
    <bitfield id="ECC_BIT1" width="16" begin="31" end="16" resetval="0x0" description="Data bit that needs to be flipped when FORCE_SEC is set" range="" rwaccess="RW"/>
    <bitfield id="ECC_ROW" width="16" begin="15" end="0" resetval="0x0" description="Row address where single or double-bit error needs to be applied. This is ignored if FORCE_N_ROW is set." range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_ECC_ERR_CTRL2" acronym="MCANSS_ECC_ERR_CTRL2" offset="0x42C01C1C" width="32" description="ECC Error Control2 Register ECC Error Control2 Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_BIT2" width="16" begin="15" end="0" resetval="0x0" description="Data bit that needs to be flipped if double bit error needs to be forced" range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_ECC_ERR_STAT1" acronym="MCANSS_ECC_ERR_STAT1" offset="0x42C01C20" width="32" description="ECC Error Status1 Register ECC Error Status1 Register.">
    <bitfield id="ECC_ROW" width="16" begin="31" end="16" resetval="0x0" description="Row address where the single or double-bit error has occurred" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLR_ECC_DED" width="1" begin="9" end="9" resetval="0x0" description="Clear Double Bit Error Status" range="" rwaccess="RW1TC"/>
    <bitfield id="CLR_ECC_SEC" width="1" begin="8" end="8" resetval="0x0" description="Clear Single Bit Error Status" range="" rwaccess="RW1TC"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_DED" width="1" begin="1" end="1" resetval="0x0" description="Level Double Bit Error Status" range="" rwaccess="RW1TS"/>
    <bitfield id="ECC_SEC" width="1" begin="0" end="0" resetval="0x0" description="Level Single Bit Error Status" range="" rwaccess="RW1TS"/>
  </register>
  <register id="MCANSS_ECC_ERR_STAT2" acronym="MCANSS_ECC_ERR_STAT2" offset="0x42C01C24" width="32" description="ECC Error Status2 Register ECC Error Status2 Register.">
    <bitfield id="ECC_BIT2" width="16" begin="31" end="16" resetval="0x0" description="Data bit that corresponds to the double-bit error" range="" rwaccess="R"/>
    <bitfield id="ECC_BIT1" width="16" begin="15" end="0" resetval="0x0" description="Data bit that corresponds to the single-bit error" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_ECC_SEC_EOI_REG" acronym="MCANSS_ECC_SEC_EOI_REG" offset="0x42C01C3C" width="32" description="EOI Register EOI Register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_ECC_SEC_STATUS_REG0" acronym="MCANSS_ECC_SEC_STATUS_REG0" offset="0x42C01C40" width="32" description="Interrupt Status Register 0 Interrupt Status Register 0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSGMEM_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for MSGMEM_PEND" range="" rwaccess="RW1TS"/>
  </register>
  <register id="MCANSS_ECC_SEC_ENABLE_SET_REG0" acronym="MCANSS_ECC_SEC_ENABLE_SET_REG0" offset="0x42C01C80" width="32" description="Interrupt Enable Set Register 0 Interrupt Enable Set Register 0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSGMEM_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for MSGMEM_PEND" range="" rwaccess="RW1TS"/>
  </register>
  <register id="MCANSS_ECC_SEC_ENABLE_CLR_REG0" acronym="MCANSS_ECC_SEC_ENABLE_CLR_REG0" offset="0x42C01CC0" width="32" description="Interrupt Enable Clear Register 0 Interrupt Enable Clear Register 0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSGMEM_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for MSGMEM_PEND" range="" rwaccess="RW1TC"/>
  </register>
  <register id="MCANSS_ECC_DED_EOI_REG" acronym="MCANSS_ECC_DED_EOI_REG" offset="0x42C01D3C" width="32" description="EOI Register EOI Register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_ECC_DED_STATUS_REG0" acronym="MCANSS_ECC_DED_STATUS_REG0" offset="0x42C01D40" width="32" description="Interrupt Status Register 0 Interrupt Status Register 0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSGMEM_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for MSGMEM_PEND" range="" rwaccess="RW1TS"/>
  </register>
  <register id="MCANSS_ECC_DED_ENABLE_SET_REG0" acronym="MCANSS_ECC_DED_ENABLE_SET_REG0" offset="0x42C01D80" width="32" description="Interrupt Enable Set Register 0 Interrupt Enable Set Register 0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSGMEM_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for MSGMEM_PEND" range="" rwaccess="RW1TS"/>
  </register>
  <register id="MCANSS_ECC_DED_ENABLE_CLR_REG0" acronym="MCANSS_ECC_DED_ENABLE_CLR_REG0" offset="0x42C01DC0" width="32" description="Interrupt Enable Clear Register 0 Interrupt Enable Clear Register 0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSGMEM_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for MSGMEM_PEND" range="" rwaccess="RW1TC"/>
  </register>
</module>
