{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573657112623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573657112636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 09:58:32 2019 " "Processing started: Wed Nov 13 09:58:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573657112636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573657112636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_6_44 -c q_6_44 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_6_44 -c q_6_44" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573657112636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573657114304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573657114304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_6_44.v 3 3 " "Found 3 design units, including 3 entities, in source file q_6_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_6_44 " "Found entity 1: q_6_44" {  } { { "q_6_44.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573657137143 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_by_one_mux " "Found entity 2: two_by_one_mux" {  } { { "q_6_44.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573657137143 ""} { "Info" "ISGN_ENTITY_NAME" "3 d_ff " "Found entity 3: d_ff" {  } { { "q_6_44.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573657137143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573657137143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/czhe/downloads/digital_design/common/four_bit_shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/czhe/downloads/digital_design/common/four_bit_shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_shift_reg " "Found entity 1: four_bit_shift_reg" {  } { { "../common/four_bit_shift_reg.v" "" { Text "C:/Users/czhe/Downloads/digital_design/common/four_bit_shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573657137159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573657137159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/czhe/downloads/digital_design/common/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/czhe/downloads/digital_design/common/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../common/full_adder.v" "" { Text "C:/Users/czhe/Downloads/digital_design/common/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573657137170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573657137170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_6_44 " "Elaborating entity \"q_6_44\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573657137274 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q q_6_44.v(4) " "Output port \"Q\" at q_6_44.v(4) has no driver" {  } { { "q_6_44.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573657137276 "|q_6_44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_shift_reg four_bit_shift_reg:shift_reg_A " "Elaborating entity \"four_bit_shift_reg\" for hierarchy \"four_bit_shift_reg:shift_reg_A\"" {  } { { "q_6_44.v" "shift_reg_A" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573657137331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:adder_0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:adder_0\"" {  } { { "q_6_44.v" "adder_0" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573657137351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_by_one_mux two_by_one_mux:mux " "Elaborating entity \"two_by_one_mux\" for hierarchy \"two_by_one_mux:mux\"" {  } { { "q_6_44.v" "mux" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573657137361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:dff " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:dff\"" {  } { { "q_6_44.v" "dff" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573657137391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q GND " "Pin \"Q\" is stuck at GND" {  } { { "q_6_44.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573657138491 "|q_6_44|Q"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573657138491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573657138683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573657139440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573657139440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573657139707 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573657139707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573657139707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573657139707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573657139810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 09:58:59 2019 " "Processing ended: Wed Nov 13 09:58:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573657139810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573657139810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573657139810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573657139810 ""}
