Line number: 
[837, 846]
Comment: 
This block implements an asynchronous reset mechanism for an 'auxout' module. Upon detection of a rising edge on 'rst' or 'auxout_clk' signals, the block resets 'rst_auxout_r' and 'rst_auxout_rr' signals if 'rst' is high; otherwise, it propagates 'rst' and 'rst_auxout_r' to the signals on the following clock edge.