<stg><name>computeLeastSquaresSolution</name>


<trans_list>

<trans id="576" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="9" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="11" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="11" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="115" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="116" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="117" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="118" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="120" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="121" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="122" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="124" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="125" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="126" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="126" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="127" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="129" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="130" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="130" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="132" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %N_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="60" op_8_bw="60" op_9_bw="60" op_10_bw="60" op_11_bw="60" op_12_bw="60" op_13_bw="60" op_14_bw="60" op_15_bw="60" op_16_bw="60" op_17_bw="60" op_18_bw="60" op_19_bw="60" op_20_bw="60" op_21_bw="2" op_22_bw="60" op_23_bw="60" op_24_bw="60" op_25_bw="60">
<![CDATA[
:7 %call_ln471 = call void @gesvj, i60 %sine_reconstructor_16_873, i60 %sine_reconstructor_16_974, i60 %sine_reconstructor_16_1075, i60 %sine_reconstructor_16_1176, i60 %sine_reconstructor_16_1277, i60 %sine_reconstructor_16_1378, i60 %this_gesvj_matA_0, i60 %this_gesvj_matU, i60 %this_gesvj_matV_0, i60 %this_gesvj_A_i_0, i60 %this_gesvj_A_j_0, i60 %this_gesvj_V_i_0, i60 %this_gesvj_V_j_0, i60 %this_gesvj_sigma, i60 %this_gesvj_alpha_acc_0, i60 %this_gesvj_beta_acc_0, i60 %this_gesvj_gamma_acc_0, i60 %this_gesvj_alpha_sum, i60 %this_gesvj_beta_sum, i60 %this_gesvj_gamma_sum, i2 %N_read, i60 %A, i60 %this_U, i60 %this_S, i60 %this_V

]]></Node>
<StgValue><ssdm name="call_ln471"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_873, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_974, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1075, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1176, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1277, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1378, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="60" op_4_bw="60" op_5_bw="60" op_6_bw="60" op_7_bw="60" op_8_bw="60" op_9_bw="60" op_10_bw="60" op_11_bw="60" op_12_bw="60" op_13_bw="60" op_14_bw="60" op_15_bw="60" op_16_bw="60" op_17_bw="60" op_18_bw="60" op_19_bw="60" op_20_bw="60" op_21_bw="2" op_22_bw="60" op_23_bw="60" op_24_bw="60" op_25_bw="60">
<![CDATA[
:7 %call_ln471 = call void @gesvj, i60 %sine_reconstructor_16_873, i60 %sine_reconstructor_16_974, i60 %sine_reconstructor_16_1075, i60 %sine_reconstructor_16_1176, i60 %sine_reconstructor_16_1277, i60 %sine_reconstructor_16_1378, i60 %this_gesvj_matA_0, i60 %this_gesvj_matU, i60 %this_gesvj_matV_0, i60 %this_gesvj_A_i_0, i60 %this_gesvj_A_j_0, i60 %this_gesvj_V_i_0, i60 %this_gesvj_V_j_0, i60 %this_gesvj_sigma, i60 %this_gesvj_alpha_acc_0, i60 %this_gesvj_beta_acc_0, i60 %this_gesvj_gamma_acc_0, i60 %this_gesvj_alpha_sum, i60 %this_gesvj_beta_sum, i60 %this_gesvj_gamma_sum, i2 %N_read, i60 %A, i60 %this_U, i60 %this_S, i60 %this_V

]]></Node>
<StgValue><ssdm name="call_ln471"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="2">
<![CDATA[
:8 %zext_ln477 = zext i2 %N_read

]]></Node>
<StgValue><ssdm name="zext_ln477"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="2">
<![CDATA[
:9 %zext_ln474 = zext i2 %N_read

]]></Node>
<StgValue><ssdm name="zext_ln474"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln474 = br void

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln474, void %._crit_edge12.loopexit, i7 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i8 %add_ln477_1, void %._crit_edge12.loopexit, i8 0, void

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln474 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln474"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln477_1 = add i8 %phi_mul, i8 %zext_ln477

]]></Node>
<StgValue><ssdm name="add_ln477_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln474 = icmp_eq  i7 %i, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln474"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln474 = br i1 %icmp_ln474, void %.split32, void

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:0 %specloopname_ln474 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln474"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.split32:1 %p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i, i6 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split32:2 %p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %i, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="11">
<![CDATA[
.split32:3 %p_shl12_cast = zext i11 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split32:4 %empty = add i13 %p_shl, i13 %p_shl12_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.split32:5 %br_ln477 = br void

]]></Node>
<StgValue><ssdm name="br_ln477"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %icmp_ln485 = icmp_eq  i2 %N_read, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln485"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln485 = br i1 %icmp_ln485, void %.preheader8.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
<literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln42 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
<literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln42 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j = phi i2 %add_ln477, void %.split30, i2 0, void %.split32

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln477 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="add_ln477"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="2">
<![CDATA[
:2 %zext_ln477_1 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln477_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln477 = icmp_eq  i2 %j, i2 %N_read

]]></Node>
<StgValue><ssdm name="icmp_ln477"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln477 = br i1 %icmp_ln477, void %.split30, void %._crit_edge12.loopexit

]]></Node>
<StgValue><ssdm name="br_ln477"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split30:2 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %empty, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split30:3 %or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %tmp, i2 %j

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="13">
<![CDATA[
.split30:4 %zext_ln480 = zext i13 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:5 %this_U_addr = getelementptr i60 %this_U, i64 0, i64 %zext_ln480

]]></Node>
<StgValue><ssdm name="this_U_addr"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split30:6 %add_ln480 = add i8 %phi_mul, i8 %zext_ln477_1

]]></Node>
<StgValue><ssdm name="add_ln480"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="60" op_0_bw="13">
<![CDATA[
.split30:9 %this_U_load = load i13 %this_U_addr

]]></Node>
<StgValue><ssdm name="this_U_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split30:0 %speclooptripcount_ln477 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 3, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln477"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:1 %specloopname_ln477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln477"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
.split30:7 %zext_ln480_1 = zext i8 %add_ln480

]]></Node>
<StgValue><ssdm name="zext_ln480_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:8 %this_U_addr_1 = getelementptr i60 %this_U, i64 0, i64 %zext_ln480_1

]]></Node>
<StgValue><ssdm name="this_U_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="60" op_0_bw="13">
<![CDATA[
.split30:9 %this_U_load = load i13 %this_U_addr

]]></Node>
<StgValue><ssdm name="this_U_load"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="60" op_1_bw="13" op_2_bw="0">
<![CDATA[
.split30:10 %store_ln480 = store i60 %this_U_load, i13 %this_U_addr_1

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.split30:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader8:0 %i_14 = phi i7 %add_ln42_1, void, i7 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:1 %add_ln42_1 = add i7 %i_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="7">
<![CDATA[
.preheader8:2 %zext_ln42_2 = zext i7 %i_14

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:3 %icmp_ln42_1 = icmp_eq  i7 %i_14, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:5 %br_ln42 = br i1 %icmp_ln42_1, void %.split28, void %_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:0 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.split28:1 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %i_14, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.split28:2 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit.loopexit:0 %br_ln0 = br void %_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader9:0 %i_13 = phi i7 %add_ln42, void, i7 0, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:1 %add_ln42 = add i7 %i_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="7">
<![CDATA[
.preheader9:2 %zext_ln42 = zext i7 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="7">
<![CDATA[
.preheader9:3 %zext_ln42_1 = zext i7 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:4 %icmp_ln42 = icmp_eq  i7 %i_13, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:6 %br_ln42 = br i1 %icmp_ln42, void %.split24, void %_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit.loopexit132

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split24:1 %p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_13, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="9">
<![CDATA[
.split24:2 %p_shl13_cast = zext i9 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split24:3 %empty_154 = sub i10 %p_shl13_cast, i10 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.split24:4 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit.loopexit132:0 %br_ln0 = br void %_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit:0 %br_ln493 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_10 = phi i2 %add_ln47_1, void %.split26, i2 0, void %.split28

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln47_1 = add i2 %j_10, i2 1

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="2">
<![CDATA[
:2 %zext_ln47_1 = zext i2 %j_10

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln47_1 = icmp_eq  i2 %j_10, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln47_1"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln47 = br i1 %icmp_ln47_1, void %.split26, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split26:1 %add_ln51_2 = add i8 %tmp_s, i8 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
.split26:2 %zext_ln51_1 = zext i8 %add_ln51_2

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:3 %this_U_addr_3 = getelementptr i60 %this_U, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="this_U_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="2">
<![CDATA[
.split26:4 %trunc_ln51 = trunc i2 %j_10

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="4">
<![CDATA[
.split26:5 %or_ln51_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i4, i1 %trunc_ln51, i1 0, i1 %trunc_ln51, i4 0

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="7">
<![CDATA[
.split26:6 %zext_ln51_2 = zext i7 %or_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split26:7 %add_ln51_3 = add i8 %zext_ln51_2, i8 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="60" op_0_bw="13">
<![CDATA[
.split26:10 %this_U_load_2 = load i13 %this_U_addr_3

]]></Node>
<StgValue><ssdm name="this_U_load_2"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
.split26:8 %zext_ln51_3 = zext i8 %add_ln51_3

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split26:9 %this_UT_addr_1 = getelementptr i60 %this_UT, i64 0, i64 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="this_UT_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="60" op_0_bw="13">
<![CDATA[
.split26:10 %this_U_load_2 = load i13 %this_U_addr_3

]]></Node>
<StgValue><ssdm name="this_U_load_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="60" op_1_bw="8">
<![CDATA[
.split26:11 %store_ln51 = store i60 %this_U_load_2, i8 %this_UT_addr_1

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.split26:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_9 = phi i2 %add_ln47, void %.split22, i2 0, void %.split24

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln47 = add i2 %j_9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="2">
<![CDATA[
:2 %zext_ln47 = zext i2 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln47 = icmp_eq  i2 %j_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln47 = br i1 %icmp_ln47, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split22:1 %add_ln51 = add i10 %empty_154, i10 %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10">
<![CDATA[
.split22:2 %sext_ln51 = sext i10 %add_ln51

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:3 %this_U_addr_2 = getelementptr i60 %this_U, i64 0, i64 %sext_ln51

]]></Node>
<StgValue><ssdm name="this_U_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="2" op_3_bw="4">
<![CDATA[
.split22:4 %or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %j_9, i2 %j_9, i4 0

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split22:5 %add_ln51_1 = add i8 %or_ln1, i8 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="60" op_0_bw="13">
<![CDATA[
.split22:8 %this_U_load_1 = load i13 %this_U_addr_2

]]></Node>
<StgValue><ssdm name="this_U_load_1"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
.split22:6 %zext_ln51 = zext i8 %add_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:7 %this_UT_addr = getelementptr i60 %this_UT, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="this_UT_addr"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="60" op_0_bw="13">
<![CDATA[
.split22:8 %this_U_load_1 = load i13 %this_U_addr_2

]]></Node>
<StgValue><ssdm name="this_U_load_1"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="60" op_1_bw="8">
<![CDATA[
.split22:9 %store_ln51 = store i60 %this_U_load_1, i8 %this_UT_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.split22:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i_15 = phi i2 %add_ln493, void %._crit_edge, i2 0, void %_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph:1 %phi_mul122 = phi i4 %add_ln493_1, void %._crit_edge, i4 0, void %_Z12matTransposeI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi80ELi3EEvPT_S5_.exit

]]></Node>
<StgValue><ssdm name="phi_mul122"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph:2 %add_ln493 = add i2 %i_15, i2 1

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph:3 %add_ln493_1 = add i4 %phi_mul122, i4 %zext_ln474

]]></Node>
<StgValue><ssdm name="add_ln493_1"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph:4 %icmp_ln493 = icmp_eq  i2 %i_15, i2 %N_read

]]></Node>
<StgValue><ssdm name="icmp_ln493"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln493 = br i1 %icmp_ln493, void %.lr.ph.split, void %._crit_edge7.loopexit

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.split:0 %speclooptripcount_ln493 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 3, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln493"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph.split:1 %specloopname_ln493 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln493"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.split:2 %br_ln497 = br void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.loopexit:0 %br_ln507 = br i1 %icmp_ln485, void %.preheader.preheader, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln9 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln9 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %j_11 = phi i2 0, void %.lr.ph.split, i2 %add_ln497, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %add_ln497 = add i2 %j_11, i2 1

]]></Node>
<StgValue><ssdm name="add_ln497"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %zext_ln497 = zext i2 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln497"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %zext_ln497_1 = zext i2 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln497_1"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %icmp_ln497 = icmp_eq  i2 %j_11, i2 %N_read

]]></Node>
<StgValue><ssdm name="icmp_ln497"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %br_ln497 = br i1 %icmp_ln497, void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:2 %add_ln501 = add i4 %phi_mul122, i4 %zext_ln497_1

]]></Node>
<StgValue><ssdm name="add_ln501"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:3 %zext_ln727 = zext i4 %add_ln501

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:4 %this_V_addr = getelementptr i60 %this_V, i64 0, i64 %zext_ln727

]]></Node>
<StgValue><ssdm name="this_V_addr"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="60" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:5 %this_V_load = load i4 %this_V_addr

]]></Node>
<StgValue><ssdm name="this_V_load"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:7 %this_S_addr = getelementptr i60 %this_S, i64 0, i64 %zext_ln497

]]></Node>
<StgValue><ssdm name="this_S_addr"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="60" op_0_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:8 %this_S_load = load i2 %this_S_addr

]]></Node>
<StgValue><ssdm name="this_S_load"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="270" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="60" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:5 %this_V_load = load i4 %this_V_addr

]]></Node>
<StgValue><ssdm name="this_V_load"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:6 %t = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %this_V_load, i39 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="60" op_0_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:8 %this_S_load = load i2 %this_S_addr

]]></Node>
<StgValue><ssdm name="this_S_load"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="99" op_0_bw="60">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:9 %sext_ln1148 = sext i60 %this_S_load

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="103" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="275" st_id="14" stage="102" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="276" st_id="15" stage="101" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="277" st_id="16" stage="100" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="278" st_id="17" stage="99" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="279" st_id="18" stage="98" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="280" st_id="19" stage="97" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="281" st_id="20" stage="96" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="282" st_id="21" stage="95" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="283" st_id="22" stage="94" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="284" st_id="23" stage="93" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="285" st_id="24" stage="92" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="286" st_id="25" stage="91" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="287" st_id="26" stage="90" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="288" st_id="27" stage="89" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="289" st_id="28" stage="88" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="290" st_id="29" stage="87" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="291" st_id="30" stage="86" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="292" st_id="31" stage="85" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="293" st_id="32" stage="84" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="294" st_id="33" stage="83" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="295" st_id="34" stage="82" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="296" st_id="35" stage="81" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="297" st_id="36" stage="80" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="298" st_id="37" stage="79" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="299" st_id="38" stage="78" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="300" st_id="39" stage="77" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="301" st_id="40" stage="76" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="302" st_id="41" stage="75" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="303" st_id="42" stage="74" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="304" st_id="43" stage="73" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="305" st_id="44" stage="72" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="306" st_id="45" stage="71" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="307" st_id="46" stage="70" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="308" st_id="47" stage="69" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="309" st_id="48" stage="68" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="310" st_id="49" stage="67" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="311" st_id="50" stage="66" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="312" st_id="51" stage="65" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="313" st_id="52" stage="64" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="314" st_id="53" stage="63" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="315" st_id="54" stage="62" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="316" st_id="55" stage="61" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="317" st_id="56" stage="60" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="318" st_id="57" stage="59" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="319" st_id="58" stage="58" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="320" st_id="59" stage="57" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="321" st_id="60" stage="56" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="322" st_id="61" stage="55" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="323" st_id="62" stage="54" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="324" st_id="63" stage="53" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="325" st_id="64" stage="52" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="326" st_id="65" stage="51" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="327" st_id="66" stage="50" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="328" st_id="67" stage="49" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="329" st_id="68" stage="48" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="330" st_id="69" stage="47" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="331" st_id="70" stage="46" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="332" st_id="71" stage="45" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="333" st_id="72" stage="44" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="334" st_id="73" stage="43" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="335" st_id="74" stage="42" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="336" st_id="75" stage="41" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="337" st_id="76" stage="40" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="338" st_id="77" stage="39" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="339" st_id="78" stage="38" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="340" st_id="79" stage="37" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="341" st_id="80" stage="36" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="342" st_id="81" stage="35" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="343" st_id="82" stage="34" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="344" st_id="83" stage="33" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="345" st_id="84" stage="32" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="346" st_id="85" stage="31" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="347" st_id="86" stage="30" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="348" st_id="87" stage="29" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="349" st_id="88" stage="28" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="350" st_id="89" stage="27" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="351" st_id="90" stage="26" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="352" st_id="91" stage="25" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="353" st_id="92" stage="24" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="354" st_id="93" stage="23" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="355" st_id="94" stage="22" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="356" st_id="95" stage="21" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="357" st_id="96" stage="20" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="358" st_id="97" stage="19" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="359" st_id="98" stage="18" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="360" st_id="99" stage="17" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="361" st_id="100" stage="16" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="362" st_id="101" stage="15" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="363" st_id="102" stage="14" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="364" st_id="103" stage="13" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="365" st_id="104" stage="12" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="366" st_id="105" stage="11" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="367" st_id="106" stage="10" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="368" st_id="107" stage="9" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="369" st_id="108" stage="8" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="370" st_id="109" stage="7" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="371" st_id="110" stage="6" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="372" st_id="111" stage="5" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="373" st_id="112" stage="4" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="374" st_id="113" stage="3" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="375" st_id="114" stage="2" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="376" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:0 %speclooptripcount_ln497 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 3, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln497"/></StgValue>
</operation>

<operation id="377" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:1 %specloopname_ln497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln497"/></StgValue>
</operation>

<operation id="378" st_id="115" stage="1" lat="103">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="60" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:10 %sdiv_ln1148 = sdiv i99 %t, i99 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="379" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="60" op_0_bw="60">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:11 %trunc_ln703 = trunc i60 %sdiv_ln1148

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="380" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:12 %store_ln501 = store i60 %trunc_ln703, i4 %this_V_addr

]]></Node>
<StgValue><ssdm name="store_ln501"/></StgValue>
</operation>

<operation id="381" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split:13 %br_ln0 = br void %_ZNK13ap_fixed_baseILi60ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi60ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="382" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %i_17 = phi i2 %add_ln9_1, void, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="383" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln9_1 = add i2 %i_17, i2 1

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="384" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2 %icmp_ln9_1 = icmp_eq  i2 %i_17, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="385" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="386" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln9 = br i1 %icmp_ln9_1, void %.split18, void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="387" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="388" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="2">
<![CDATA[
.split18:1 %empty_156 = trunc i2 %i_17

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="389" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split18:2 %empty_157 = shl i2 %i_17, i2 1

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="390" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="4">
<![CDATA[
.split18:3 %tmp_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i4, i1 %empty_156, i1 0, i1 %empty_156, i4 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="391" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="7">
<![CDATA[
.split18:4 %zext_ln15 = zext i7 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="392" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
.split18:5 %br_ln15 = br void

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="393" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit.preheader:0 %br_ln9 = br void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="394" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_13 = phi i7 %add_ln15_1, void, i7 0, void %.split18

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="395" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln15_1 = add i7 %j_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="396" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="7">
<![CDATA[
:2 %zext_ln15_2 = zext i7 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="397" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln15_1 = icmp_eq  i7 %j_13, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="398" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="399" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln15 = br i1 %icmp_ln15_1, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="400" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="401" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.split16:1 %br_ln23 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="402" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="403" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:0 %k_7 = phi i2 %add_ln23_3, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, i2 0, void %.split16

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="404" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:1 %lhs_16 = phi i60 %val_V_3, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, i60 0, void %.split16

]]></Node>
<StgValue><ssdm name="lhs_16"/></StgValue>
</operation>

<operation id="405" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:2 %add_ln23_3 = add i2 %k_7, i2 1

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="406" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:3 %icmp_ln23_3 = icmp_eq  i2 %k_7, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln23_3"/></StgValue>
</operation>

<operation id="407" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="408" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:5 %br_ln23 = br i1 %icmp_ln23_3, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="409" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:1 %add_ln28_4 = add i2 %k_7, i2 %empty_157

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="410" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:2 %zext_ln28_1 = zext i2 %add_ln28_4

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="411" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:3 %trunc_ln28 = trunc i2 %k_7

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="412" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:4 %or_ln28_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i4, i1 %trunc_ln28, i1 0, i1 %trunc_ln28, i4 0

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="413" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:5 %zext_ln28_2 = zext i7 %or_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="414" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:6 %add_ln28_5 = add i8 %zext_ln28_2, i8 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="415" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:7 %zext_ln1116_3 = zext i8 %add_ln28_5

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="416" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:8 %this_V_addr_2 = getelementptr i60 %this_V, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="this_V_addr_2"/></StgValue>
</operation>

<operation id="417" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:9 %r_V_57 = load i4 %this_V_addr_2

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="418" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:11 %this_UT_addr_3 = getelementptr i60 %this_UT, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="this_UT_addr_3"/></StgValue>
</operation>

<operation id="419" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:12 %this_UT_load_1 = load i8 %this_UT_addr_3

]]></Node>
<StgValue><ssdm name="this_UT_load_1"/></StgValue>
</operation>

<operation id="420" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln32_1 = add i8 %zext_ln15_2, i8 %zext_ln15

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="421" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln32_1 = zext i8 %add_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="422" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %this_A_pinv_addr_3 = getelementptr i60 %this_A_pinv, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="this_A_pinv_addr_3"/></StgValue>
</operation>

<operation id="423" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="60" op_1_bw="8">
<![CDATA[
:3 %store_ln32 = store i60 %lhs_16, i8 %this_A_pinv_addr_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="424" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="425" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:9 %r_V_57 = load i4 %this_V_addr_2

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="426" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:10 %sext_ln1115_4 = sext i60 %r_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1115_4"/></StgValue>
</operation>

<operation id="427" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:12 %this_UT_load_1 = load i8 %this_UT_addr_3

]]></Node>
<StgValue><ssdm name="this_UT_load_1"/></StgValue>
</operation>

<operation id="428" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:13 %sext_ln1118_4 = sext i60 %this_UT_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="429" st_id="119" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:14 %r_V_58 = mul i99 %sext_ln1118_4, i99 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="430" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:18 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_58, i32 38

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="431" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:0 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="432" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:15 %lhs_17 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %lhs_16, i39 0

]]></Node>
<StgValue><ssdm name="lhs_17"/></StgValue>
</operation>

<operation id="433" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:16 %ret_V_13 = add i99 %r_V_58, i99 %lhs_17

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="434" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:17 %trunc_ln708_s = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V_13, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="435" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:19 %zext_ln415_18 = zext i1 %tmp_140

]]></Node>
<StgValue><ssdm name="zext_ln415_18"/></StgValue>
</operation>

<operation id="436" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:20 %val_V_3 = add i60 %trunc_ln708_s, i60 %zext_ln415_18

]]></Node>
<StgValue><ssdm name="val_V_3"/></StgValue>
</operation>

<operation id="437" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:21 %br_ln0 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="438" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit:0 %i_19 = phi i2 %add_ln9_3, void, i2 0, void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="439" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit:1 %add_ln9_3 = add i2 %i_19, i2 1

]]></Node>
<StgValue><ssdm name="add_ln9_3"/></StgValue>
</operation>

<operation id="440" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="2">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit:2 %zext_ln9_2 = zext i2 %i_19

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="441" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit:3 %icmp_ln9_3 = icmp_eq  i2 %i_19, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln9_3"/></StgValue>
</operation>

<operation id="442" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="443" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit:5 %br_ln9 = br i1 %icmp_ln9_3, void %.split13, void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi80ELi1EEvPT_S5_S5_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="444" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="445" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="2">
<![CDATA[
.split13:1 %empty_158 = trunc i2 %i_19

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="446" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="4">
<![CDATA[
.split13:2 %tmp_31 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i4, i1 %empty_158, i1 0, i1 %empty_158, i4 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="447" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="7">
<![CDATA[
.split13:3 %zext_ln23 = zext i7 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="448" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.split13:4 %br_ln23 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="449" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi80ELi1EEvPT_S5_S5_.exit.loopexit:0 %br_ln0 = br void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi80ELi1EEvPT_S5_S5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="450" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit:0 %i_18 = phi i2 %add_ln9_2, void, i2 0, void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="451" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit:1 %add_ln9_2 = add i2 %i_18, i2 1

]]></Node>
<StgValue><ssdm name="add_ln9_2"/></StgValue>
</operation>

<operation id="452" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="2">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit:2 %zext_ln9_1 = zext i2 %i_18

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="453" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit:3 %icmp_ln9_2 = icmp_eq  i2 %i_18, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="454" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="455" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit:5 %br_ln9 = br i1 %icmp_ln9_2, void %.split, void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi80ELi1EEvPT_S5_S5_.exit.loopexit131

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="456" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="457" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="2" op_3_bw="4">
<![CDATA[
.split:1 %tmp_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %i_18, i2 %i_18, i4 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="458" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
.split:2 %br_ln23 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="459" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi80ELi1EEvPT_S5_S5_.exit.loopexit131:0 %br_ln0 = br void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi80ELi1EEvPT_S5_S5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="460" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln485" val="0"/>
<literal name="icmp_ln9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi80ELi1EEvPT_S5_S5_.exit:0 %ret_ln516 = ret

]]></Node>
<StgValue><ssdm name="ret_ln516"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="461" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128:0 %k_6 = phi i7 %add_ln23_2, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split, i7 0, void %.split13

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="462" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128:1 %lhs_14 = phi i60 %val_V_4, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split, i60 0, void %.split13

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="463" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128:2 %add_ln23_2 = add i7 %k_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="464" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128:3 %zext_ln23_4 = zext i7 %k_6

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="465" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128:4 %zext_ln23_5 = zext i7 %k_6

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="466" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128:5 %icmp_ln23_2 = icmp_eq  i7 %k_6, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln23_2"/></StgValue>
</operation>

<operation id="467" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="468" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128:7 %br_ln23 = br i1 %icmp_ln23_2, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split, void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="469" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:1 %add_ln28_3 = add i8 %zext_ln23_5, i8 %zext_ln23

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="470" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:2 %zext_ln1116_2 = zext i8 %add_ln28_3

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="471" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:3 %this_A_pinv_addr_2 = getelementptr i60 %this_A_pinv, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="this_A_pinv_addr_2"/></StgValue>
</operation>

<operation id="472" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:4 %r_V_55 = load i8 %this_A_pinv_addr_2

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="473" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="51" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:6 %b_addr_1 = getelementptr i51 %b, i64 0, i64 %zext_ln23_4

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="474" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="51" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:7 %b_load_1 = load i7 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="475" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %x_addr_1 = getelementptr i60 %x, i64 0, i64 %zext_ln9_2

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="476" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
:1 %store_ln32 = store i60 %lhs_14, i2 %x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="477" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi2ELi2ELi80EEvPT_S5_S5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="478" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:4 %r_V_55 = load i8 %this_A_pinv_addr_2

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="479" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:5 %sext_ln1115_3 = sext i60 %r_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1115_3"/></StgValue>
</operation>

<operation id="480" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="51" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:7 %b_load_1 = load i7 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="481" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="99" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:8 %zext_ln1118_1 = zext i51 %b_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="482" st_id="123" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:9 %r_V_56 = mul i99 %sext_ln1115_3, i99 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="483" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:13 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_56, i32 38

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="484" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:0 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="485" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:10 %lhs_15 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %lhs_14, i39 0

]]></Node>
<StgValue><ssdm name="lhs_15"/></StgValue>
</operation>

<operation id="486" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:11 %ret_V_14 = add i99 %r_V_56, i99 %lhs_15

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="487" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:12 %trunc_ln708_9 = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V_14, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="488" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:14 %zext_ln415_17 = zext i1 %tmp_139

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="489" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:15 %val_V_4 = add i60 %trunc_ln708_9, i60 %zext_ln415_17

]]></Node>
<StgValue><ssdm name="val_V_4"/></StgValue>
</operation>

<operation id="490" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128.split:16 %br_ln0 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i128

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="491" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7:0 %i_16 = phi i2 %add_ln9, void, i2 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="492" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:1 %add_ln9 = add i2 %i_16, i2 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="493" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="2">
<![CDATA[
.preheader7:2 %zext_ln9 = zext i2 %i_16

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="494" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:3 %icmp_ln9 = icmp_eq  i2 %i_16, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="495" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="496" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5 %br_ln9 = br i1 %icmp_ln9, void %.split10, void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="497" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="498" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:1 %p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_16, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="499" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:2 %empty_155 = sub i4 %p_shl3, i4 %zext_ln9

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="500" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="2" op_3_bw="4">
<![CDATA[
.split10:3 %tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %i_16, i2 %i_16, i4 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="501" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.split10:4 %br_ln15 = br void

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="502" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit.preheader:0 %br_ln9 = br void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="503" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_12 = phi i7 %add_ln15, void, i7 0, void %.split10

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="504" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln15 = add i7 %j_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="505" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="7">
<![CDATA[
:2 %zext_ln15_1 = zext i7 %j_12

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="506" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln15 = icmp_eq  i7 %j_12, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="507" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="508" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln15 = br i1 %icmp_ln15, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="509" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="510" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.split8:1 %br_ln23 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="511" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="512" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %k_5 = phi i2 %add_ln23_1, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i2 0, void %.split8

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="513" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %lhs_12 = phi i60 %val_V, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i60 0, void %.split8

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="514" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %add_ln23_1 = add i2 %k_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="515" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %zext_ln23_3 = zext i2 %k_5

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="516" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4 %icmp_ln23_1 = icmp_eq  i2 %k_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="517" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="518" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:6 %br_ln23 = br i1 %icmp_ln23_1, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="519" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:1 %add_ln28_1 = add i4 %empty_155, i4 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="520" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:2 %zext_ln28 = zext i4 %add_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="521" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="2" op_3_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:3 %or_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %k_5, i2 %k_5, i4 0

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="522" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:4 %add_ln28_2 = add i8 %or_ln2, i8 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="523" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:5 %zext_ln1116_1 = zext i8 %add_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="524" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:6 %this_V_addr_1 = getelementptr i60 %this_V, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="this_V_addr_1"/></StgValue>
</operation>

<operation id="525" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %r_V_53 = load i4 %this_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="526" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:9 %this_UT_addr_2 = getelementptr i60 %this_UT, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="this_UT_addr_2"/></StgValue>
</operation>

<operation id="527" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %this_UT_load = load i8 %this_UT_addr_2

]]></Node>
<StgValue><ssdm name="this_UT_load"/></StgValue>
</operation>

<operation id="528" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln32 = add i8 %tmp_26, i8 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="529" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln32 = zext i8 %add_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="530" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %this_A_pinv_addr_1 = getelementptr i60 %this_A_pinv, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="this_A_pinv_addr_1"/></StgValue>
</operation>

<operation id="531" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="60" op_1_bw="8">
<![CDATA[
:3 %store_ln32 = store i60 %lhs_12, i8 %this_A_pinv_addr_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="532" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="533" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %r_V_53 = load i4 %this_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="534" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:8 %sext_ln1115_2 = sext i60 %r_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1115_2"/></StgValue>
</operation>

<operation id="535" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %this_UT_load = load i8 %this_UT_addr_2

]]></Node>
<StgValue><ssdm name="this_UT_load"/></StgValue>
</operation>

<operation id="536" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %sext_ln1118 = sext i60 %this_UT_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="537" st_id="128" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %r_V_54 = mul i99 %sext_ln1118, i99 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="538" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:16 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_54, i32 38

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="539" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:0 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="540" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:13 %lhs_13 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %lhs_12, i39 0

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="541" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %ret_V = add i99 %r_V_54, i99 %lhs_13

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="542" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:15 %trunc_ln708_8 = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="543" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:17 %zext_ln415_16 = zext i1 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln415_16"/></StgValue>
</operation>

<operation id="544" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:18 %val_V = add i60 %trunc_ln708_8, i60 %zext_ln415_16

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="545" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:19 %br_ln0 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="546" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:0 %k = phi i7 %add_ln23, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, i7 0, void %.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="547" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="60" op_0_bw="60" op_1_bw="0" op_2_bw="60" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:1 %lhs = phi i60 %val_V_2, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, i60 0, void %.split

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="548" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:2 %add_ln23 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="549" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:3 %zext_ln23_1 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="550" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:4 %zext_ln23_2 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="551" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:5 %icmp_ln23 = icmp_eq  i7 %k, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="552" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="553" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:7 %br_ln23 = br i1 %icmp_ln23, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="554" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:1 %add_ln28 = add i8 %tmp_29, i8 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="555" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:2 %zext_ln1116 = zext i8 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="556" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:3 %this_A_pinv_addr = getelementptr i60 %this_A_pinv, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="this_A_pinv_addr"/></StgValue>
</operation>

<operation id="557" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:4 %r_V = load i8 %this_A_pinv_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="558" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="51" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:6 %b_addr = getelementptr i51 %b, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="559" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="51" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:7 %b_load = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="560" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %x_addr = getelementptr i60 %x, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="561" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
:1 %store_ln32 = store i60 %lhs, i2 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="562" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %_Z6matMulI8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EELi3ELi3ELi80EEvPT_S5_S5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="563" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:4 %r_V = load i8 %this_A_pinv_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="564" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:5 %sext_ln1115 = sext i60 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="565" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="51" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:7 %b_load = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="566" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="99" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:8 %zext_ln1118 = zext i51 %b_load

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="567" st_id="131" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:9 %r_V_52 = mul i99 %sext_ln1115, i99 %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="568" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:13 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_52, i32 38

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="569" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:0 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="570" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:10 %lhs_11 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %lhs, i39 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="571" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:11 %ret_V_12 = add i99 %r_V_52, i99 %lhs_11

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="572" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:12 %trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V_12, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="573" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:14 %zext_ln415 = zext i1 %tmp_137

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="574" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:15 %val_V_2 = add i60 %trunc_ln, i60 %zext_ln415

]]></Node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="575" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:16 %br_ln0 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
