

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Wed May 13 21:28:51 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.327 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddRoundKey_label0   |       40|       40|        10|          -|          -|     4|    no    |
        | + AddRoundKey_label1  |        8|        8|         2|          -|          -|     4|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%round_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %round)" [NIST-KATs/aes.c:258]   --->   Operation 5 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %1" [NIST-KATs/aes.c:261]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %AddRoundKey_label0_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.00ns)   --->   "%icmp_ln261 = icmp eq i3 %i_0, -4" [NIST-KATs/aes.c:261]   --->   Operation 8 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [NIST-KATs/aes.c:261]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln261, label %4, label %AddRoundKey_label0_begin" [NIST-KATs/aes.c:261]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str103) nounwind" [NIST-KATs/aes.c:262]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str103)" [NIST-KATs/aes.c:262]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i3 %i_0 to i2" [NIST-KATs/aes.c:265]   --->   Operation 14 'trunc' 'trunc_ln265' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln265, i2 0)" [NIST-KATs/aes.c:265]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [NIST-KATs/aes.c:265]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i5 %tmp_s to i6" [NIST-KATs/aes.c:263]   --->   Operation 17 'zext' 'zext_ln263' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "br label %2" [NIST-KATs/aes.c:263]   --->   Operation 18 'br' <Predicate = (!icmp_ln261)> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [NIST-KATs/aes.c:268]   --->   Operation 19 'ret' <Predicate = (icmp_ln261)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.26>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %AddRoundKey_label0_begin ], [ %j, %3 ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.00ns)   --->   "%icmp_ln263 = icmp eq i3 %j_0, -4" [NIST-KATs/aes.c:263]   --->   Operation 21 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.34ns)   --->   "%j = add i3 %j_0, 1" [NIST-KATs/aes.c:263]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln263, label %AddRoundKey_label0_end, label %3" [NIST-KATs/aes.c:263]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i3 %j_0 to i4" [NIST-KATs/aes.c:265]   --->   Operation 25 'zext' 'zext_ln265' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.49ns)   --->   "%add_ln265 = add i4 %zext_ln265, %shl_ln" [NIST-KATs/aes.c:265]   --->   Operation 26 'add' 'add_ln265' <Predicate = (!icmp_ln263)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln265_1 = trunc i6 %round_read to i4" [NIST-KATs/aes.c:265]   --->   Operation 27 'trunc' 'trunc_ln265_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln265_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln265_1, i4 %add_ln265)" [NIST-KATs/aes.c:265]   --->   Operation 28 'bitconcatenate' 'add_ln265_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln265_1 = zext i8 %add_ln265_1 to i64" [NIST-KATs/aes.c:265]   --->   Operation 29 'zext' 'zext_ln265_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln265_1" [NIST-KATs/aes.c:265]   --->   Operation 30 'getelementptr' 'RoundKey_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.77ns)   --->   "%RoundKey_load = load i8* %RoundKey_addr, align 1" [NIST-KATs/aes.c:265]   --->   Operation 31 'load' 'RoundKey_load' <Predicate = (!icmp_ln263)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln265_2 = zext i3 %j_0 to i6" [NIST-KATs/aes.c:265]   --->   Operation 32 'zext' 'zext_ln265_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.54ns)   --->   "%add_ln265_2 = add i6 %zext_ln265_2, %zext_ln263" [NIST-KATs/aes.c:265]   --->   Operation 33 'add' 'add_ln265_2' <Predicate = (!icmp_ln263)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln265_3 = zext i6 %add_ln265_2 to i64" [NIST-KATs/aes.c:265]   --->   Operation 34 'zext' 'zext_ln265_3' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln265_3" [NIST-KATs/aes.c:265]   --->   Operation 35 'getelementptr' 'state_addr' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.75ns)   --->   "%state_load = load i8* %state_addr, align 1" [NIST-KATs/aes.c:265]   --->   Operation 36 'load' 'state_load' <Predicate = (!icmp_ln263)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str103, i32 %tmp)" [NIST-KATs/aes.c:267]   --->   Operation 37 'specregionend' 'empty_136' <Predicate = (icmp_ln263)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [NIST-KATs/aes.c:261]   --->   Operation 38 'br' <Predicate = (icmp_ln263)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1104) nounwind" [NIST-KATs/aes.c:264]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (2.77ns)   --->   "%RoundKey_load = load i8* %RoundKey_addr, align 1" [NIST-KATs/aes.c:265]   --->   Operation 40 'load' 'RoundKey_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 41 [1/2] (1.75ns)   --->   "%state_load = load i8* %state_addr, align 1" [NIST-KATs/aes.c:265]   --->   Operation 41 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (0.80ns)   --->   "%xor_ln265 = xor i8 %state_load, %RoundKey_load" [NIST-KATs/aes.c:265]   --->   Operation 42 'xor' 'xor_ln265' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.75ns)   --->   "store i8 %xor_ln265, i8* %state_addr, align 1" [NIST-KATs/aes.c:265]   --->   Operation 43 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [NIST-KATs/aes.c:263]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', NIST-KATs/aes.c:261) [7]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', NIST-KATs/aes.c:263) [21]  (1.35 ns)

 <State 3>: 4.26ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', NIST-KATs/aes.c:263) [21]  (0 ns)
	'add' operation ('add_ln265', NIST-KATs/aes.c:265) [29]  (1.49 ns)
	'getelementptr' operation ('RoundKey_addr', NIST-KATs/aes.c:265) [33]  (0 ns)
	'load' operation ('RoundKey_load', NIST-KATs/aes.c:265) on array 'RoundKey' [34]  (2.77 ns)

 <State 4>: 5.33ns
The critical path consists of the following:
	'load' operation ('RoundKey_load', NIST-KATs/aes.c:265) on array 'RoundKey' [34]  (2.77 ns)
	'xor' operation ('xor_ln265', NIST-KATs/aes.c:265) [40]  (0.8 ns)
	'store' operation ('store_ln265', NIST-KATs/aes.c:265) of variable 'xor_ln265', NIST-KATs/aes.c:265 on array 'state' [41]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
