// Seed: 4060568023
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  wor  id_3
);
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd32,
    parameter id_6  = 32'd61
) (
    input supply1 id_0,
    output wire id_1,
    input wire id_2,
    input tri1 id_3
    , id_15,
    output tri1 id_4,
    output tri1 id_5,
    input wor _id_6,
    output wor id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    output wor id_11[1 'b0 : id_6],
    output wor id_12,
    input supply0 _id_13
);
  assign id_4 = 1;
  wire [id_13 : 1] id_16, id_17, id_18;
  assign id_18 = 1;
  assign id_17 = -1 - -1'b0;
  assign id_1  = id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_4,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
