================================================================
  Picasso - Xilinx OpenCL Design Environment
  Version: 2013.2.a.80513
  Build date: Fri Nov 15 15:32:29 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [ap_opencl]
@I [XCL-10] Running '/usr/local/cs133/Picasso/picasso/Linux_x86_64/bin/picasso_bin'
            for user 'xiaohuiz' on host 'lnxsrv08.seas.ucla.edu' (Linux_x86_64 version 2.6.32-504.8.1.el6.x86_64) on Sat Mar 14 20:29:18 PDT 2015
            in directory '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Creating project: 'mmult_bitstream_clc'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] Target platform set to 'zc706-linux-uart'
@I [XCL-10] Created new Picasso project 'mmult_bitstream_clc'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Adding host sources
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] Copying existing 'test-cl.c' into host source directory.
@I [XCL-10] Added source file 'test-cl.c' to project.
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Creating Kernel: 'mmult'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] Creating and opening project '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/kernel/mmult'.
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Adding sources to kernel 'mmult'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] Opening project '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/kernel/mmult'.
@I [XCL-10] Copying existing 'mmult1.cl' into kernel source directory.
@I [XCL-10] Adding design file '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/src/kernel/mmult/mmult1.cl' to the project.
@I [XCL-10] Adding test bench file '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/src/kernel/mmult/mmult1.cl' to the project.
@I [XCL-10] Added file 'mmult1.cl' to kernel 'mmult'.
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Create XCLBIN Container: 'mmult1'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] Created new xclbin 'mmult1'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Mapping of kernel: 'mmult'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] Mapped kernel 'mmult' to fpga0:OCL_REGION_0
@I [XCL-10] Kernel will be instantiated in hardware as instance 'mmult_0'
@I [XCL-10] Opening project '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/kernel/mmult'.
@I [XCL-10] Creating and opening solution '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/kernel/mmult/solution_OCL_REGION_0'.
@I [XCL-10] Cleaning up the solution database.
@I [XCL-10] Setting target device to 'xc7z045ffg900-2'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [XCL-10] ----------------------------------------------------------------
@I [XCL-10] -- Compiling the host code for  'arm' 
@I [XCL-10] ----------------------------------------------------------------
@I [XCL-10] Compiling host executable...
@I [XCL-10] vexec arm-xilinx-linux-gnueabi-g++ -g -Wall -D FPGA_DEVICE -I/usr/local/cs133/Picasso/picasso/runtime/src -I/usr/local/cs133/Picasso/picasso/runtime/driver/include -I/usr/local/cs133/Picasso/picasso/runtime/include/1_2 -L/usr/local/cs133/Picasso/picasso/runtime/lib/zynq -lxilinxopencl -lpthread -lxerces-c -lrt -o /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/host/arm/mmult_bitstream_clc.exe test-cl.c
@I [XCL-10] DIR = /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/src/host
test-cl.c: In function 'int load_file_to_memory(const char*, char**)':
test-cl.c:80:51: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
@I [XCL-10] Host code compiled to '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/host/arm/mmult_bitstream_clc.exe'
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Building the hardware system
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] ** Building Connectivity Framework for xclbin = mmult1
@I [XCL-10] ** Generating IP information xml file
@I [XCL-10] Generating kernel info file...
@I [XCL-10] ** Generating IP information xml file - COMPLETE
@I [XCL-10] Generating automatic connections for kernel instance mmult_0
@I [XCL-10] Attempting to autoconnect the kernel port 'M_AXI_GMEM':
@I [XCL-10]   Port Name = M_AXI_GMEM Port Type = addressable Port Mode = master
@I [XCL-10]   Data Width = 32 Base Address = 0x0 Range = 0x3FFFFFFF
@I [XCL-10] Found following compatible port(s) on region:
@I [XCL-10]   Port Name = M_AXI_GMEM0 Port Type = addressable Port Mode = master
@I [XCL-10]   Data Width = 64 Base Address = 0x00000000 Range = 0x40000000
@I [XCL-10] Created connection for kernel port 'M_AXI_GMEM':
@I [XCL-10]   mmult_0:M_AXI_GMEM -> OCL_REGION_0:M_AXI_GMEM0
@I [XCL-10] Attempting to autoconnect the kernel port 'S_AXI_CONTROL':
@I [XCL-10]   Port Name = S_AXI_CONTROL Port Type = addressable Port Mode = slave
@I [XCL-10]   Data Width = 32 Base Address = 0x0 Range = 0x1000
@I [XCL-10] Found following compatible port(s) on region:
@I [XCL-10]   Port Name = S_AXI_CONTROL0 Port Type = addressable Port Mode = slave
@I [XCL-10]   Data Width = 64 Base Address = 0x80000000 Range = 0x00010000
@I [XCL-10] Created connection for kernel port 'S_AXI_CONTROL':
@I [XCL-10]   OCL_REGION_0:S_AXI_CONTROL0 -> mmult_0:S_AXI_CONTROL
@I [XCL-10] ** Packaging IP for xclbin = mmult1
@I [XCL-10] ** Device = fpga0
@I [XCL-10] ** Packaging kernel mmult
@I [XCL-10] Opening project '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/kernel/mmult'.
@I [XCL-10] Opening solution '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/kernel/mmult/solution_OCL_REGION_0'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [XCL-10] Importing test bench file '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/src/kernel/mmult/mmult1.cl' ... 
@I [XCL-10] Importing OpenCL C design file '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/src/kernel/mmult/mmult1.cl' ... 
@I [XCL-10] Starting OpenCL compiliation for 'mmult1.cl' ...
@I [XCL-10] Starting OpenCL code transformations for 'mmult1.cl' ...
@I [XCL-10] Checking synthesizability ...
@I [XCL-10] Starting code transformations ...
@I [XFORM-102] Partitioning array 'rt_info.1' automatically.
@I [XFORM-102] Partitioning array 'rt_info.2' automatically.
@I [XCL-111] Elapsed time: 1.88 seconds; current memory usage: 37.3 MB.
@I [XCL-10] Starting hardware synthesis ...
@I [XCL-10] Synthesizing 'mmult' ...
@W [RTGEN-101] Legalizing port name 'mmult/output' to 'mmult/output_r'.
@I [XCL-10] ----------------------------------------------------------------
@I [XCL-10] -- Scheduling module 'mmult' 
@I [XCL-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [XCL-111] Elapsed time: 0.17 seconds; current memory usage: 37.9 MB.
@I [XCL-10] ----------------------------------------------------------------
@I [XCL-10] -- Exploring micro-architecture for module 'mmult' 
@I [XCL-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [XCL-111] Elapsed time: 0.02 seconds; current memory usage: 38.3 MB.
@I [XCL-10] ----------------------------------------------------------------
@I [XCL-10] -- Generating RTL for module 'mmult' 
@I [XCL-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mmult/gmem' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'mmult/global_size_x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/global_size_y' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/global_size_z' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/group_id_x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/group_id_y' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/group_id_z' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/global_offset_x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/global_offset_y' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/global_offset_z' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/a' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/b' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mmult/output_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
@I [RTGEN-100] Module generated: mmult_mul_32s_32s_32_6|mmult_mul_32s_32s_32_6_U1.
@I [RTGEN-100] Module generated: mmult_mul_32s_32s_32_6|mmult_mul_32s_32s_32_6_U2.
@W [RTGEN-101] Port 'mmult/global_size_y' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'mmult/global_size_z' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'mmult/group_id_z' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@W [RTGEN-101] Port 'mmult/global_offset_z' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'mmult'.
@I [XCL-111] Elapsed time: 0.05 seconds; current memory usage: 38.7 MB.
@I [RTMG-282] Generating pipelined core: 'mmult_mul_32s_32s_32_6_MulnS_0'
@I [XCL-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mmult'.
@I [WVHDL-304] Generating RTL VHDL for 'mmult'.
@I [WVLOG-307] Generating RTL Verilog for 'mmult'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/usr/local/cs133/vivado/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/u/cs/ugrad/xiaohuiz/.Xilinx/Vivado/tclapp/manifest.tcl'
source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 20:29:46 2015...
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Generating XCLBIN package
@I [XCL-10] -----------------------------------------------------------------

****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/usr/local/cs133/vivado/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/u/cs/ugrad/xiaohuiz/.Xilinx/Vivado/tclapp/manifest.tcl'
source ipirun.tcl
# set XilinxOpenCL /usr/local/cs133/Picasso/picasso
# set PlatformName zc706-linux-uart
# set PlatformPart xc7z045ffg900-2
# set PlatformBoard xilinx.com:zynq:zc706:1.1
# create_project ipiprj -part $PlatformPart -force
# set_property board $PlatformBoard [current_project]
# lappend KernelPaths ../hls_cores
# lappend KernelPaths /usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/local_lib
# set_property ip_repo_paths  $KernelPaths [current_fileset]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/hls_cores'.
INFO: [IP_Flow 19-1700] Loaded user repository '/usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/local_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/usr/local/cs133/vivado/Vivado/2013.2/data/ip'.
# source /usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/bp.tcl
## if { [get_files *.bd] eq "" } {
##    puts "INFO: Currently there are no designs in project, so creating one..."
##    create_bd_design design
## }
WARNING: [Vivado 12-818] No files matched '*.bd'
INFO: Currently there are no designs in project, so creating one...
Wrote  : </w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/design.bd> 
## current_bd_instance
## set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
## set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
INFO: [PS7-6] Configuring Board Preset zc706. Please wait ......
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 221.414 ; gain = 52.539
## set processing_system7_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:* processing_system7_1 ]
## set_property -dict [ list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_M_AXI_GP1 {1} CONFIG.PCW_USE_S_AXI_ACP {1} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1} CONFIG.Component_Name {design_processing_system7_1_0}  ] $processing_system7_1
## set OCL_REGION_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xcl_region:1.0 OCL_REGION_0 ]
## set_property -dict [ list CONFIG.NUM_MI {1}  ] $OCL_REGION_0
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 253.980 ; gain = 32.566
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 253.980 ; gain = 32.566
## set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.0 axi_interconnect_1 ]
## set_property -dict [ list CONFIG.NUM_MI {1}  ] $axi_interconnect_1
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 262.363 ; gain = 8.383
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 262.363 ; gain = 8.383
## set axi_interconnect_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.0 axi_interconnect_2 ]
## set_property -dict [ list CONFIG.NUM_MI {1}  ] $axi_interconnect_2
## set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]
## connect_bd_intf_net -intf_net processing_system7_1_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_1/DDR]
## connect_bd_intf_net -intf_net processing_system7_1_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_1/FIXED_IO]
## connect_bd_intf_net -intf_net OCL_REGION_0_m00_axi [get_bd_intf_pins OCL_REGION_0/M_AXI_GMEM0] [get_bd_intf_pins axi_interconnect_1/S00_AXI]
## connect_bd_intf_net -intf_net axi_interconnect_1_m00_axi [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_1/S_AXI_ACP]
## connect_bd_intf_net -intf_net axi_interconnect_2_m00_axi [get_bd_intf_pins axi_interconnect_2/M00_AXI] [get_bd_intf_pins OCL_REGION_0/S_AXI_CONTROL0]
## connect_bd_intf_net -intf_net s00_axi_1 [get_bd_intf_pins axi_interconnect_2/S00_AXI] [get_bd_intf_pins processing_system7_1/M_AXI_GP1]
## connect_bd_net -net proc_sys_reset_1_interconnect_aresetn [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_2/ARESETN]
## connect_bd_net -net proc_sys_reset_1_peripheral_aresetn [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins OCL_REGION_0/ARESETN] [get_bd_pins axi_interconnect_2/S00_ARESETN] [get_bd_pins axi_interconnect_2/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN]
## connect_bd_net -net processing_system7_1_fclk_reset0_n [get_bd_pins processing_system7_1/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_1/ext_reset_in]
## connect_bd_net -net processing_system7_1_fclk_clk0 [get_bd_pins processing_system7_1/FCLK_CLK0] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins OCL_REGION_0/ACLK] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_2/ACLK] [get_bd_pins axi_interconnect_2/S00_ACLK] [get_bd_pins axi_interconnect_2/M00_ACLK] [get_bd_pins processing_system7_1/M_AXI_GP1_ACLK] [get_bd_pins processing_system7_1/S_AXI_ACP_ACLK]
## create_bd_addr_seg -range 0x400000 -offset 0x80000000 [get_bd_addr_spaces processing_system7_1/Data] [get_bd_addr_segs OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi/reg0] SEG1
## create_bd_addr_seg -range 0x40000000 -offset 0x0 [get_bd_addr_spaces OCL_REGION_0/M_AXI_GMEM0_TERM/m_axi] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_DDR_LOWOCM] SEG1
## create_bd_addr_seg -range 0x1000000 -offset 0xFC000000 [get_bd_addr_spaces OCL_REGION_0/M_AXI_GMEM0_TERM/m_axi] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_QSPI_LINEAR] SEG2
## create_bd_addr_seg -range 0x400000 -offset 0xE0000000 [get_bd_addr_spaces OCL_REGION_0/M_AXI_GMEM0_TERM/m_axi] [get_bd_addr_segs processing_system7_1/S_AXI_ACP/ACP_IOP] SEG3
# generate_target {synthesis simulation implementation} [get_files  ./ipiprj.srcs/sources_1/bd/design/design.bd]
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /OCL_REGION_0/M_AXI_GMEM0_TERM/m_axi(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(4)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(4)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(4)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_ACP(3) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi(1) and /axi_interconnect_2/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi(4) and /axi_interconnect_2/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi(4) and /axi_interconnect_2/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi(4) and /axi_interconnect_2/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi(4) and /axi_interconnect_2/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi(4) and /axi_interconnect_2/s00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi(1) and /axi_interconnect_2/s00_couplers/auto_pc/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /OCL_REGION_0/S_AXI_CONTROL0_TERM/s_axi(256) and /axi_interconnect_2/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-236] Width mismatch when connecting port: '/OCL_REGION_0/M_AXI_GMEM0_awlock'(1) to net 'm_axi_gmem0_term_m_axi_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-236] Width mismatch when connecting port: '/OCL_REGION_0/M_AXI_GMEM0_arlock'(1) to net 'm_axi_gmem0_term_m_axi_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : design.v
Verilog Output written to : design_wrapper.v
Wrote  : </w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/design.bd> 
INFO: [BD 41-539] Not generating up to date 'Simulation' target for block design design
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design design
Generating IP 'design_processing_system7_1_0'...
Delivering 'Vivado Synthesis' files for IP 'design_processing_system7_1_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_1 .
Generating IP 'design_M_AXI_GMEM0_TERM_2'...
Delivering 'Verilog Synthesis' files for IP 'design_M_AXI_GMEM0_TERM_2'.
Generating IP 'design_M_AXI_GMEM0_TERM_2'...
Delivering 'Verilog Simulation' files for IP 'design_M_AXI_GMEM0_TERM_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /OCL_REGION_0/M_AXI_GMEM0_TERM .
Generating IP 'design_S_AXI_CONTROL0_TERM_1'...
Delivering 'Verilog Synthesis' files for IP 'design_S_AXI_CONTROL0_TERM_1'.
Generating IP 'design_S_AXI_CONTROL0_TERM_1'...
Delivering 'Verilog Simulation' files for IP 'design_S_AXI_CONTROL0_TERM_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /OCL_REGION_0/S_AXI_CONTROL0_TERM .
Generating IP 'design_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_proc_sys_reset_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Delivering 'VHDL Synthesis' files for IP 'design_proc_sys_reset_1_0'.
Delivering 'Implementation' files for IP 'design_proc_sys_reset_1_0'.
Generating IP 'design_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_proc_sys_reset_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
Delivering 'VHDL Simulation' files for IP 'design_proc_sys_reset_1_0'.
Generating IP 'design_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'design_proc_sys_reset_1_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'design_proc_sys_reset_1_0'
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset_1 .
Generating IP 'design_auto_pc_0'...
Delivering 'Verilog Synthesis' files for IP 'design_auto_pc_0'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Generating IP 'design_auto_pc_0'...
Delivering 'Verilog Simulation' files for IP 'design_auto_pc_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/s00_couplers/auto_pc .
Generating IP 'design_auto_us_0'...
Delivering 'Verilog Synthesis' files for IP 'design_auto_us_0'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Generating IP 'design_auto_us_0'...
Delivering 'Verilog Simulation' files for IP 'design_auto_us_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/s00_couplers/auto_us .
Generating IP 'design_auto_pc_1'...
Delivering 'Verilog Synthesis' files for IP 'design_auto_pc_1'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Generating IP 'design_auto_pc_1'...
Delivering 'Verilog Simulation' files for IP 'design_auto_pc_1'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_2/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 328.703 ; gain = 66.340
# source $XilinxOpenCL/runtime/bin/ipi_util.tcl
## array unset gRegions
## array unset gDebugNets
## proc find_connected_intf_pin { start_pin } {
##   set net [get_bd_intf_nets -of_objects $start_pin]
##   set pins [get_bd_intf_pins -of_objects $net]
##   set idx [lsearch $pins $start_pin]
##   set pins [lreplace $pins $idx $idx]
## 
##   if { [llength $pins] != 1 } {
##     puts "ERROR: find_connected_intf_pin : net is not point to point" 
##     return
##   }
##   return [lindex $pins 0]
## }
## proc probe_base_platform { } {
##   global ::gRegions
##   set regions  [get_bd_cells -filter {VLNV == xilinx.com:ip:xcl_region:1.0}]
##   foreach region $regions {
##     array unset dregion
##     set ports [get_bd_cells -of_objects $region]
##     set hier_prefix [regexp -inline {.*/+} $region]
##     set formatRegionName [string range $region [string length $hier_prefix] end]
## 
##     # Iterate over port terminators
##     foreach port $ports {
##       array unset dport
##       set formatName [regexp -inline {[^/]*(?=_TERM$)} $port]
## 
##       # Determine the type of the port
##       set is_master 2
##       if {[get_property VLNV $port] == "xilinx.com:ip:axi_master_term:1.0"} {
##         set is_master 1
##         set dport("mode") "master"
##       } elseif {[get_property VLNV $port] == "xilinx.com:ip:axi_slave_term:1.0"} {
##         set is_master 0
##         set dport("mode") "slave"
##       } else {
##         puts "ERROR! Invalid port"
##       }
## 
##       # Get clock frequency
##       set clkp [get_bd_pins -of_objects $port -filter {TYPE==clk}]
##       set clkfreq [get_property CONFIG.FREQ_HZ $clkp]
##       set dregion("clkfreq") $clkfreq
## 
##       # Get associated the port pin
##       set port_pin [get_bd_intf_pins -of_objects $port]
##       if { [llength $port_pin] != 1 } {
##         puts "ERROR: more than one interface pin found"
##       }
## 
##       # Get port properties
##       set dataWidth [get_property CONFIG.DATA_WIDTH $port_pin]
##       set dport("dataWidth") $dataWidth
##       set protocol [get_property CONFIG.PROTOCOL $port_pin]
##       set dport("protocol") $protocol
##       set idWidth [get_property CONFIG.ID_WIDTH $port_pin]
##       set dport("idWidth") $idWidth
##       set addrWidth [get_property CONFIG.ADDR_WIDTH $port_pin]
##       set dport("addrWidth") $addrWidth
##       set userWidth [get_property CONFIG.ARUSER_WIDTH $port_pin]
##       if { $userWidth != [get_property CONFIG.AWUSER_WIDTH $port_pin] ||
##            $userWidth != [get_property CONFIG.BUSER_WIDTH $port_pin]  ||
##            $userWidth != [get_property CONFIG.RUSER_WIDTH $port_pin]  ||
##            $userWidth != [get_property CONFIG.WUSER_WIDTH $port_pin]  } {
##              puts "ERROR: User widths must be the same!"
##            }
##       set dport("userWidth") $userWidth
##       set maxBurstLength [get_property CONFIG.MAX_BURST_LENGTH $port_pin]
##       set dport("maxBurstLength") $maxBurstLength
## 
##       # Get the connected interconnect
##       set internal_connect [find_connected_intf_pin $port_pin]
##       set external_connect [find_connected_intf_pin $internal_connect]
##       set postfix [string range $external_connect [string length $hier_prefix] end]
##       set topmod [get_bd_cell [regexp -inline {^[^/]*} $postfix]]
##       if {$topmod != "" && [get_property VLNV $topmod] == "xilinx.com:ip:axi_interconnect:2.0"} {
##       } else {
##         # A direct connection
##       }
##       set dport("connection") $topmod
## 
##       # Get Address Ranges
##       if {$is_master == 1} {
##         set segs [get_bd_addr_segs -of_objects $port_pin]
##         set slsegs [get_bd_addr_segs -of_objects $segs]
##         set daddrsegs {}
## 
##         set i 0
##         foreach slave $slsegs {
##           set seg [lindex $segs $i]
##           lappend daddrsegs [list name $slave baddr [get_property OFFSET $seg] range [get_property RANGE $seg]]
##           set i [expr $i + 1]
##         }
##       # Slave Address Blocks
##       } elseif {$is_master == 0} {
##         set daddrsegs {}
##         set segs [get_bd_addr_segs -of_objects $port_pin]
##         set slsegs [get_bd_addr_segs -of_objects $segs]
##         set daddrsegs {}
## 
##         foreach slave $slsegs {
##           lappend daddrsegs [list name $slave baddr [get_property OFFSET $slave] range [get_property RANGE $slave]]
##         }
## 
##         set masters [find_bd_objs -relation ADDRESSING_MASTER $port_pin]
##         if {[llength $masters] > 1} {
##           puts "ERROR: Only one master supported per slave port"
##         }
##         set class [get_property CLASS $masters]
##         if {$class == "bd_intf_port"} {
##           set dport("addrspace") $masters
##         } else {
##           set mstInst [string range $masters [string length $hier_prefix] end]
##           set mstPort [regexp -inline {[^/]*$} $mstInst]
##           set mstInst [regexp -inline {^[^/]*} $mstInst]
##           set segname [get_bd_addr_spaces -of_objects $masters]
##           set dport("addrspace") $segname
##         }
##       }
##       set dport("addrsegs") $daddrsegs
##       set dports($formatName) [array get dport]
##     }
## 
##     # Get CLOCK/ARESETN pins
##     set clkpin [get_bd_pins "$region/ACLK"]
##     set clknet [get_bd_nets -of_objects $clkpin]
##     set dregion("clk") $clknet
## 
##     set rstpin [get_bd_pins "$region/ARESETN"]
##     set rstnet [get_bd_nets -of_objects $rstpin]
##     set dregion("aresetn") $rstnet
## 
##     set dregion("ports") [array get dports]
##     set gRegions($formatRegionName) [array get dregion]
##   }
## 
##   # DEBUG OUTPUT
## #  puts "PRINT ALL REGIONS"
## #  foreach region [array names gRegions] {
## #    array set properties $gRegions($region)
## #    foreach property [array names properties] {
## #      if { $property == "\"ports\"" } {
## #        array set aports $properties($property)
## #        foreach port [array names aports] {
## #          puts " PORT: $port"
## #          array set aportprop $aports($port)
## #          foreach portp [array names aportprop] {
## #            puts "  $portp is $aportprop($portp)"
## #          }
## #        }
## #      } else {
## #        puts " $property = $properties($property)"
## #      }
## #    }
## #  }
## #  puts "END PRINT ALL REGIONS"
## 
## }
## proc get_region_clk_net {regionName} {
##   global ::gRegions
##   array set aregion $gRegions($regionName)
##   return $aregion("clk")
## }
## proc get_region_rst_net {regionName} {
##   global ::gRegions
##   array set aregion $gRegions($regionName)
##   return $aregion("aresetn")
## }
## proc disconnect_pin_by_name {name} {
##   set pin [get_bd_pins $name]
##   set pinnet [get_bd_nets -of_objects $pin]
##   if {[llength $pinnet] != 0} {
##     disconnect_bd_net $pinnet $pin
##   }
## }
## proc get_free_axi_ic_port {axiic type} {
## 
##   set prefix ""
##   if {$type == "master"} {
##     set prefix "M" 
##   } elseif {$type == "slave"} {
##     set prefix "S"
##   }
## 
##   set num_i [get_property "CONFIG.NUM_${prefix}I" $axiic]
## 
##   # Check all pins to see if they are used
##   for {set i 0} {$i < $num_i} {incr i} {
##     set pinname [format "$axiic/${prefix}%.2d_AXI" $i]
##     set pin [get_bd_intf_pins $pinname]
## 
##     # Usage defined by "connected_to" relation
##     set connection [find_bd_objs -relation CONNECTED_TO $pin]
##     if {[llength $connection] == 0} {
##       # Disconnect clk/reset if they are connected
##       disconnect_pin_by_name [format "/$axiic/${prefix}%.2d_ACLK" $i]
##       disconnect_pin_by_name [format "/$axiic/${prefix}%.2d_ARESETN" $i]
##       return $pin
##     }
##   }
## 
##   # No unused pins found, create new one
##   set_property "CONFIG.NUM_${prefix}I" [expr $num_i + 1] $axiic
##   set pinname [format "$axiic/${prefix}%.2d_AXI" $num_i]
##   set pin [get_bd_intf_pins $pinname]
##   return $pin
## }
## proc  inst_kernel {name type {params []} lregion} {
##   global ::gRegions
## 
##   # Create the cell
##   set obj [create_bd_cell -vlnv "xilinx.com:hls:$type:1.0" -type ip -name "${lregion}_${name}"]
## 
##   # Set properties
##   if {[llength $params] > 1} {
##     array set plparams $params
##     foreach param [array names plparams] {
##       set_property "CONFIG.$param" $plparams($param)  $obj
##     }
##   }
## 
##   # Create clk/reset
##   array set aregion $gRegions($lregion)
##   set instclkpin [get_bd_pins -of_objects $obj -filter {TYPE == clk}]
##   connect_bd_net -net $aregion("clk") $instclkpin
##   set instrstpin [get_bd_pins -of_objects $obj -filter {TYPE ==rst}]
##   connect_bd_net -net $aregion("aresetn")  $instrstpin
## 
##   return "${lregion}_${name}"
## }
## proc connect_kernel {srcInst srcPort dstInst dstPort laddrsegs {debug 0} } {
##   global ::gRegions 
##   global ::gDebugNets
## 
##   set isSrcRegion 0
##   set isDstRegion 0
##   set match [array names gRegions -exact $srcInst]
##   # Src is region
##   if {$match != ""} {
##     set isSrcRegion 1
##     set RegionClk [get_region_clk_net $srcInst]
##     set srcProperties [connect_kernel_region $srcInst $srcPort "slave"]
##     set SrcPortBD [lindex $srcProperties 0]
##     set SrcAddrSpace [lindex $srcProperties 1]
##   } else {
##     set SrcPortBD [get_bd_intf_pins "$srcInst/$srcPort"]
##     set SrcAddrSpace [get_bd_addr_spaces -of_objects $SrcPortBD]
##   }
## 
##   # Dst is a region
##   set match [array names gRegions -exact $dstInst]
##   if {$match != ""} {
##     set isDstRegion 1
##     set RegionClk [get_region_clk_net $dstInst]
##     set dstProperties [connect_kernel_region $dstInst $dstPort "master"]
##     set DstPortBD [lindex $dstProperties 0]
##     set DstAddrSpace [lindex $dstProperties 1]
##   } else {
##     set DstPortBD [get_bd_intf_pins "$dstInst/$dstPort"]
##     set addrsegs [get_bd_addr_segs -of_objects $DstPortBD]
## 
##     # There should only be one segment if any
##     if {[llength $addrsegs] == 1} {
##       array set aaddrsegs $laddrsegs
##       set DstAddrSpace [list [concat [list name $addrsegs] $aaddrsegs($dstInst)] ]
##     }
##   }
## 
##   puts "Connect $SrcPortBD -> $DstPortBD"
##   connect_bd_intf_net $SrcPortBD $DstPortBD
## 
##   # Set Debug
##   if { $debug != 0 && ($isSrcRegion == 1 || $isDstRegion == 1) } {
##     if { $isSrcRegion == 1 } {
##       set debugNet [get_bd_intf_nets -of $DstPortBD]
##       puts "Mark $debugNet as DEBUG"
##       set_property HDL_ATTRIBUTE.MARK_DEBUG true $debugNet
##       set hier_prefix [regexp -inline {.*/+} $debugNet]
##       set formatName [string range $debugNet [string length $hier_prefix] end]
##       set gDebugNets($formatName) [list $RegionClk ${dstInst}_${dstPort} $debug]
##     } elseif { $isDstRegion == 1 } {
##       set debugNet [get_bd_intf_nets -of $SrcPortBD]
##       puts "Mark $debugNet as DEBUG"
##       set_property HDL_ATTRIBUTE.MARK_DEBUG true $debugNet
##       set hier_prefix [regexp -inline {.*/+} $debugNet]
##       set formatName [string range $debugNet [string length $hier_prefix] end]
##       set gDebugNets($formatName) [list $RegionClk ${srcInst}_${srcPort} $debug]
##     }
##   }
## 
##   # Create address segments
##   if { [info exists DstAddrSpace] && [info exists SrcAddrSpace] } {
##     set segcnt 0
##     foreach seg $DstAddrSpace {
##       array set asegd $seg
##       set segn $asegd(name)
##       set segend [regexp -inline {[^/]*$} "$segn"]
##       set segname "${srcInst}_${srcPort}_${dstInst}_${dstPort}_${segend}_${segcnt}"
##       create_bd_addr_seg -range $asegd(range) -offset $asegd(baddr) $SrcAddrSpace [get_bd_addr_segs $segn] $segname
##       set segcnt [expr $segcnt + 1]
##     }
##   }
## }
## proc generate_debug_cores { } {
##   ::global gDebugNets
## 
##   set i 0
##   foreach debugnet [array names gDebugNets] {
##     set ila_name u_ila_$i
##     set probenum 0
## 
##     # Get clock net
##     set clkregion [lindex $gDebugNets($debugnet) 0]
##     set hier_prefix [regexp -inline {.*/+} $clkregion]
##     set formatName [string range $clkregion [string length $hier_prefix] end]
##     set clknet [get_nets -hierarchical -regexp .*\/${formatName}.*]
##     puts $clknet
## 
##     # Generate ila
##     set debugdepth [lindex $gDebugNets($debugnet) 2]
##     create_debug_core $ila_name labtools_ila_v2
##     set_property C_DATA_DEPTH $debugdepth [get_debug_cores $ila_name]
##     set_property C_TRIGIN_EN false [get_debug_cores $ila_name]
##     set_property C_TRIGOUT_EN false [get_debug_cores $ila_name]
##     set_property port_width 1 [get_debug_ports $ila_name/CLK]
##     connect_debug_port $ila_name/CLK $clknet
## 
##     # Group nets
##     set allnets [get_nets -hierarchical -regexp .*${debugnet}.*]
##     array unset intfcomponents
##     foreach net $allnets {
##       # Remove Hierarchy
##       set hier_prefix [regexp -inline {.*/+} $net]
##       set formatName [string range $net [string length $hier_prefix] end]
##       # Remove Element Index
##       set groupName [regexp -inline {.*(?=(\[))} $formatName]
##       if { [string length $groupName] == 0 } {
##         set groupName $formatName
##       }
## 
##       # Find number of elements in the group
##       if {[array names intfcomponents -exact $groupName] == ""} {
##         set intfcomponents($groupName) [lsearch -all -inline -regexp $allnets .*${groupName}.*]
##       }
##     }
##     # Create debug probes
##     foreach intfcomp [array names intfcomponents] {
##       if { $probenum != 0 } {
##         create_debug_port $ila_name PROBE
##       }
##       set probeName [format "${ila_name}/PROBE%d" $probenum]
##       set_property port_width [llength $intfcomponents($intfcomp)] [get_debug_ports $probeName]
##       connect_debug_port $probeName [get_nets $intfcomponents($intfcomp)]
##         
##       set probenum [expr $probenum + 1]
##     }
##     set i [expr $i + 1]
##   }
## 
## }
## proc clean_debug_names { } {
##   ::global gDebugNets
## 
##   set fname ipiprj.runs/impl_1/debug_nets.ltx
##   if { ! [catch { open $fname r } fp]} {
##     set probeFile [read $fp]
##     close $fp
## 
##     foreach debugnet [array names gDebugNets] {
##       set niceName [lindex $gDebugNets($debugnet) 1]
##       regsub -all $debugnet $probeFile $niceName probeFile
##     }
## 
##     catch { set fp [open ../debug_nets.ltx w]}
##     puts $fp $probeFile
##     close $fp
##   }
## }
## proc connect_kernel_region {inst port mode} {
##   global ::gRegions
## 
##   # Get endpoint of region port
##   array set aregion $gRegions($inst)
##   array set aports $aregion("ports")
##   array set aport $aports($port)   
##   set ConnInst [get_bd_cell $aport("connection")]
## 
##   # Check that port mode matches
##   if {$aport("mode") != $mode} {
##     puts "ERROR: Specified mode $mode does not match region port mode"
##     return
##   }
## 
##   # Endpoint is AXI Interconnect
##   if {[get_property VLNV $ConnInst] == "xilinx.com:ip:axi_interconnect:2.0"} {
##     puts "Connection is axi interconnect"
## 
##     # If Region port is master, look for slave on interconnect 
##     set portMode ""
##     if {$mode == "master"} {
##       set portMode "slave"
##     } else {
##       set portMode "master"
##     }
##     set PortBD [get_free_axi_ic_port $ConnInst $portMode]
## 
##     # Set up the clock/reset
##     set targetnet [get_region_clk_net $inst]
##     set targetpin [get_bd_pins -of_objects $targetnet -filter {DIR == O}]
##     if {[llength $targetpin] == 0} {
##       set targetpin [get_bd_ports -of_objects $targetnet]
##     }
##     regsub {_AXI$} $PortBD "" PortBDRoot
##     connect_bd_net -net $targetnet [get_bd_pins "${PortBDRoot}_ACLK"] $targetpin
##     set targetnet [get_region_rst_net $inst]
##     set targetpin [get_bd_pins -of_objects $targetnet -filter {DIR == O}]
##     if {[llength $targetpin] == 0} {
##       set targetpin [get_bd_ports -of_objects $targetnet]
##     }
##     connect_bd_net -net $targetnet [get_bd_pins "${PortBDRoot}_ARESETN"] $targetpin
## 
##     # Get address space or segments
##     if {$mode == "slave"} {
##       set AddrSpace $aport("addrspace")
##     } else {
##       set AddrSpace $aport("addrsegs")
##     }
##   } else {
##     puts "Direct connection to not supported!"
##   }
##   return [list $PortBD $AddrSpace]
## }
## proc inst_pipe { name width depth lregion } {
##   global ::gRegions
## 
##   # Create the cell
##   set type xilinx.com:ip:axis_data_fifo:1.0
##   set obj [create_bd_cell -type ip -vlnv $type -name "${lregion}_${name}"]
## 
##   # Set properties
##   set_property CONFIG.FIFO_DEPTH $depth $obj
## 
##   # Create clk/reset
##   array set aregion $gRegions($lregion)
##   set instclkpin [get_bd_pins -of_objects $obj -filter {TYPE == clk}]
##   connect_bd_net -net $aregion("clk") $instclkpin
##   set instrstpin [get_bd_pins -of_objects $obj -filter {TYPE ==rst}]
##   connect_bd_net -net $aregion("aresetn")  $instrstpin
## 
##   return "${lregion}_${name}"
## }
# probe_base_platform
# source map.tcl
## delete_bd_objs [get_bd_cells /OCL_REGION_0]
## inst_kernel mmult_0 mmult [ list C_M_AXI_GMEM_DATA_WIDTH 32 ] OCL_REGION_0
## set gaddrsegs [list OCL_REGION_0_mmult_0 [list baddr 0x80000000 range 0x1000] ]
## connect_kernel OCL_REGION_0_mmult_0 M_AXI_GMEM OCL_REGION_0 M_AXI_GMEM0 $gaddrsegs 0
Connection is axi interconnect
Connect /OCL_REGION_0_mmult_0/M_AXI_GMEM -> /axi_interconnect_1/S00_AXI
## connect_kernel OCL_REGION_0 S_AXI_CONTROL0 OCL_REGION_0_mmult_0 S_AXI_CONTROL $gaddrsegs 0
Connection is axi interconnect
Connect /axi_interconnect_2/M00_AXI -> /OCL_REGION_0_mmult_0/S_AXI_CONTROL
# save_bd_design
Wrote  : </w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/design.bd> 
# validate_bd_design
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /OCL_REGION_0_mmult_0/M_AXI_GMEM(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_ACP(3) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
# generate_target  {synthesis simulation implementation}  [get_files  ./ipiprj.srcs/sources_1/bd/design/design.bd]
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_pc/S_AXI(0) and /OCL_REGION_0_mmult_0/M_AXI_GMEM(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_1/S_AXI_ACP(3) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_1/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/OCL_REGION_0_mmult_0/m_axi_gmem_BUSER

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/S00_AXI_awlock'(1) to net 'OCL_REGION_0_m00_axi_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/S00_AXI_arlock'(1) to net 'OCL_REGION_0_m00_axi_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : design.v
Verilog Output written to : design_wrapper.v
Wrote  : </w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/design.bd> 
INFO: [BD 41-539] Not generating up to date 'Simulation' target for block design design
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design design
Generating IP 'design_processing_system7_1_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'design_processing_system7_1_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'design_processing_system7_1_0'
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_1 .
Generating IP 'design_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'design_proc_sys_reset_1_0'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'design_proc_sys_reset_1_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'design_proc_sys_reset_1_0'
Generating IP 'design_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'design_proc_sys_reset_1_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'design_proc_sys_reset_1_0'
Generating IP 'design_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'design_proc_sys_reset_1_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'design_proc_sys_reset_1_0'
INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset_1 .
Generating IP 'design_OCL_REGION_0_mmult_0_0'...
Delivering 'Verilog Synthesis' files for IP 'design_OCL_REGION_0_mmult_0_0'.
Generating IP 'design_OCL_REGION_0_mmult_0_0'...
Delivering 'Verilog Simulation' files for IP 'design_OCL_REGION_0_mmult_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /OCL_REGION_0_mmult_0 .
Generating IP 'design_auto_pc_4'...
Delivering 'Verilog Synthesis' files for IP 'design_auto_pc_4'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Generating IP 'design_auto_pc_4'...
Delivering 'Verilog Simulation' files for IP 'design_auto_pc_4'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/s00_couplers/auto_pc .
Generating IP 'design_auto_us_2'...
Delivering 'Verilog Synthesis' files for IP 'design_auto_us_2'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Generating IP 'design_auto_us_2'...
Delivering 'Verilog Simulation' files for IP 'design_auto_us_2'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_1/s00_couplers/auto_us .
Generating IP 'design_auto_pc_5'...
Delivering 'Verilog Synthesis' files for IP 'design_auto_pc_5'.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:10.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
Generating IP 'design_auto_pc_5'...
Delivering 'Verilog Simulation' files for IP 'design_auto_pc_5'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_2/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 330.445 ; gain = 1.742
# if { [file exists /usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/bp.xdc] } {
#   add_files -fileset constrs_1 -norecurse /usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/bp.xdc
# }
# if { [file exists /usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/bp_wrapper.v] } {
#   add_files -fileset sources_1 -norecurse /usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/bp_wrapper.v
# } else {
#  make_wrapper -files [get_files ./ipiprj.srcs/sources_1/bd/design/design.bd] -top
#  import_files -force -norecurse ./ipiprj.srcs/sources_1/bd/design/hdl/design_wrapper.v
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# reset_run impl_1
# reset_run synth_1
# launch_runs synth_1
[Sat Mar 14 20:31:14 2015] Launched synth_1...
Run output will be captured here: /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Mar 14 20:31:14 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_wrapper.rds -m64 -mode batch -messageDb vivado.pb -source design_wrapper.tcl


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/usr/local/cs133/vivado/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/u/cs/ugrad/xiaohuiz/.Xilinx/Vivado/tclapp/manifest.tcl'
source design_wrapper.tcl
# create_project -in_memory -part xc7z045ffg900-2
# set_property board xilinx.com:zynq:zc706:1.1 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/hls_cores
#   /usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/local_lib
# } [current_fileset]
# add_files /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/design.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/hls_cores'.
INFO: [IP_Flow 19-1700] Loaded user repository '/usr/local/cs133/Picasso/picasso/runtime/platforms/zc706-linux-uart/ipi/local_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/usr/local/cs133/vivado/Vivado/2013.2/data/ip'.
# set_property used_in_implementation false [get_files -all /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc]
# set_property used_in_implementation false [get_files -all /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/design_auto_pc_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_5/design_auto_pc_5_ooc.xdc]
# set_property used_in_implementation false [get_files -all /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/design_auto_us_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/design_auto_us_2_clocks.xdc]
# set_property used_in_implementation false [get_files -all /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0.xdc]
# set_property used_in_implementation false [get_files -all /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0_ooc.xdc]
# set_property is_locked true [get_files /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/design.bd]
# read_verilog /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/imports/hdl/design_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.data/wt [current_project]
# set_property parent.project_dir /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi [current_project]
# synth_design -top design_wrapper -part xc7z045ffg900-2
Command: synth_design -top design_wrapper -part xc7z045ffg900-2

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
Xilinx IP preload is disabled
starting Rtl Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 218.586 ; gain = 102.047
WARNING: [Synth 8-1090] 'fifo18e2' is not compiled in library work [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/builtin/builtin_prim.vhd:380]
WARNING: [Synth 8-1090] 'fifo36e2' is not compiled in library work [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/builtin/builtin_prim.vhd:441]
INFO: [Synth 8-638] synthesizing module 'design_wrapper' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/imports/hdl/design_wrapper.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/imports/hdl/design_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module '\design ' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:4]
INFO: [Synth 8-638] synthesizing module 'GND' [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2345]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#189) [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2345]
INFO: [Synth 8-638] synthesizing module 'design_OCL_REGION_0_mmult_0_0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/synth/design_OCL_REGION_0_mmult_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'mmult_top' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_top.v:9]
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 5'b00000 
	Parameter ap_ST_st2_fsm_1 bound to: 5'b00001 
	Parameter ap_ST_st3_fsm_2 bound to: 5'b00010 
	Parameter ap_ST_st4_fsm_3 bound to: 5'b00011 
	Parameter ap_ST_st5_fsm_4 bound to: 5'b00100 
	Parameter ap_ST_st6_fsm_5 bound to: 5'b00101 
	Parameter ap_ST_st7_fsm_6 bound to: 5'b00110 
	Parameter ap_ST_st8_fsm_7 bound to: 5'b00111 
	Parameter ap_ST_st9_fsm_8 bound to: 5'b01000 
	Parameter ap_ST_st10_fsm_9 bound to: 5'b01001 
	Parameter ap_ST_st11_fsm_10 bound to: 5'b01010 
	Parameter ap_ST_st12_fsm_11 bound to: 5'b01011 
	Parameter ap_ST_st13_fsm_12 bound to: 5'b01100 
	Parameter ap_ST_st14_fsm_13 bound to: 5'b01101 
	Parameter ap_ST_st15_fsm_14 bound to: 5'b01110 
	Parameter ap_ST_st16_fsm_15 bound to: 5'b01111 
	Parameter ap_ST_st17_fsm_16 bound to: 5'b10000 
	Parameter ap_ST_st18_fsm_17 bound to: 5'b10001 
	Parameter ap_ST_st19_fsm_18 bound to: 5'b10010 
	Parameter ap_ST_st20_fsm_19 bound to: 5'b10011 
	Parameter ap_ST_st21_fsm_20 bound to: 5'b10100 
	Parameter ap_ST_st22_fsm_21 bound to: 5'b10101 
	Parameter ap_ST_st23_fsm_22 bound to: 5'b10110 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'mmult_mul_32s_32s_32_6' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_mul_32s_32s_32_6_MulnS_0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult_mul_32s_32s_32_6_MulnS_0' (2#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult_mul_32s_32s_32_6' (3#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:40]
INFO: [Synth 8-638] synthesizing module 'mmult_mul_32s_32s_32_6__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:40]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_mul_32s_32s_32_6__parameterized0' (3#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:40]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:249]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:249]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:249]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:249]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:288]
INFO: [Synth 8-256] done synthesizing module 'mmult' (4#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:12]
INFO: [Synth 8-638] synthesizing module 'mmult_gmem_if' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:10]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_gmem_request_preprocessor' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:221]
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_WIDTH bound to: 97 - type: integer 
	Parameter MAX_REQUEST bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_gmem_fifo' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:1267]
	Parameter DATA_BITS bound to: 97 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_gmem_fifo' (5#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'mmult_gmem_request_preprocessor' (6#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:221]
INFO: [Synth 8-638] synthesizing module 'mmult_gmem_write' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:334]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_BYTES bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter DATA bound to: 4'b0011 
	Parameter LOOP bound to: 4'b0100 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:511]
INFO: [Synth 8-256] done synthesizing module 'mmult_gmem_write' (7#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:334]
INFO: [Synth 8-638] synthesizing module 'mmult_gmem_read' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:722]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter LOOP bound to: 4'b0011 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
INFO: [Synth 8-638] synthesizing module 'mmult_gmem_read_data_align' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:959]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_WIDTH bound to: 32 - type: integer 
	Parameter DATA_VALID_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmult_gmem_reg_slice' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:1339]
	Parameter N bound to: 32 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:1375]
INFO: [Synth 8-256] done synthesizing module 'mmult_gmem_reg_slice' (8#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:1339]
INFO: [Synth 8-638] synthesizing module 'mmult_gmem_fifo__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:1267]
	Parameter DATA_BITS bound to: 32 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_gmem_fifo__parameterized0' (8#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'mmult_gmem_read_data_align' (9#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:959]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:903]
INFO: [Synth 8-256] done synthesizing module 'mmult_gmem_read' (10#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:722]
INFO: [Synth 8-256] done synthesizing module 'mmult_gmem_if' (11#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_gmem_if.v:10]
INFO: [Synth 8-638] synthesizing module 'mmult_control_if' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_control_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 7 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_GLOBAL_SIZE_X_CTRL bound to: 7'b0010000 
	Parameter ADDR_GLOBAL_SIZE_X_DATA_0 bound to: 7'b0010100 
	Parameter ADDR_GLOBAL_SIZE_Y_CTRL bound to: 7'b0011000 
	Parameter ADDR_GLOBAL_SIZE_Y_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_GLOBAL_SIZE_Z_CTRL bound to: 7'b0100000 
	Parameter ADDR_GLOBAL_SIZE_Z_DATA_0 bound to: 7'b0100100 
	Parameter ADDR_GROUP_ID_X_CTRL bound to: 7'b0101000 
	Parameter ADDR_GROUP_ID_X_DATA_0 bound to: 7'b0101100 
	Parameter ADDR_GROUP_ID_Y_CTRL bound to: 7'b0110000 
	Parameter ADDR_GROUP_ID_Y_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_GROUP_ID_Z_CTRL bound to: 7'b0111000 
	Parameter ADDR_GROUP_ID_Z_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_GLOBAL_OFFSET_X_CTRL bound to: 7'b1000000 
	Parameter ADDR_GLOBAL_OFFSET_X_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_GLOBAL_OFFSET_Y_CTRL bound to: 7'b1001000 
	Parameter ADDR_GLOBAL_OFFSET_Y_DATA_0 bound to: 7'b1001100 
	Parameter ADDR_GLOBAL_OFFSET_Z_CTRL bound to: 7'b1010000 
	Parameter ADDR_GLOBAL_OFFSET_Z_DATA_0 bound to: 7'b1010100 
	Parameter ADDR_A_CTRL bound to: 7'b1011000 
	Parameter ADDR_A_DATA_0 bound to: 7'b1011100 
	Parameter ADDR_B_CTRL bound to: 7'b1100000 
	Parameter ADDR_B_DATA_0 bound to: 7'b1100100 
	Parameter ADDR_OUTPUT_R_CTRL bound to: 7'b1101000 
	Parameter ADDR_OUTPUT_R_DATA_0 bound to: 7'b1101100 
	Parameter ADDR_AP_RETURN_0 bound to: 7'b1110000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_control_if.v:284]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_control_if.v:368]
INFO: [Synth 8-256] done synthesizing module 'mmult_control_if' (12#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_control_if.v:9]
INFO: [Synth 8-638] synthesizing module 'mmult_ap_rst_if' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmult_ap_rst_if' (13#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'mmult_top' (14#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_OCL_REGION_0_mmult_0_0' (15#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/synth/design_OCL_REGION_0_mmult_0_0.v:56]
WARNING: [Synth 8-350] instance 'OCL_REGION_0_mmult_0' of module 'design_OCL_REGION_0_mmult_0_0' requires 62 connections, but only 61 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:207]
INFO: [Synth 8-638] synthesizing module 'VCC' [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26989]
INFO: [Synth 8-256] done synthesizing module 'VCC' (16#189) [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26989]
INFO: [Synth 8-638] synthesizing module 'design_axi_interconnect_1_0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:528]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_A5QIOZ' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:1336]
INFO: [Synth 8-638] synthesizing module 'design_auto_pc_4' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/synth/design_auto_pc_4.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi3_conv' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi3_conv.v:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_fifo' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_fifo_gen' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_top.vhd:270]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (17#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/common/input_blk.vhd:279]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (18#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/memory.vhd:215]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem' (19#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (20#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (21#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (22#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (23#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (24#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (25#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (26#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (27#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (28#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/common/output_blk.vhd:269]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk' (29#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (30#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (31#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth' (32#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0' (33#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_fifo_gen' (34#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_fifo' (35#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv' (36#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_w_axi3_conv' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_w_axi3_conv.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_w_axi3_conv' (37#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_w_axi3_conv.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b_downsizer' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b_downsizer.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b_downsizer' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_axic_fifo__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_0_fifo_gen__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_top.vhd:270]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/common/input_blk.vhd:279]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/memory.vhd:215]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/common/output_blk.vhd:269]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_fifo_gen__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_0_axic_fifo__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_a_axi3_conv__parameterized0' (38#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_r_axi3_conv' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_r_axi3_conv.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_r_axi3_conv' (39#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_r_axi3_conv.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi3_conv' (40#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi3_conv.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter' (41#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-256] done synthesizing module 'design_auto_pc_4' (42#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/synth/design_auto_pc_4.v:56]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_auto_pc_4' requires 87 connections, but only 83 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:1703]
INFO: [Synth 8-638] synthesizing module 'design_auto_us_2' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/synth/design_auto_us_2.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_top' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v:78]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_axi_upsizer' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector' (43#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice' (44#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized0' (44#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized1' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized1' (44#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized2' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized2' (44#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi' (45#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice' (46#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_a_upsizer' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_command_fifo' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_command_fifo' (47#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_a_upsizer' (48#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_w_upsizer' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_w_upsizer' (49#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_a_upsizer__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_a_upsizer__parameterized0' (49#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_0_r_upsizer' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_upsizer.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_r_upsizer' (50#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_upsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized0' (50#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized3' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized3' (50#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized4' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized4' (50#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized5' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized5' (50#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized0' (50#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized0' (50#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_axi_upsizer' (51#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_0_top' (52#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v:78]
INFO: [Synth 8-256] done synthesizing module 'design_auto_us_2' (53#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/synth/design_auto_us_2.v:56]
WARNING: [Synth 8-3848] Net M_AXI_arid in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_aruser in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awid in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awuser in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_wuser in module/entity s00_couplers_imp_A5QIOZ does not have driver.
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_A5QIOZ' (54#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:1336]
WARNING: [Synth 8-350] instance 's00_couplers' of module 's00_couplers_imp_A5QIOZ' requires 86 connections, but only 81 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:854]
WARNING: [Synth 8-3848] Net M00_AXI_arregion in module/entity design_axi_interconnect_1_0 does not have driver.
WARNING: [Synth 8-3848] Net M00_AXI_awregion in module/entity design_axi_interconnect_1_0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'design_axi_interconnect_1_0' (55#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:528]
WARNING: [Synth 8-350] instance 'axi_interconnect_1' of module 'design_axi_interconnect_1_0' requires 82 connections, but only 80 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:271]
INFO: [Synth 8-638] synthesizing module 'design_axi_interconnect_2_1' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:938]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_OOUNSO' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:1862]
INFO: [Synth 8-638] synthesizing module 'design_auto_pc_5' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_5/synth/design_auto_pc_5.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s.v:38]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized1' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized1' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized1' (55#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized6' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized6' (55#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized7' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized7' (55#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized8' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized8' (55#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized9' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized9' (55#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized1' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized1' (55#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized1' (55#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_aw_channel' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_aw_channel.v:4]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_cmd_translator' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_cmd_translator.v:16]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_incr_cmd' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_incr_cmd.v:10]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_incr_cmd' (56#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_incr_cmd.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_wrap_cmd' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wrap_cmd.v:10]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_wrap_cmd' (57#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wrap_cmd.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_cmd_translator' (58#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_cmd_translator.v:16]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_wr_cmd_fsm' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wr_cmd_fsm.v:9]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wr_cmd_fsm.v:63]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wr_cmd_fsm.v:96]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_wr_cmd_fsm' (59#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_wr_cmd_fsm.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_aw_channel' (60#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_aw_channel.v:4]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_b_channel' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_b_channel.v:9]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo' (61#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized0' (61#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_b_channel' (62#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_b_channel.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_ar_channel' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_ar_channel.v:4]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_rd_cmd_fsm' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_rd_cmd_fsm.v:9]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_rd_cmd_fsm.v:71]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_rd_cmd_fsm.v:112]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_rd_cmd_fsm' (63#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_rd_cmd_fsm.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_ar_channel' (64#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_ar_channel.v:4]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_r_channel' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_r_channel.v:20]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized1' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized1' (64#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized2' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized2' (64#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_simple_fifo.v:8]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s_r_channel' (65#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s_r_channel.v:20]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized2' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized2' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_axi2vector__parameterized2' (65#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized10' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized10' (65#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized11' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized11' (65#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized12' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized12' (65#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized13' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice__parameterized13' (65#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized2' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_0_vector2axi__parameterized2' (65#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_infrastructure_v1_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axi_register_slice__parameterized2' (65#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_b2s' (66#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_0_axi_protocol_converter__parameterized0' (66#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi_protocol_converter.v:61]
INFO: [Synth 8-256] done synthesizing module 'design_auto_pc_5' (67#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_5/synth/design_auto_pc_5.v:56]
WARNING: [Synth 8-3848] Net M_AXI_arburst in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arcache in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arid in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arlen in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arlock in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arqos in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arsize in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awburst in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awcache in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awid in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awlen in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awlock in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awqos in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awsize in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_wid in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_wlast in module/entity s00_couplers_imp_OOUNSO does not have driver.
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_OOUNSO' (68#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:1862]
WARNING: [Synth 8-350] instance 's00_couplers' of module 's00_couplers_imp_OOUNSO' requires 80 connections, but only 77 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:1256]
WARNING: [Synth 8-3848] Net M00_AXI_arregion in module/entity design_axi_interconnect_2_1 does not have driver.
WARNING: [Synth 8-3848] Net M00_AXI_awregion in module/entity design_axi_interconnect_2_1 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'design_axi_interconnect_2_1' (69#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:938]
WARNING: [Synth 8-350] instance 'axi_interconnect_2' of module 'design_axi_interconnect_2_1' requires 79 connections, but only 62 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:352]
INFO: [Synth 8-638] synthesizing module 'design_proc_sys_reset_1_0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/synth/design_proc_sys_reset_1_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/synth/design_proc_sys_reset_1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26296' bound to instance 'POR_SRL_I' of component 'SRL16' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26296]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (70#189) [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26296]
INFO: [Synth 8-256] done synthesizing module 'lpf' (71#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (72#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'sequence' (73#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (74#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_proc_sys_reset_1_0' (75#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/synth/design_proc_sys_reset_1_0.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'design_proc_sys_reset_1_0' requires 10 connections, but only 7 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:415]
INFO: [Synth 8-638] synthesizing module 'design_processing_system7_1_0' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/synth/design_processing_system7_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'processing_system7' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 1 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (76#189) [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:269]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (77#189) [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:19167]
INFO: [Synth 8-256] done synthesizing module 'PS7' (78#189) [/usr/local/cs133/vivado/Vivado/2013.2/scripts/rt/data/unisim_comp.v:19167]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'processing_system7' (79#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/hdl/verilog/processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7' requires 673 connections, but only 660 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/synth/design_processing_system7_1_0.v:313]
INFO: [Synth 8-256] done synthesizing module 'design_processing_system7_1_0' (80#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/synth/design_processing_system7_1_0.v:56]
WARNING: [Synth 8-350] instance 'processing_system7_1' of module 'design_processing_system7_1_0' requires 106 connections, but only 102 given [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:423]
INFO: [Synth 8-256] done synthesizing module '\design ' (81#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/hdl/design.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_wrapper' (82#189) [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/imports/hdl/design_wrapper.v:3]
finished Rtl Elaboration : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 311.547 ; gain = 195.008
Start RTL Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 311.547 ; gain = 195.008
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin output_blk:BYTE_STROBE_I[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:backup to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:backup_marker to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:srst to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:wr_rst to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:rd_rst to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_assert[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_assert[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_assert[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_assert[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_assert[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_negate[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_negate[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_negate[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_negate[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_empty_thresh_negate[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_assert[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_assert[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_assert[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_assert[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_assert[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_negate[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_negate[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_negate[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_negate[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:prog_full_thresh_negate[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:int_clk to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:injectdbiterr to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:injectsbiterr to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:m_aclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_aclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_aresetn to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:m_aclk_en to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_aclk_en to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awid[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awid[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awid[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awid[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awaddr[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awlen[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awlen[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awlen[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awlen[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awlen[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awlen[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awlen[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awlen[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awsize[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awsize[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awsize[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awburst[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fifo_gen_inst:s_axi_awburst[0] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /usr/local/cs133/vivado/Vivado/2013.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc] for cell 'design_i/processing_system7_1/inst'
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc] for cell 'design_i/processing_system7_1/inst'
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/synth_1/.Xil/design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/synth_1/.Xil/design_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0_board.xdc] for cell 'design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0_board.xdc] for cell 'design_i/proc_sys_reset_1/U0'
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0.xdc] for cell 'design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0.xdc] for cell 'design_i/proc_sys_reset_1/U0'
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/design_auto_us_2_clocks.xdc] for cell 'design_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/design_auto_us_2_clocks.xdc] for cell 'design_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instances

Phase 0 | Netlist Checksum: 5d8aef06
Xilinx IP preload is disabled
Start RTL Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:23 . Memory (MB): peak = 928.543 ; gain = 812.004

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:26 . Memory (MB): peak = 928.543 ; gain = 812.004
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:02:18 ; elapsed = 00:02:26 . Memory (MB): peak = 928.543 ; gain = 812.004
---------------------------------------------------------------------------------

INFO: [Synth 8-3888] merging register 'tmp_s_reg_408_reg[31:30]' into 'tmp_9_reg_403_reg[31:30]' in module 'mmult' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:601]
INFO: [Synth 8-3888] merging register 'tmp_10_reg_413_reg[31:30]' into 'tmp_9_reg_403_reg[31:30]' in module 'mmult' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult.v:603]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_gmem_write'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mmult_gmem_write'
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk does not have driver.
WARNING: [Synth 8-3848] Net DOUT in module/entity dmem does not have driver.
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net DOUT in module/entity dmem__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arid in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_aruser in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awid in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awuser in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_wuser in module/entity s00_couplers_imp_A5QIOZ does not have driver.
WARNING: [Synth 8-3848] Net M00_AXI_arregion in module/entity design_axi_interconnect_1_0 does not have driver.
WARNING: [Synth 8-3848] Net M00_AXI_awregion in module/entity design_axi_interconnect_1_0 does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arburst in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arcache in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arid in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arlen in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arlock in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arqos in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_arsize in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awburst in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awcache in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awid in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awlen in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awlock in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awqos in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_awsize in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_wid in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M_AXI_wlast in module/entity s00_couplers_imp_OOUNSO does not have driver.
WARNING: [Synth 8-3848] Net M00_AXI_arregion in module/entity design_axi_interconnect_2_1 does not have driver.
WARNING: [Synth 8-3848] Net M00_AXI_awregion in module/entity design_axi_interconnect_2_1 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7 does not have driver.
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7 does not have driver.
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:28 ; elapsed = 00:02:37 . Memory (MB): peak = 928.543 ; gain = 812.004
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 62    
+---Registers : 
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               55 Bit    Registers := 2     
	               48 Bit    Registers := 8     
	               47 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 40    
	               30 Bit    Registers := 5     
	               28 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 196   
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 3     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 26    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 13    
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 71    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 142   
	   4 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 12    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_wrapper 
Detailed RTL Component Info : 
Module processing_system7 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_register_slice_v2_0_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_0_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_generator_v10_0__parameterized0 
Detailed RTL Component Info : 
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module design_auto_us_2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
Module input_blk 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v10_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module mmult_mul_32s_32s_32_6 
Detailed RTL Component Info : 
Module mmult_mul_32s_32s_32_6_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 2     
Module axi_infrastructure_v1_0_vector2axi__parameterized2 
Detailed RTL Component Info : 
Module mmult_gmem_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_data_fifo_v2_0_axic_fifo 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_0_axi2vector__parameterized0 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module generic_baseblocks_v2_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_0_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module mmult_control_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dwidth_converter_v2_0_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
Module mmult_gmem_read_data_align 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_0_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_generator_v10_0_synth__parameterized0 
Detailed RTL Component Info : 
Module mmult_gmem_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module design_processing_system7_1_0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_0_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_protocol_converter_v2_0_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module fifo_generator_top 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_0_top 
Detailed RTL Component Info : 
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dmem 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_0_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_register_slice_v2_0_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module fifo_generator_v10_0 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_0_axi2vector__parameterized1 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_0_axi2vector 
Detailed RTL Component Info : 
Module output_blk__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_0_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_data_fifo_v2_0_axic_fifo__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_0_fifo_gen 
Detailed RTL Component Info : 
Module mmult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_0_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_register_slice_v2_0_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_infrastructure_v1_0_axi2vector__parameterized2 
Detailed RTL Component Info : 
Module design_axi_interconnect_2_1 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized0 
Detailed RTL Component Info : 
Module dmem__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_0_axi_protocol_converter__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_0_r_axi3_conv 
Detailed RTL Component Info : 
Module mmult_gmem_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_0_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_protocol_converter_v2_0_axi_protocol_converter 
Detailed RTL Component Info : 
Module mmult_gmem_request_preprocessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module design 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_0_fifo_gen__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
Module mmult_gmem_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module wr_logic 
Detailed RTL Component Info : 
Module design_proc_sys_reset_1_0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_0_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_0_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_0_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_0_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_0_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
Module design_auto_pc_4 
Detailed RTL Component Info : 
Module s00_couplers_imp_A5QIOZ 
Detailed RTL Component Info : 
Module s00_couplers_imp_OOUNSO 
Detailed RTL Component Info : 
Module design_OCL_REGION_0_mmult_0_0 
Detailed RTL Component Info : 
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module axi_protocol_converter_v2_0_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_0_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_infrastructure_v1_0_vector2axi__parameterized0 
Detailed RTL Component Info : 
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_0_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module design_auto_pc_5 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_0_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_0_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_0_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_0_axi3_conv 
Detailed RTL Component Info : 
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module axi_protocol_converter_v2_0_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mmult_top 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_0_axi_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_protocol_converter_v2_0_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_infrastructure_v1_0_vector2axi__parameterized1 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_0_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module mmult_mul_32s_32s_32_6__parameterized0 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_0_vector2axi 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
Module rd_logic 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module mmult_gmem_if 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module mmult_gmem_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_0_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
Module input_blk__parameterized0 
Detailed RTL Component Info : 
Module design_axi_interconnect_1_0 
Detailed RTL Component Info : 
Module mmult_ap_rst_if 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_0_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_0_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_0_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[47] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[46] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[45] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[44] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[43] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[42] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[41] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[40] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[39] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[38] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[37] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[36] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[35] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[34] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[33] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[32] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[31] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[30] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[29] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[28] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[27] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[26] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[25] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[24] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[23] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[22] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[21] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[20] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[19] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[18] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[17] ) is unused and will be removed from module reg__404.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[47] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[46] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[45] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[44] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[43] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[42] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[41] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[40] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[39] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[38] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[37] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[36] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[35] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[34] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[33] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[32] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[31] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[30] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[29] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[28] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[27] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[26] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[25] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[24] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[23] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[22] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[21] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[20] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[19] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[18] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[17] ) is unused and will be removed from module reg__403.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[47] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[46] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[45] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[44] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[43] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[42] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[41] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[40] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[39] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[38] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[37] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[36] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[35] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[34] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[33] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[32] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[31] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[30] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[29] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[28] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[27] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[26] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[25] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[24] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[23] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[22] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[21] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[20] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[19] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[18] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[17] ) is unused and will be removed from module reg__402.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[47] ) is unused and will be removed from module reg__401.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[46] ) is unused and will be removed from module reg__401.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[45] ) is unused and will be removed from module reg__401.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[44] ) is unused and will be removed from module reg__401.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[43] ) is unused and will be removed from module reg__401.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[42] ) is unused and will be removed from module reg__401.
WARNING: [Synth 8-3332] Sequential element (\mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[41] ) is unused and will be removed from module reg__401.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '18' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '18' to '15' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_OCL_REGION_0_mmult_0_0/hdl/verilog/mmult_mul_32s_32s_32_6.v:31]
DSP Report: Generating DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator p_1_out is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator p_1_out is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator p_0_out is absorbed into DSP mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
INFO: [Synth 8-3888] merging register 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:556]
INFO: [Synth 8-3888] merging register 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:557]
INFO: [Synth 8-3888] merging register 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:558]
INFO: [Synth 8-3888] merging register 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' into 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:559]
INFO: [Synth 8-3888] merging register 'inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:556]
INFO: [Synth 8-3888] merging register 'inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:557]
INFO: [Synth 8-3888] merging register 'inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:558]
INFO: [Synth 8-3888] merging register 'inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' into 'inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:559]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/storage_data1_reg' and it is trimmed from '68' to '67' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:143]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/storage_data2_reg' and it is trimmed from '68' to '67' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:152]
INFO: [Synth 8-3888] merging register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg' into 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset_reg' in module 'partition' [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_b2s.v:128]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/storage_data1_reg' and it is trimmed from '66' to '62' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:143]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/storage_data2_reg' and it is trimmed from '66' to '62' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:152]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/storage_data1_reg' and it is trimmed from '66' to '62' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:143]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/storage_data2_reg' and it is trimmed from '66' to '62' bits. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_pc_4/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:152]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:38 . Memory (MB): peak = 928.543 ; gain = 812.004
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
|Module Name     |RTL Object                                                                                                                                                                             |Inference Criteria|Size (depth X width)|Primitives    |Hierarchical Name                                                        |
|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------------|--------------|-------------------------------------------------------------------------|
|design_auto_pc_4|inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg             |User Attribute    |32 X 5              |RAM32M x 1    |design_wrapper/design/design_axi_interconnect_1_0/design_auto_pc_4/ram__4|
|design_auto_pc_4|inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg        |User Attribute    |32 X 5              |RAM32M x 1    |design_wrapper/design/design_axi_interconnect_1_0/design_auto_pc_4/ram__6|
|design_auto_pc_4|inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg|User Attribute    |32 X 1              |RAM32X1D x 1  |design_wrapper/design/design_axi_interconnect_1_0/design_auto_pc_4/ram__8|
|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------------|--------------|-------------------------------------------------------------------------|


DSP:
|Module Name                   |OP MODE               |Neg Edge Clk|A Size (Signed?)|B Size|C Size|D Size|P Size|AREG|BREG|CREG|DREG|PREG|
|------------------------------|----------------------|------------|----------------|------|------|------|------|----|----|----|----|----|
|mmult_mul_32s_32s_32_6_MulnS_0|(A2*B2)'              |No          |18 (N)          |18 (N)|1 (N) |1 (N) |48 (N)|1   |1   |0   |0   |1   |
|mmult_mul_32s_32s_32_6_MulnS_0|((PCIN>>17)+(A2*B2)')'|No          |15 (N)          |15 (Y)|15 (Y)|1 (N) |15 (N)|1   |1   |0   |0   |1   |
|mmult_mul_32s_32s_32_6_MulnS_0|(PCIN+(A''*B'')')'    |No          |15 (Y)          |15 (N)|15 (Y)|1 (N) |15 (N)|1   |1   |0   |0   |1   |
|mmult_mul_32s_32s_32_6_MulnS_0|(A2*B2)'              |No          |18 (N)          |18 (N)|1 (N) |1 (N) |48 (N)|1   |1   |0   |0   |1   |
|mmult_mul_32s_32s_32_6_MulnS_0|((PCIN>>17)+(A2*B2)')'|No          |15 (N)          |15 (Y)|15 (Y)|1 (N) |15 (N)|1   |1   |0   |0   |1   |
|mmult_mul_32s_32s_32_6_MulnS_0|(PCIN+(A''*B'')')'    |No          |15 (Y)          |15 (N)|15 (Y)|1 (N) |15 (N)|1   |1   |0   |0   |1   |
|------------------------------|----------------------|------------|----------------|------|------|------|------|----|----|----|----|----|

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:43 . Memory (MB): peak = 928.543 ; gain = 812.004
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: Moved 1 constraints on hierarchical pins to their respective driving/loading pins:
             design_i/proc_sys_reset_1/U0/ext_reset_in to {design_i/processing_system7_1/inst/PS7_i/FCLKRESETN[0]}
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:02:49 . Memory (MB): peak = 928.543 ; gain = 812.004
---------------------------------------------------------------------------------

info: (0) optimizing 'design_i/processing_system7_1/inst/PS7_i/SAXIACPARLEN[3]' (path group default) @ 3962.0ps(1/1) (1 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:50 . Memory (MB): peak = 928.543 ; gain = 812.004
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (64). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 64 flops. Number of control sets: before: 163 after: 123
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:06 ; elapsed = 00:03:14 . Memory (MB): peak = 933.875 ; gain = 817.336
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------
design design_auto_pc_5 has 3 max_fanout violations cannot be satisfied

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:30 ; elapsed = 00:03:38 . Memory (MB): peak = 935.160 ; gain = 818.621
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:03:38 . Memory (MB): peak = 935.160 ; gain = 818.621
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 935.160 ; gain = 818.621
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
|Module Name                  |RTL Name                                                                             |Length|Width|Reset Signal|Pull out first Reg|Pull out last Reg|SRL16E|SRLC32E|
|-----------------------------|-------------------------------------------------------------------------------------|------|-----|------------|------------------|-----------------|------|-------|
|design_OCL_REGION_0_mmult_0_0|inst/mmult_U/mmult_mul_32s_32s_32_6_U2/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[16]|3     |17   |NO          |NO                |YES              |17    |0      |
|design_OCL_REGION_0_mmult_0_0|inst/mmult_U/mmult_mul_32s_32s_32_6_U1/mmult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[16]|3     |17   |NO          |NO                |YES              |17    |0      |
|-----------------------------|-------------------------------------------------------------------------------------|------|-----|------------|------------------|-----------------|------|-------|


Dynamic Shift Register:
|Module Name|RTL Name                     |Length|Data Width|SRL16E|SRLC32E|Mux F7|Mux F8|
|-----------|-----------------------------|------|----------|------|-------|------|------|
|dsrl       |mem_reg[31]                  |32    |97        |0     |97     |0     |0     |
|dsrl__1    |mem_reg[31]                  |32    |32        |0     |32     |0     |0     |
|dsrl__2    |USE_RTL_FIFO.data_srl_reg[31]|32    |30        |0     |30     |0     |0     |
|dsrl__3    |memory_reg[3]                |4     |20        |20    |0      |0     |0     |
|dsrl__4    |memory_reg[3]                |4     |2         |2     |0      |0     |0     |
|dsrl__5    |memory_reg[31]               |32    |34        |0     |34     |0     |0     |
|dsrl__6    |memory_reg[31]               |32    |13        |0     |13     |0     |0     |
|-----------|-----------------------------|------|----------|------|-------|------|------|

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+---------+-----
     |Cell     |Count
-----+---------+-----
1    |BIBUF    |  130
2    |BUFG     |    1
3    |CARRY4   |  163
4    |DSP48E1_1|    2
5    |DSP48E1_2|    2
6    |DSP48E1_3|    2
7    |GND      |    2
8    |LUT1     |  313
9    |LUT2     |  279
10   |LUT3     |  791
11   |LUT4     |  858
12   |LUT5     |  498
13   |LUT6     |  711
14   |PS7      |    1
15   |RAM32M   |    2
16   |RAM32X1D |    1
17   |SRL16    |    1
18   |SRL16E   |   56
19   |SRLC32E  |  230
20   |VCC      |    1
21   |FDCE     |   61
22   |FDPE     |   39
23   |FDRE     | 3041
24   |FDSE     |   72
-----+---------+-----
Report Instance Areas: 
-----+----------------------------+-----------------------------+-----
     |Instance                    |Module                       |Cells
-----+----------------------------+-----------------------------+-----
1    |top                         |                             | 7257
2    |  design_i                  |\design                      | 7257
3    |    OCL_REGION_0_mmult_0    |design_OCL_REGION_0_mmult_0_0| 3519
4    |    axi_interconnect_1      |design_axi_interconnect_1_0  | 2136
5    |      \s00_couplers/auto_pc |design_auto_pc_4             |  953
6    |      \s00_couplers/auto_us |design_auto_us_2             | 1182
7    |        inst                |axi_dwidth_converter_v2_0_top| 1182
8    |    axi_interconnect_2      |design_axi_interconnect_2_1  | 1312
9    |      \s00_couplers/auto_pc |design_auto_pc_5             | 1312
10   |    proc_sys_reset_1        |design_proc_sys_reset_1_0    |   67
11   |      U0                    |proc_sys_reset               |   67
12   |    processing_system7_1    |design_processing_system7_1_0|  221
13   |      inst                  |processing_system7           |  221
-----+----------------------------+-----------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 935.160 ; gain = 818.621
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 569 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 935.160 ; gain = 818.621
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

Phase 0 | Netlist Checksum: 1850ab6a
303 Infos, 431 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:32 ; elapsed = 00:03:40 . Memory (MB): peak = 1229.992 ; gain = 1042.719
# write_checkpoint design_wrapper.dcp
# report_utilization -file design_wrapper_utilization_synth.rpt -pb design_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1229.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 20:35:05 2015...
[Sat Mar 14 20:35:06 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:42 ; elapsed = 00:03:52 . Memory (MB): peak = 338.477 ; gain = 8.031
# open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /usr/local/cs133/vivado/Vivado/2013.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc] for cell 'design_i/processing_system7_1/inst'
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_processing_system7_1_0/design_processing_system7_1_0.xdc] for cell 'design_i/processing_system7_1/inst'
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0_board.xdc] for cell 'design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0_board.xdc] for cell 'design_i/proc_sys_reset_1/U0'
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0.xdc] for cell 'design_i/proc_sys_reset_1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'design_i/proc_sys_reset_1/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'design_i/proc_sys_reset_1/U0'. [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_proc_sys_reset_1_0/design_proc_sys_reset_1_0.xdc] for cell 'design_i/proc_sys_reset_1/U0'
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/design_auto_us_2_clocks.xdc] for cell 'design_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.srcs/sources_1/bd/design/ip/design_auto_us_2/design_auto_us_2_clocks.xdc] for cell 'design_i/axi_interconnect_1/s00_couplers/auto_us/inst'
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

Phase 0 | Netlist Checksum: 5173e8dd
open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 913.477 ; gain = 575.000
# set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]
# generate_debug_cores
# launch_runs impl_1 -to_step write_bitstream
INFO: [Chipscope 16-158] Did not write any debug probes to file '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/debug_nets.ltx' because no debug cores were found in the design.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 917.602 ; gain = 1.000
[Sat Mar 14 20:35:27 2015] Launched impl_1...
Run output will be captured here: /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Mar 14 20:35:27 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source design_wrapper.tcl -notrace


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/usr/local/cs133/vivado/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/u/cs/ugrad/xiaohuiz/.Xilinx/Vivado/tclapp/manifest.tcl'
source design_wrapper.tcl -notrace
Command: read_checkpoint /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/design_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /usr/local/cs133/vivado/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /usr/local/cs133/vivado/Vivado/2013.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/.Xil/Vivado-16948-lnxsrv08.seas.ucla.edu/dcp/design_wrapper_early.xdc]
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/.Xil/Vivado-16948-lnxsrv08.seas.ucla.edu/dcp/design_wrapper_early.xdc]
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/.Xil/Vivado-16948-lnxsrv08.seas.ucla.edu/dcp/design_wrapper.xdc]
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/.Xil/Vivado-16948-lnxsrv08.seas.ucla.edu/dcp/design_wrapper.xdc]
Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/.Xil/Vivado-16948-lnxsrv08.seas.ucla.edu/dcp/design_wrapper_late.xdc]
Finished Parsing XDC File [/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/.Xil/Vivado-16948-lnxsrv08.seas.ucla.edu/dcp/design_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 798.391 ; gain = 0.000
Restoring placement.
Restored 131 out of 131 XDEF sites from archive | CPU: 0.110000 secs | Memory: 1.227509 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

Phase 0 | Netlist Checksum: 4eb0d4ed
read_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 798.391 ; gain = 646.656
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 804.527 ; gain = 5.137

Starting Logic Optimization Task
Logic Optimization | Checksum: 3c0673a8
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c9d62249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 853.801 ; gain = 49.273

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s).
INFO: [Opt 31-10] Eliminated 341 cells.
Phase 2 Constant Propagation | Checksum: 894a6101

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 853.801 ; gain = 49.273

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 993 unconnected nets.
INFO: [Opt 31-11] Eliminated 386 unconnected cells.
Phase 3 Sweep | Checksum: 9f18db3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 853.801 ; gain = 49.273
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 9f18db3b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 853.801 ; gain = 49.273

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 9f18db3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 853.801 ; gain = 0.000
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 855.801 ; gain = 0.000
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 857.801 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 123014806

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 857.801 ; gain = 1.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 123014806

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 860.918 ; gain = 4.117

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 123014806

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 860.918 ; gain = 4.117

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 123014806

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 862.422 ; gain = 5.621

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: 1593aae95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 862.422 ; gain = 5.621

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.6 Implementation Feasibility check | Checksum: 1593aae95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 862.422 ; gain = 5.621

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 1593aae95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 862.422 ; gain = 5.621

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1593aae95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 911.969 ; gain = 55.168

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 5ca7502c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 914.969 ; gain = 58.168
Phase 1.9.1 Place Init Design | Checksum: b5ddb113

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 914.969 ; gain = 58.168
Phase 1.9 Build Placer Netlist Model | Checksum: b5ddb113

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 914.969 ; gain = 58.168

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: b5ddb113

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 914.969 ; gain = 58.168
Phase 1.10 Constrain Clocks/Macros | Checksum: b5ddb113

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 914.969 ; gain = 58.168
Phase 1 Placer Initialization | Checksum: b5ddb113

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 914.969 ; gain = 58.168

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 159d6d154

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 945.926 ; gain = 89.125

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159d6d154

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 945.926 ; gain = 89.125

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e28c8416

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 953.961 ; gain = 97.160

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3c8c308

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 953.961 ; gain = 97.160

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 10e517081

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 953.961 ; gain = 97.160

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 0fe58302

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.004 ; gain = 145.203

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 0fe58302

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.004 ; gain = 145.203
Phase 3 Detail Placement | Checksum: 0fe58302

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.004 ; gain = 145.203

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: 13ce2377c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1002.004 ; gain = 145.203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13ce2377c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1002.004 ; gain = 145.203

Phase 4.3 Placer Reporting
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.435  | TNS=0.000  |

Phase 4.3 Placer Reporting | Checksum: ca18c9a6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.004 ; gain = 145.203

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ff6b0b54

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.004 ; gain = 145.203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ff6b0b54

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.004 ; gain = 145.203
Ending Placer Task | Checksum: f8034be1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.004 ; gain = 145.203
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.004 ; gain = 146.203
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.44 secs 

report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1002.004 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.13 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1002.004 ; gain = 0.000
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1016.164 ; gain = 14.160
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 0

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1222.938 ; gain = 220.934
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1222.938 ; gain = 220.934

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b6c20b98

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1222.938 ; gain = 220.934
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 0.15 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 0.25 %

Phase 2.2 Restore Routing
INFO: [Route 35-249] Design has 5245 routable nets.
INFO: [Route 35-252] Restored 0 nets from the routeDb.
INFO: [Route 35-251] Found 0 nets with FIXED_ROUTE property.
Phase 2.2 Restore Routing | Checksum: b6c20b98

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1230.938 ; gain = 228.934

Phase 2.3 Special Net Routing
 Number of Wires with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: e11309b4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: e11309b4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: e11309b4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1252.000 ; gain = 249.996
Phase 2.5.1 Update timing with NCN CRPR | Checksum: e11309b4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1252.000 ; gain = 249.996
Phase 2.5 Update Timing | Checksum: e11309b4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1252.000 ; gain = 249.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.49   | TNS=0      | WHS=-0.254 | THS=-204   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: e11309b4

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1252.000 ; gain = 249.996
Phase 2 Router Initialization | Checksum: e11309b4

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: af98f05c

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Wires with overlaps = 361
 Number of Wires with overlaps = 2
 Number of Wires with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: b58e30ff

Time (s): cpu = 00:01:29 ; elapsed = 00:01:00 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: b58e30ff

Time (s): cpu = 00:01:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1252.000 ; gain = 249.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.12   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1252.000 ; gain = 249.996
Phase 4.1 Global Iteration 0 | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1252.000 ; gain = 249.996
Phase 4 Rip-up And Reroute | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 1252.000 ; gain = 249.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.17   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 1252.000 ; gain = 249.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.17   | TNS=0      | WHS=0.047  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1252.000 ; gain = 249.996
Phase 6 Post Hold Fix | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1252.000 ; gain = 249.996

Router Utilization Summary
  Global Vertical Wire Utilization    = 0.212391 %
  Global Horizontal Wire Utilization  = 0.262251 %
  Total Num Pips                      = 66069
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 7a1d0ff1

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: cb392407

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1252.000 ; gain = 249.996

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.167  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 0

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1252.000 ; gain = 249.996
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:01:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1252.000 ; gain = 249.996

Routing Is Done.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Mar 14 20:37:43 2015. For additional details about this file, please refer to the WebTalk help file at /usr/local/cs133/vivado/Vivado/2013.2/doc/webtalk_introduction.html.

Time (s): cpu = 00:01:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1252.000 ; gain = 249.996
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1252.000 ; gain = 249.996
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream/mmult1_ipi/ipiprj.runs/impl_1/design_wrapper_drc_routed.rpt.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock design_i/processing_system7_1/inst/PS_CLK . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock design_i/processing_system7_1/inst/DDR_Clk . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock design_i/processing_system7_1/inst/DDR_Clk_n . Please specify frequency of this clock for accurate power estimate.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock design_i/processing_system7_1/inst/DDR_CKE . Please specify frequency of this clock for accurate power estimate.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.000 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1252.000 ; gain = 0.000
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Overwriting "TIMESTAMP" with "719F4984" for option USR_ACCESS
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 1385.180 ; gain = 133.180
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 20:38:45 2015...
[Sat Mar 14 20:38:45 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:04:39 ; elapsed = 00:03:19 . Memory (MB): peak = 925.602 ; gain = 8.000
# file copy -force ./ipiprj.runs/impl_1/design_wrapper.bit ./system.bit
# clean_debug_names
# if { [file exists ./ipiprj.runs/impl_1/debug_nets.ltx] } {
#   file copy -force ./ipiprj.runs/impl_1/debug_nets.ltx ./debug_nets.ltx
# }
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 20:38:48 2015...
@I [XCL-10] ** Copying files for mmult1 into pkg directory
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] -- Building the hardware system - Complete
@I [XCL-10] -----------------------------------------------------------------
@I [XCL-10] ----------------------------------------------------------------
@I [XCL-10] -- Building the SD card image 
@I [XCL-10] ----------------------------------------------------------------
@I [XCL-10] Creating SD image using hardware from /w/ugrad.01/cs/xiaohuiz/cs133/lab5/matrix_multiply/mmult_bitstream_clc/build/system_bld/mmult1/bitstream
@I [XCL-10] Copied mmult_bitstream_clc.exe
@I [XCL-10] Copied mmult1.xclbin
@I [XCL-112] Total elapsed time: 576.462 seconds; peak memory usage: 38.7 MB.
@I [LIC-101] Checked in feature [ap_opencl]
