// Seed: 3990882609
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri0 id_5,
    output wand id_6,
    input wor id_7,
    input wire id_8,
    output tri1 id_9,
    output tri0 id_10,
    input wand id_11,
    input supply1 id_12
);
  wire id_14;
  tri1 id_15 = 1, id_16;
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6,
    output tri0 id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri id_10
    , id_16,
    input tri0 id_11,
    input tri id_12,
    output wire id_13,
    output tri0 id_14
);
  wire id_17;
  tri1 id_18;
  assign id_18 = {id_4 - id_12{1}};
  assign id_6  = id_5;
  module_0(
      id_4, id_2, id_4, id_2, id_2, id_13, id_6, id_10, id_11, id_13, id_14, id_4, id_1
  );
endmodule
