

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Feb  8 11:02:32 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       21|       21|        18|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     199|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     844|     256|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     844|     491|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_167_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln172_9_fu_215_p2    |         +|   0|  0|  10|           3|           3|
    |add_ln172_fu_188_p2      |         +|   0|  0|  10|           3|           2|
    |add_ln173_4_fu_204_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln173_5_fu_231_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln173_fu_177_p2      |         +|   0|  0|  13|           6|           6|
    |icmp_ln169_fu_161_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln172_16_fu_194_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_17_fu_221_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_fu_247_p2     |      icmp|   0|  0|   8|           3|           2|
    |tmp_136_fu_252_p3        |    select|   0|  0|  32|           1|          32|
    |tmp_138_fu_259_p3        |    select|   0|  0|  32|           1|          32|
    |tmp_140_fu_265_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 199|          43|         131|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_61    |   9|          2|    3|          6|
    |i_fu_50                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |b_num_load_3_reg_342               |  32|   0|   32|          0|
    |b_num_load_4_reg_347               |  32|   0|   32|          0|
    |b_num_load_reg_337                 |  32|   0|   32|          0|
    |i_61_reg_297                       |   3|   0|    3|          0|
    |i_fu_50                            |   3|   0|    3|          0|
    |icmp_ln172_16_reg_312              |   1|   0|    1|          0|
    |icmp_ln172_17_reg_322              |   1|   0|    1|          0|
    |icmp_ln172_reg_332                 |   1|   0|    1|          0|
    |mul_1_i_i30_i_reg_357              |  32|   0|   32|          0|
    |mul_2_i_i37_i_reg_362              |  32|   0|   32|          0|
    |mul_i_i23_i_reg_352                |  32|   0|   32|          0|
    |tmp_136_reg_367                    |  32|   0|   32|          0|
    |tmp_138_reg_373                    |  32|   0|   32|          0|
    |tmp_140_reg_379                    |  32|   0|   32|          0|
    |i_61_reg_297                       |  64|  32|    3|          0|
    |icmp_ln172_16_reg_312              |  64|  32|    1|          0|
    |icmp_ln172_17_reg_322              |  64|  32|    1|          0|
    |icmp_ln172_reg_332                 |  64|  32|    1|          0|
    |mul_1_i_i30_i_reg_357              |  64|  32|   32|          0|
    |mul_2_i_i37_i_reg_362              |  64|  32|   32|          0|
    |tmp_136_reg_367                    |  64|  32|   32|          0|
    |tmp_138_reg_373                    |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 844| 256|  466|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12725_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12725_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12725_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12725_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12725_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4183_p_din0     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4183_p_din1     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4183_p_opcode   |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4183_p_dout0    |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4183_p_ce       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4190_p_din0     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4190_p_din1     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4190_p_opcode   |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4190_p_dout0    |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4190_p_ce       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4198_p_din0     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4198_p_din1     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4198_p_dout0    |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4198_p_ce       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4204_p_din0     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4204_p_din1     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4204_p_dout0    |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_4204_p_ce       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12729_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12729_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12729_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_12729_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_169_1|  return value|
|sub_ln542              |   in|    6|     ap_none|                       sub_ln542|        scalar|
|b_num_address0         |  out|    6|   ap_memory|                           b_num|         array|
|b_num_ce0              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_q0               |   in|   32|   ap_memory|                           b_num|         array|
|b_num_address1         |  out|    6|   ap_memory|                           b_num|         array|
|b_num_ce1              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_q1               |   in|   32|   ap_memory|                           b_num|         array|
|b_num_address2         |  out|    6|   ap_memory|                           b_num|         array|
|b_num_ce2              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_q2               |   in|   32|   ap_memory|                           b_num|         array|
|b_num_load_77          |   in|   32|     ap_none|                   b_num_load_77|        scalar|
|b_num_load_37          |   in|   32|     ap_none|                   b_num_load_37|        scalar|
|b_num_load_38          |   in|   32|     ap_none|                   b_num_load_38|        scalar|
|aux_4_address0         |  out|    3|   ap_memory|                           aux_4|         array|
|aux_4_ce0              |  out|    1|   ap_memory|                           aux_4|         array|
|aux_4_we0              |  out|    1|   ap_memory|                           aux_4|         array|
|aux_4_d0               |  out|   32|   ap_memory|                           aux_4|         array|
+-----------------------+-----+-----+------------+--------------------------------+--------------+

