
ifrns.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000776c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000003ec  00802000  0000776c  00007800  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000586  008023ec  008023ec  00007bec  2**0
                  ALLOC
  3 .stab         0000306c  00000000  00000000  00007bec  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000add  00000000  00000000  0000ac58  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c8  00000000  00000000  0000b738  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a2d4  00000000  00000000  0000ba00  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000170e  00000000  00000000  00015cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000427a  00000000  00000000  000173e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000010c0  00000000  00000000  0001b65c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000021fb  00000000  00000000  0001c71c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000035c0  00000000  00000000  0001e917  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 0015e59f  00000000  00000000  00021ed7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000030  00000000  00000000  00180476  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 60 01 	jmp	0x2c0	; 0x2c0 <__ctors_end>
       4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
       8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
       c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      10:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      14:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      18:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      1c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      20:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      24:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      28:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      2c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      30:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      34:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      38:	0c 94 d6 0e 	jmp	0x1dac	; 0x1dac <__vector_14>
      3c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      40:	0c 94 bf 0e 	jmp	0x1d7e	; 0x1d7e <__vector_16>
      44:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      48:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      4c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      50:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      54:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      58:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      5c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      60:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      64:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      68:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      6c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      70:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      74:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      78:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      7c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      80:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      84:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      88:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      8c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      90:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      94:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      98:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      9c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      a0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      a4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      a8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      ac:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      b0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      b4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      b8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      bc:	0c 94 72 11 	jmp	0x22e4	; 0x22e4 <__vector_47>
      c0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      c4:	0c 94 40 11 	jmp	0x2280	; 0x2280 <__vector_49>
      c8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      cc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      d0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      d4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      d8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      dc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      e0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      e4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      e8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      ec:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      f0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      f4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      f8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      fc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     100:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     104:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     108:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     10c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     110:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     114:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     118:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     11c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     120:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     124:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     128:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     12c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     130:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     134:	0c 94 de 10 	jmp	0x21bc	; 0x21bc <__vector_77>
     138:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     13c:	0c 94 c7 10 	jmp	0x218e	; 0x218e <__vector_79>
     140:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     144:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     148:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     14c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     150:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     154:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     158:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     15c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     160:	0c 94 cd 13 	jmp	0x279a	; 0x279a <__vector_88>
     164:	0c 94 1f 14 	jmp	0x283e	; 0x283e <__vector_89>
     168:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     16c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     170:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     174:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     178:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     17c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     180:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     184:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     188:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     18c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     190:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     194:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     198:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     19c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1a0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1a4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1a8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1ac:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1b0:	0c 94 45 08 	jmp	0x108a	; 0x108a <__vector_108>
     1b4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1b8:	0c 94 2f 08 	jmp	0x105e	; 0x105e <__vector_110>
     1bc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1c0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1c4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1c8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1cc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1d0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1d4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1d8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1dc:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1e0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1e4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1e8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1ec:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1f0:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1f4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
     1f8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>

000001fc <baudctrl_2mhz>:
     1fc:	bc e5 ac c5 9c 85 96 03 92 c1 91 21 90 96           ...........!..

0000020a <baudctrl_32mhz>:
     20a:	1d 03 ed 01 dc fd cc f5 bc e5 ac c5 a8 6e           .............n

00000218 <baudctrl_2mhz>:
     218:	bc e5 ac c5 9c 85 96 03 92 c1 91 21 90 96           ...........!..

00000226 <baudctrl_32mhz>:
     226:	1d 03 ed 01 dc fd cc f5 bc e5 ac c5 a8 6e           .............n

00000234 <baudctrl_2mhz>:
     234:	bc e5 ac c5 9c 85 96 03 92 c1 91 21 90 96           ...........!..

00000242 <baudctrl_32mhz>:
     242:	1d 03 ed 01 dc fd cc f5 bc e5 ac c5 a8 6e           .............n

00000250 <baudctrl_2mhz>:
     250:	bc e5 ac c5 9c 85 96 03 92 c1 91 21 90 96           ...........!..

0000025e <baudctrl_32mhz>:
     25e:	1d 03 ed 01 dc fd cc f5 bc e5 ac c5 a8 6e           .............n

0000026c <baudctrl_2mhz>:
     26c:	bc e5 ac c5 9c 85 96 03 92 c1 91 21 90 96           ...........!..

0000027a <baudctrl_32mhz>:
     27a:	1d 03 ed 01 dc fd cc f5 bc e5 ac c5 a8 6e           .............n

00000288 <baudctrl_2mhz>:
     288:	bc e5 ac c5 9c 85 96 03 92 c1 91 21 90 96           ...........!..

00000296 <baudctrl_32mhz>:
     296:	1d 03 ed 01 dc fd cc f5 bc e5 ac c5 a8 6e           .............n

000002a4 <baudctrl_2mhz>:
     2a4:	bc e5 ac c5 9c 85 96 03 92 c1 91 21 90 96           ...........!..

000002b2 <baudctrl_32mhz>:
     2b2:	1d 03 ed 01 dc fd cc f5 bc e5 ac c5 a8 6e           .............n

000002c0 <__ctors_end>:
     2c0:	11 24       	eor	r1, r1
     2c2:	1f be       	out	0x3f, r1	; 63
     2c4:	c0 e0       	ldi	r28, 0x00	; 0
     2c6:	d0 e4       	ldi	r29, 0x40	; 64
     2c8:	de bf       	out	0x3e, r29	; 62
     2ca:	cd bf       	out	0x3d, r28	; 61
     2cc:	00 e0       	ldi	r16, 0x00	; 0
     2ce:	0c bf       	out	0x3c, r16	; 60
     2d0:	18 be       	out	0x38, r1	; 56
     2d2:	19 be       	out	0x39, r1	; 57
     2d4:	1a be       	out	0x3a, r1	; 58
     2d6:	1b be       	out	0x3b, r1	; 59

000002d8 <__do_copy_data>:
     2d8:	13 e2       	ldi	r17, 0x23	; 35
     2da:	a0 e0       	ldi	r26, 0x00	; 0
     2dc:	b0 e2       	ldi	r27, 0x20	; 32
     2de:	ec e6       	ldi	r30, 0x6C	; 108
     2e0:	f7 e7       	ldi	r31, 0x77	; 119
     2e2:	00 e0       	ldi	r16, 0x00	; 0
     2e4:	0b bf       	out	0x3b, r16	; 59
     2e6:	02 c0       	rjmp	.+4      	; 0x2ec <__do_copy_data+0x14>
     2e8:	07 90       	elpm	r0, Z+
     2ea:	0d 92       	st	X+, r0
     2ec:	ac 3e       	cpi	r26, 0xEC	; 236
     2ee:	b1 07       	cpc	r27, r17
     2f0:	d9 f7       	brne	.-10     	; 0x2e8 <__do_copy_data+0x10>
     2f2:	1b be       	out	0x3b, r1	; 59

000002f4 <__do_clear_bss>:
     2f4:	19 e2       	ldi	r17, 0x29	; 41
     2f6:	ac ee       	ldi	r26, 0xEC	; 236
     2f8:	b3 e2       	ldi	r27, 0x23	; 35
     2fa:	01 c0       	rjmp	.+2      	; 0x2fe <.do_clear_bss_start>

000002fc <.do_clear_bss_loop>:
     2fc:	1d 92       	st	X+, r1

000002fe <.do_clear_bss_start>:
     2fe:	a2 37       	cpi	r26, 0x72	; 114
     300:	b1 07       	cpc	r27, r17
     302:	e1 f7       	brne	.-8      	; 0x2fc <.do_clear_bss_loop>
     304:	0e 94 88 01 	call	0x310	; 0x310 <main>
     308:	0c 94 b4 3b 	jmp	0x7768	; 0x7768 <_exit>

0000030c <__bad_interrupt>:
     30c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000310 <main>:
unsigned char phaseCodesSlaveA	= phaseCodeSlaveADefault;
unsigned char phaseCodesSlaveB	= phaseCodeSlaveBDefault;
unsigned long phaseCodesSecLabel= phaseCodesSecLabel0Default;

int main(void)
{	
     310:	8f 92       	push	r8
     312:	9f 92       	push	r9
     314:	af 92       	push	r10
     316:	bf 92       	push	r11
     318:	cf 92       	push	r12
     31a:	df 92       	push	r13
     31c:	ef 92       	push	r14
     31e:	0f 93       	push	r16
     320:	cf 93       	push	r28
     322:	df 93       	push	r29
     324:	0f 92       	push	r0
     326:	0f 92       	push	r0
     328:	cd b7       	in	r28, 0x3d	; 61
     32a:	de b7       	in	r29, 0x3e	; 62
	InitializeSoftwareSystem(
     32c:	b0 91 00 20 	lds	r27, 0x2000
     330:	a0 91 01 20 	lds	r26, 0x2001
     334:	e0 91 02 20 	lds	r30, 0x2002
     338:	e9 83       	std	Y+1, r30	; 0x01
     33a:	f0 91 03 20 	lds	r31, 0x2003
     33e:	fa 83       	std	Y+2, r31	; 0x02
     340:	80 90 04 20 	lds	r8, 0x2004
     344:	90 90 05 20 	lds	r9, 0x2005
     348:	a0 90 06 20 	lds	r10, 0x2006
     34c:	b0 90 07 20 	lds	r11, 0x2007
     350:	8d b7       	in	r24, 0x3d	; 61
     352:	9e b7       	in	r25, 0x3e	; 62
     354:	44 97       	sbiw	r24, 0x14	; 20
     356:	8d bf       	out	0x3d, r24	; 61
     358:	9e bf       	out	0x3e, r25	; 62
     35a:	8d b7       	in	r24, 0x3d	; 61
     35c:	9e b7       	in	r25, 0x3e	; 62
     35e:	01 96       	adiw	r24, 0x01	; 1
     360:	25 e4       	ldi	r18, 0x45	; 69
     362:	3e e1       	ldi	r19, 0x1E	; 30
     364:	45 e8       	ldi	r20, 0x85	; 133
     366:	51 e4       	ldi	r21, 0x41	; 65
     368:	fc 01       	movw	r30, r24
     36a:	20 83       	st	Z, r18
     36c:	31 83       	std	Z+1, r19	; 0x01
     36e:	42 83       	std	Z+2, r20	; 0x02
     370:	53 83       	std	Z+3, r21	; 0x03
     372:	24 ec       	ldi	r18, 0xC4	; 196
     374:	31 ea       	ldi	r19, 0xA1	; 161
     376:	4f e4       	ldi	r20, 0x4F	; 79
     378:	5d e9       	ldi	r21, 0x9D	; 157
     37a:	fc 01       	movw	r30, r24
     37c:	24 83       	std	Z+4, r18	; 0x04
     37e:	35 83       	std	Z+5, r19	; 0x05
     380:	46 83       	std	Z+6, r20	; 0x06
     382:	57 83       	std	Z+7, r21	; 0x07
     384:	22 ed       	ldi	r18, 0xD2	; 210
     386:	38 ed       	ldi	r19, 0xD8	; 216
     388:	4b e5       	ldi	r20, 0x5B	; 91
     38a:	5b e9       	ldi	r21, 0x9B	; 155
     38c:	fc 01       	movw	r30, r24
     38e:	20 87       	std	Z+8, r18	; 0x08
     390:	31 87       	std	Z+9, r19	; 0x09
     392:	42 87       	std	Z+10, r20	; 0x0a
     394:	53 87       	std	Z+11, r21	; 0x0b
     396:	20 ec       	ldi	r18, 0xC0	; 192
     398:	3f e5       	ldi	r19, 0x5F	; 95
     39a:	45 e6       	ldi	r20, 0x65	; 101
     39c:	5e ee       	ldi	r21, 0xEE	; 238
     39e:	fc 01       	movw	r30, r24
     3a0:	24 87       	std	Z+12, r18	; 0x0c
     3a2:	35 87       	std	Z+13, r19	; 0x0d
     3a4:	46 87       	std	Z+14, r20	; 0x0e
     3a6:	57 87       	std	Z+15, r21	; 0x0f
     3a8:	25 e0       	ldi	r18, 0x05	; 5
     3aa:	30 e0       	ldi	r19, 0x00	; 0
     3ac:	40 e0       	ldi	r20, 0x00	; 0
     3ae:	50 e0       	ldi	r21, 0x00	; 0
     3b0:	fc 01       	movw	r30, r24
     3b2:	20 8b       	std	Z+16, r18	; 0x10
     3b4:	31 8b       	std	Z+17, r19	; 0x11
     3b6:	42 8b       	std	Z+18, r20	; 0x12
     3b8:	53 8b       	std	Z+19, r21	; 0x13
     3ba:	80 e0       	ldi	r24, 0x00	; 0
     3bc:	90 e0       	ldi	r25, 0x00	; 0
     3be:	60 e0       	ldi	r22, 0x00	; 0
     3c0:	70 e0       	ldi	r23, 0x00	; 0
     3c2:	40 e0       	ldi	r20, 0x00	; 0
     3c4:	50 e0       	ldi	r21, 0x00	; 0
     3c6:	2b 2f       	mov	r18, r27
     3c8:	0a 2f       	mov	r16, r26
     3ca:	e9 80       	ldd	r14, Y+1	; 0x01
     3cc:	ca 80       	ldd	r12, Y+2	; 0x02
     3ce:	0e 94 8f 02 	call	0x51e	; 0x51e <InitializeSoftwareSystem>
     3d2:	8d b7       	in	r24, 0x3d	; 61
     3d4:	9e b7       	in	r25, 0x3e	; 62
     3d6:	44 96       	adiw	r24, 0x14	; 20
     3d8:	8d bf       	out	0x3d, r24	; 61
     3da:	9e bf       	out	0x3e, r25	; 62
							  rns_vCode2,
							  rns_vCode3,
							  5
							  );
							  
	InitializeHardwareSystem(CLK_SCLKSEL_PLL_gc,	//источник опоры
     3dc:	ed b7       	in	r30, 0x3d	; 61
     3de:	fe b7       	in	r31, 0x3e	; 62
     3e0:	37 97       	sbiw	r30, 0x07	; 7
     3e2:	ed bf       	out	0x3d, r30	; 61
     3e4:	fe bf       	out	0x3e, r31	; 62
     3e6:	2d b7       	in	r18, 0x3d	; 61
     3e8:	3e b7       	in	r19, 0x3e	; 62
     3ea:	2f 5f       	subi	r18, 0xFF	; 255
     3ec:	3f 4f       	sbci	r19, 0xFF	; 255
     3ee:	80 ee       	ldi	r24, 0xE0	; 224
     3f0:	97 e0       	ldi	r25, 0x07	; 7
     3f2:	f9 01       	movw	r30, r18
     3f4:	80 83       	st	Z, r24
     3f6:	91 83       	std	Z+1, r25	; 0x01
     3f8:	80 ee       	ldi	r24, 0xE0	; 224
     3fa:	96 e0       	ldi	r25, 0x06	; 6
     3fc:	a0 e0       	ldi	r26, 0x00	; 0
     3fe:	b0 e0       	ldi	r27, 0x00	; 0
     400:	f9 01       	movw	r30, r18
     402:	82 83       	std	Z+2, r24	; 0x02
     404:	93 83       	std	Z+3, r25	; 0x03
     406:	a4 83       	std	Z+4, r26	; 0x04
     408:	b5 83       	std	Z+5, r27	; 0x05
     40a:	82 e0       	ldi	r24, 0x02	; 2
     40c:	f9 01       	movw	r30, r18
     40e:	86 83       	std	Z+6, r24	; 0x06
     410:	84 e0       	ldi	r24, 0x04	; 4
     412:	68 e0       	ldi	r22, 0x08	; 8
     414:	40 ec       	ldi	r20, 0xC0	; 192
     416:	22 e0       	ldi	r18, 0x02	; 2
     418:	00 e4       	ldi	r16, 0x40	; 64
     41a:	ee 24       	eor	r14, r14
     41c:	0f 2e       	mov	r0, r31
     41e:	cc 24       	eor	r12, r12
     420:	f7 e0       	ldi	r31, 0x07	; 7
     422:	df 2e       	mov	r13, r31
     424:	f0 2d       	mov	r31, r0
     426:	0f 2e       	mov	r0, r31
     428:	f0 e2       	ldi	r31, 0x20	; 32
     42a:	af 2e       	mov	r10, r31
     42c:	f7 e0       	ldi	r31, 0x07	; 7
     42e:	bf 2e       	mov	r11, r31
     430:	f0 2d       	mov	r31, r0
     432:	0f 2e       	mov	r0, r31
     434:	f0 ec       	ldi	r31, 0xC0	; 192
     436:	8f 2e       	mov	r8, r31
     438:	f7 e0       	ldi	r31, 0x07	; 7
     43a:	9f 2e       	mov	r9, r31
     43c:	f0 2d       	mov	r31, r0
     43e:	0e 94 39 02 	call	0x472	; 0x472 <InitializeHardwareSystem>
     442:	8d b7       	in	r24, 0x3d	; 61
     444:	9e b7       	in	r25, 0x3e	; 62
     446:	07 96       	adiw	r24, 0x07	; 7
     448:	8d bf       	out	0x3d, r24	; 61
     44a:	9e bf       	out	0x3e, r25	; 62
     44c:	01 c0       	rjmp	.+2      	; 0x450 <main+0x140>
		if(SLEEP.CTRL == 0)
		{
			SLEEP.CTRL = 0x01;
			asm("SLEEP");
		}	   
    }
     44e:	00 00       	nop
							);

    for(;;)
    {		
		//пришло - не пришло?
		ExchangeServer();
     450:	0e 94 a7 14 	call	0x294e	; 0x294e <ExchangeServer>
		ShiftServer();
     454:	0e 94 a6 2f 	call	0x5f4c	; 0x5f4c <ShiftServer>
		//усыпим ядро, чтобы не мешать DMA
		if(SLEEP.CTRL == 0)
     458:	88 e4       	ldi	r24, 0x48	; 72
     45a:	90 e0       	ldi	r25, 0x00	; 0
     45c:	fc 01       	movw	r30, r24
     45e:	80 81       	ld	r24, Z
     460:	88 23       	and	r24, r24
     462:	a9 f7       	brne	.-22     	; 0x44e <main+0x13e>
		{
			SLEEP.CTRL = 0x01;
     464:	88 e4       	ldi	r24, 0x48	; 72
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	21 e0       	ldi	r18, 0x01	; 1
     46a:	fc 01       	movw	r30, r24
     46c:	20 83       	st	Z, r18
			asm("SLEEP");
     46e:	88 95       	sleep
		}	   
    }
     470:	ee cf       	rjmp	.-36     	; 0x44e <main+0x13e>

00000472 <InitializeHardwareSystem>:
					 unsigned int port1,
					 unsigned int port2,
					 unsigned int portAddress, 
					 unsigned long portInterr,
					 unsigned char pinInterr)
{
     472:	8f 92       	push	r8
     474:	9f 92       	push	r9
     476:	af 92       	push	r10
     478:	bf 92       	push	r11
     47a:	cf 92       	push	r12
     47c:	df 92       	push	r13
     47e:	ef 92       	push	r14
     480:	ff 92       	push	r15
     482:	0f 93       	push	r16
     484:	1f 93       	push	r17
     486:	cf 93       	push	r28
     488:	df 93       	push	r29
     48a:	cd b7       	in	r28, 0x3d	; 61
     48c:	de b7       	in	r29, 0x3e	; 62
     48e:	2c 97       	sbiw	r28, 0x0c	; 12
     490:	cd bf       	out	0x3d, r28	; 61
     492:	de bf       	out	0x3e, r29	; 62
     494:	89 83       	std	Y+1, r24	; 0x01
     496:	6a 83       	std	Y+2, r22	; 0x02
     498:	4b 83       	std	Y+3, r20	; 0x03
     49a:	2c 83       	std	Y+4, r18	; 0x04
     49c:	0d 83       	std	Y+5, r16	; 0x05
     49e:	ee 82       	std	Y+6, r14	; 0x06
     4a0:	cf 82       	std	Y+7, r12	; 0x07
     4a2:	d8 86       	std	Y+8, r13	; 0x08
     4a4:	a9 86       	std	Y+9, r10	; 0x09
     4a6:	ba 86       	std	Y+10, r11	; 0x0a
     4a8:	8b 86       	std	Y+11, r8	; 0x0b
     4aa:	9c 86       	std	Y+12, r9	; 0x0c
	//InitializeWatchDogTimer();
	InitializeClock(clockSource, oscSource, pllSource, multiplicationFactor, freqRange, xoscSel);
     4ac:	89 81       	ldd	r24, Y+1	; 0x01
     4ae:	6a 81       	ldd	r22, Y+2	; 0x02
     4b0:	4b 81       	ldd	r20, Y+3	; 0x03
     4b2:	2c 81       	ldd	r18, Y+4	; 0x04
     4b4:	0d 81       	ldd	r16, Y+5	; 0x05
     4b6:	ee 80       	ldd	r14, Y+6	; 0x06
     4b8:	0e 94 8b 04 	call	0x916	; 0x916 <InitializeClock>
	InitializePorts(portAddress,port0,port1,port2,portInterr, pinInterr);
     4bc:	8c 8d       	ldd	r24, Y+28	; 0x1c
     4be:	9d 8d       	ldd	r25, Y+29	; 0x1d
     4c0:	6f 81       	ldd	r22, Y+7	; 0x07
     4c2:	78 85       	ldd	r23, Y+8	; 0x08
     4c4:	49 85       	ldd	r20, Y+9	; 0x09
     4c6:	5a 85       	ldd	r21, Y+10	; 0x0a
     4c8:	2b 85       	ldd	r18, Y+11	; 0x0b
     4ca:	3c 85       	ldd	r19, Y+12	; 0x0c
     4cc:	ee 8c       	ldd	r14, Y+30	; 0x1e
     4ce:	ff 8c       	ldd	r15, Y+31	; 0x1f
     4d0:	08 a1       	lds	r16, 0x48
     4d2:	19 a1       	lds	r17, 0x49
     4d4:	ca a0       	lds	r28, 0x8a
     4d6:	0e 94 43 05 	call	0xa86	; 0xa86 <InitializePorts>
	InitializeDAC();
     4da:	0e 94 b8 07 	call	0xf70	; 0xf70 <InitializeDAC>
	ScanCalibrPins(0x08ed);
     4de:	8d ee       	ldi	r24, 0xED	; 237
     4e0:	98 e0       	ldi	r25, 0x08	; 8
     4e2:	0e 94 2f 28 	call	0x505e	; 0x505e <ScanCalibrPins>
	
	InitializeUART();
     4e6:	0e 94 86 07 	call	0xf0c	; 0xf0c <InitializeUART>
	InitializeDiagramParameters();
     4ea:	0e 94 77 03 	call	0x6ee	; 0x6ee <InitializeDiagramParameters>
	//InitializeEventSystem();
	
	InitializeTimers();
     4ee:	0e 94 f6 05 	call	0xbec	; 0xbec <InitializeTimers>
	InitializeDMA();
     4f2:	0e 94 eb 07 	call	0xfd6	; 0xfd6 <InitializeDMA>
	
	InitSynchTimers();
     4f6:	0e 94 17 06 	call	0xc2e	; 0xc2e <InitSynchTimers>
	InitializeInterrupts();
     4fa:	0e 94 79 07 	call	0xef2	; 0xef2 <InitializeInterrupts>
	
}
     4fe:	2c 96       	adiw	r28, 0x0c	; 12
     500:	cd bf       	out	0x3d, r28	; 61
     502:	de bf       	out	0x3e, r29	; 62
     504:	df 91       	pop	r29
     506:	cf 91       	pop	r28
     508:	1f 91       	pop	r17
     50a:	0f 91       	pop	r16
     50c:	ff 90       	pop	r15
     50e:	ef 90       	pop	r14
     510:	df 90       	pop	r13
     512:	cf 90       	pop	r12
     514:	bf 90       	pop	r11
     516:	af 90       	pop	r10
     518:	9f 90       	pop	r9
     51a:	8f 90       	pop	r8
     51c:	08 95       	ret

0000051e <InitializeSoftwareSystem>:
							  unsigned long rns_v_Code1,			//код рнсв
							  unsigned long rns_v_Code2,			//код рнсв
							  unsigned long rns_v_Code3,			//код рнсв
							  unsigned long sysFreq
							  )
{
     51e:	8f 92       	push	r8
     520:	9f 92       	push	r9
     522:	af 92       	push	r10
     524:	bf 92       	push	r11
     526:	cf 92       	push	r12
     528:	ef 92       	push	r14
     52a:	0f 93       	push	r16
     52c:	cf 93       	push	r28
     52e:	df 93       	push	r29
     530:	cd b7       	in	r28, 0x3d	; 61
     532:	de b7       	in	r29, 0x3e	; 62
     534:	2e 97       	sbiw	r28, 0x0e	; 14
     536:	cd bf       	out	0x3d, r28	; 61
     538:	de bf       	out	0x3e, r29	; 62
     53a:	89 83       	std	Y+1, r24	; 0x01
     53c:	9a 83       	std	Y+2, r25	; 0x02
     53e:	6b 83       	std	Y+3, r22	; 0x03
     540:	7c 83       	std	Y+4, r23	; 0x04
     542:	4d 83       	std	Y+5, r20	; 0x05
     544:	5e 83       	std	Y+6, r21	; 0x06
     546:	2f 83       	std	Y+7, r18	; 0x07
     548:	08 87       	std	Y+8, r16	; 0x08
     54a:	e9 86       	std	Y+9, r14	; 0x09
     54c:	ca 86       	std	Y+10, r12	; 0x0a
     54e:	8b 86       	std	Y+11, r8	; 0x0b
     550:	9c 86       	std	Y+12, r9	; 0x0c
     552:	ad 86       	std	Y+13, r10	; 0x0d
     554:	be 86       	std	Y+14, r11	; 0x0e
	//зададим систему
	//system.sysType = sysT;
	//system.advForm = adv;
	//system.sigType = sigT;
	
	if(system.sysType == Rns_v) system.advForm = AdvancedFOff;
     556:	80 91 02 25 	lds	r24, 0x2502
     55a:	90 91 03 25 	lds	r25, 0x2503
     55e:	81 30       	cpi	r24, 0x01	; 1
     560:	91 05       	cpc	r25, r1
     562:	21 f4       	brne	.+8      	; 0x56c <InitializeSoftwareSystem+0x4e>
     564:	10 92 04 25 	sts	0x2504, r1
     568:	10 92 05 25 	sts	0x2505, r1
	
	switch (system.sigType)
     56c:	80 91 06 25 	lds	r24, 0x2506
     570:	90 91 07 25 	lds	r25, 0x2507
     574:	00 97       	sbiw	r24, 0x00	; 0
     576:	41 f0       	breq	.+16     	; 0x588 <InitializeSoftwareSystem+0x6a>
     578:	81 30       	cpi	r24, 0x01	; 1
     57a:	91 05       	cpc	r25, r1
     57c:	61 f4       	brne	.+24     	; 0x596 <InitializeSoftwareSystem+0x78>
	{
		case Chaika:		workStruct.count = 0; break;
     57e:	10 92 20 28 	sts	0x2820, r1
     582:	10 92 21 28 	sts	0x2821, r1
     586:	07 c0       	rjmp	.+14     	; 0x596 <InitializeSoftwareSystem+0x78>
		case Loran:	workStruct.count = -7; break;
     588:	89 ef       	ldi	r24, 0xF9	; 249
     58a:	9f ef       	ldi	r25, 0xFF	; 255
     58c:	80 93 20 28 	sts	0x2820, r24
     590:	90 93 21 28 	sts	0x2821, r25
     594:	00 00       	nop
	}	
	//фазовые коды
	diagramStruct.phaseCodes[0] = phCodeMA;
     596:	8f 81       	ldd	r24, Y+7	; 0x07
     598:	80 93 00 28 	sts	0x2800, r24
	diagramStruct.phaseCodes[1] = phCodeSA;
     59c:	89 85       	ldd	r24, Y+9	; 0x09
     59e:	80 93 01 28 	sts	0x2801, r24
	diagramStruct.phaseCodes[2] = phCodeMB;
     5a2:	88 85       	ldd	r24, Y+8	; 0x08
     5a4:	80 93 02 28 	sts	0x2802, r24
	diagramStruct.phaseCodes[3] = phCodeSB;
     5a8:	8a 85       	ldd	r24, Y+10	; 0x0a
     5aa:	80 93 03 28 	sts	0x2803, r24
	
	diagramStruct.phaseCodeSecLabel		= phCodeSecLabel;
     5ae:	8b 85       	ldd	r24, Y+11	; 0x0b
     5b0:	9c 85       	ldd	r25, Y+12	; 0x0c
     5b2:	ad 85       	ldd	r26, Y+13	; 0x0d
     5b4:	be 85       	ldd	r27, Y+14	; 0x0e
     5b6:	80 93 04 28 	sts	0x2804, r24
     5ba:	90 93 05 28 	sts	0x2805, r25
     5be:	a0 93 06 28 	sts	0x2806, r26
     5c2:	b0 93 07 28 	sts	0x2807, r27
	//фазовые коды мин и 5 мин маркеров формируются на этапе выполнения программы в зависимости от текущего времени
	diagramStruct.phaseCodeMinLabel		= 0;
     5c6:	10 92 08 28 	sts	0x2808, r1
     5ca:	10 92 09 28 	sts	0x2809, r1
	diagramStruct.phaseCode5MinLabel	= 0;
     5ce:	10 92 0a 28 	sts	0x280A, r1
     5d2:	10 92 0b 28 	sts	0x280B, r1
	//фазовый код РНСв
	diagramStruct.phaseCodesRnsv[0] = rns_v_Code0;
     5d6:	8b 8d       	ldd	r24, Y+27	; 0x1b
     5d8:	9c 8d       	ldd	r25, Y+28	; 0x1c
     5da:	ad 8d       	ldd	r26, Y+29	; 0x1d
     5dc:	be 8d       	ldd	r27, Y+30	; 0x1e
     5de:	80 93 0c 28 	sts	0x280C, r24
     5e2:	90 93 0d 28 	sts	0x280D, r25
     5e6:	a0 93 0e 28 	sts	0x280E, r26
     5ea:	b0 93 0f 28 	sts	0x280F, r27
	diagramStruct.phaseCodesRnsv[1] = rns_v_Code1;
     5ee:	8f 8d       	ldd	r24, Y+31	; 0x1f
     5f0:	98 a1       	lds	r25, 0x48
     5f2:	a9 a1       	lds	r26, 0x49
     5f4:	ba a1       	lds	r27, 0x4a
     5f6:	80 93 10 28 	sts	0x2810, r24
     5fa:	90 93 11 28 	sts	0x2811, r25
     5fe:	a0 93 12 28 	sts	0x2812, r26
     602:	b0 93 13 28 	sts	0x2813, r27
	diagramStruct.phaseCodesRnsv[2] = rns_v_Code2;
     606:	8b a1       	lds	r24, 0x4b
     608:	9c a1       	lds	r25, 0x4c
     60a:	ad a1       	lds	r26, 0x4d
     60c:	be a1       	lds	r27, 0x4e
     60e:	80 93 14 28 	sts	0x2814, r24
     612:	90 93 15 28 	sts	0x2815, r25
     616:	a0 93 16 28 	sts	0x2816, r26
     61a:	b0 93 17 28 	sts	0x2817, r27
	diagramStruct.phaseCodesRnsv[3] = rns_v_Code3;
     61e:	8f a1       	lds	r24, 0x4f
     620:	98 a5       	lds	r25, 0x68
     622:	a9 a5       	lds	r26, 0x69
     624:	ba a5       	lds	r27, 0x6a
     626:	80 93 18 28 	sts	0x2818, r24
     62a:	90 93 19 28 	sts	0x2819, r25
     62e:	a0 93 1a 28 	sts	0x281A, r26
     632:	b0 93 1b 28 	sts	0x281B, r27
	
	diagramStruct.sysType = sysT;
     636:	89 81       	ldd	r24, Y+1	; 0x01
     638:	9a 81       	ldd	r25, Y+2	; 0x02
     63a:	80 93 df 27 	sts	0x27DF, r24
     63e:	90 93 e0 27 	sts	0x27E0, r25
	diagramStruct.modernFormat = adv;
     642:	8b 81       	ldd	r24, Y+3	; 0x03
     644:	9c 81       	ldd	r25, Y+4	; 0x04
     646:	80 93 dd 27 	sts	0x27DD, r24
     64a:	90 93 de 27 	sts	0x27DE, r25
	diagramStruct.sigType = sigT;
     64e:	8d 81       	ldd	r24, Y+5	; 0x05
     650:	9e 81       	ldd	r25, Y+6	; 0x06
     652:	80 93 e1 27 	sts	0x27E1, r24
     656:	90 93 e2 27 	sts	0x27E2, r25
	
	//запишем нач адрес массива фаз кодов рнсв
	workStruct.phaseCodesRnsvPtr = diagramStruct.phaseCodesRnsv;
     65a:	8c e0       	ldi	r24, 0x0C	; 12
     65c:	98 e2       	ldi	r25, 0x28	; 40
     65e:	80 93 3b 28 	sts	0x283B, r24
     662:	90 93 3c 28 	sts	0x283C, r25
	//запишем нач адрес массива фаз кодов
	workStruct.phaseCodesPtr = diagramStruct.phaseCodes;
     666:	80 e0       	ldi	r24, 0x00	; 0
     668:	98 e2       	ldi	r25, 0x28	; 40
     66a:	80 93 37 28 	sts	0x2837, r24
     66e:	90 93 38 28 	sts	0x2838, r25
	workStruct.phaseCount = 0;
     672:	10 92 3a 28 	sts	0x283A, r1
	workStruct.count = 0;
     676:	10 92 20 28 	sts	0x2820, r1
     67a:	10 92 21 28 	sts	0x2821, r1
	//начальные настройки режимов
	workStruct.phasePer	= a; 
     67e:	10 92 33 28 	sts	0x2833, r1
     682:	10 92 34 28 	sts	0x2834, r1
	workStruct.phaseMS	= master;
     686:	10 92 35 28 	sts	0x2835, r1
     68a:	10 92 36 28 	sts	0x2836, r1
	//сдвиг false
	workStruct.shift = false;
     68e:	10 92 51 28 	sts	0x2851, r1
     692:	10 92 52 28 	sts	0x2852, r1
	workStruct.compensMissmatchInit = false;
     696:	10 92 5d 28 	sts	0x285D, r1
     69a:	10 92 5e 28 	sts	0x285E, r1
	workStruct.shiftDone = false;
     69e:	10 92 5f 28 	sts	0x285F, r1
     6a2:	10 92 60 28 	sts	0x2860, r1
	//старт/стоп таймеров по ДМА
	timFStart = 3;
     6a6:	83 e0       	ldi	r24, 0x03	; 3
     6a8:	80 93 1c 28 	sts	0x281C, r24
	timFStop  = 0;
     6ac:	10 92 f2 24 	sts	0x24F2, r1
	//частота на таймеры
	freq = sysFreq;
     6b0:	8b a5       	lds	r24, 0x6b
     6b2:	9c a5       	lds	r25, 0x6c
     6b4:	ad a5       	lds	r26, 0x6d
     6b6:	be a5       	lds	r27, 0x6e
     6b8:	80 93 fe 24 	sts	0x24FE, r24
     6bc:	90 93 ff 24 	sts	0x24FF, r25
     6c0:	a0 93 00 25 	sts	0x2500, r26
     6c4:	b0 93 01 25 	sts	0x2501, r27
	//
	serviceStruct.dacVal = 0x08ED;
     6c8:	8d ee       	ldi	r24, 0xED	; 237
     6ca:	98 e0       	ldi	r25, 0x08	; 8
     6cc:	80 93 10 25 	sts	0x2510, r24
     6d0:	90 93 11 25 	sts	0x2511, r25
	
}
     6d4:	2e 96       	adiw	r28, 0x0e	; 14
     6d6:	cd bf       	out	0x3d, r28	; 61
     6d8:	de bf       	out	0x3e, r29	; 62
     6da:	df 91       	pop	r29
     6dc:	cf 91       	pop	r28
     6de:	0f 91       	pop	r16
     6e0:	ef 90       	pop	r14
     6e2:	cf 90       	pop	r12
     6e4:	bf 90       	pop	r11
     6e6:	af 90       	pop	r10
     6e8:	9f 90       	pop	r9
     6ea:	8f 90       	pop	r8
     6ec:	08 95       	ret

000006ee <InitializeDiagramParameters>:


//инициализируем параметры диаграммы
boolean InitializeDiagramParameters()
{//прочитаем из EEPROM сохраненную структуру
     6ee:	cf 93       	push	r28
     6f0:	df 93       	push	r29
     6f2:	cd b7       	in	r28, 0x3d	; 61
     6f4:	de b7       	in	r29, 0x3e	; 62
     6f6:	64 97       	sbiw	r28, 0x14	; 20
     6f8:	cd bf       	out	0x3d, r28	; 61
     6fa:	de bf       	out	0x3e, r29	; 62
	unsigned char* ptr = (unsigned char*)&diagramStruct;
     6fc:	8d ed       	ldi	r24, 0xDD	; 221
     6fe:	97 e2       	ldi	r25, 0x27	; 39
     700:	89 83       	std	Y+1, r24	; 0x01
     702:	9a 83       	std	Y+2, r25	; 0x02
	unsigned int crcEE = 0;
     704:	1f 82       	std	Y+7, r1	; 0x07
     706:	18 86       	std	Y+8, r1	; 0x08
	volatile unsigned int crc = 0;
     708:	19 86       	std	Y+9, r1	; 0x09
     70a:	1a 86       	std	Y+10, r1	; 0x0a
	eeprom_busy_wait();
     70c:	8f ec       	ldi	r24, 0xCF	; 207
     70e:	91 e0       	ldi	r25, 0x01	; 1
     710:	fc 01       	movw	r30, r24
     712:	80 81       	ld	r24, Z
     714:	88 23       	and	r24, r24
     716:	d4 f3       	brlt	.-12     	; 0x70c <InitializeDiagramParameters+0x1e>
	eeprom_read_block(ptr, (void*)DIAGRAM_STRUCT_EEPROM_ADDRESS, sizeof(DiagramStruct));
     718:	89 81       	ldd	r24, Y+1	; 0x01
     71a:	9a 81       	ldd	r25, Y+2	; 0x02
     71c:	65 e0       	ldi	r22, 0x05	; 5
     71e:	70 e0       	ldi	r23, 0x00	; 0
     720:	4f e3       	ldi	r20, 0x3F	; 63
     722:	50 e0       	ldi	r21, 0x00	; 0
     724:	0e 94 7b 3b 	call	0x76f6	; 0x76f6 <__eerd_block_x128a1u>
	ptr = (unsigned char*)&crcEE;
     728:	ce 01       	movw	r24, r28
     72a:	07 96       	adiw	r24, 0x07	; 7
     72c:	89 83       	std	Y+1, r24	; 0x01
     72e:	9a 83       	std	Y+2, r25	; 0x02
	eeprom_busy_wait();
     730:	8f ec       	ldi	r24, 0xCF	; 207
     732:	91 e0       	ldi	r25, 0x01	; 1
     734:	fc 01       	movw	r30, r24
     736:	80 81       	ld	r24, Z
     738:	88 23       	and	r24, r24
     73a:	d4 f3       	brlt	.-12     	; 0x730 <InitializeDiagramParameters+0x42>
	eeprom_read_block(ptr, (void*)DIAGRAM_STRUCT_EEPROM_CRC, sizeof(unsigned int));
     73c:	89 81       	ldd	r24, Y+1	; 0x01
     73e:	9a 81       	ldd	r25, Y+2	; 0x02
     740:	66 e4       	ldi	r22, 0x46	; 70
     742:	70 e0       	ldi	r23, 0x00	; 0
     744:	42 e0       	ldi	r20, 0x02	; 2
     746:	50 e0       	ldi	r21, 0x00	; 0
     748:	0e 94 7b 3b 	call	0x76f6	; 0x76f6 <__eerd_block_x128a1u>
	crc = GetCRC(&diagramStruct, sizeof(DiagramStruct));
     74c:	8d ed       	ldi	r24, 0xDD	; 221
     74e:	97 e2       	ldi	r25, 0x27	; 39
     750:	6f e3       	ldi	r22, 0x3F	; 63
     752:	0e 94 d2 21 	call	0x43a4	; 0x43a4 <GetCRC>
     756:	89 87       	std	Y+9, r24	; 0x09
     758:	9a 87       	std	Y+10, r25	; 0x0a
	if(crc != crcEE)
     75a:	29 85       	ldd	r18, Y+9	; 0x09
     75c:	3a 85       	ldd	r19, Y+10	; 0x0a
     75e:	8f 81       	ldd	r24, Y+7	; 0x07
     760:	98 85       	ldd	r25, Y+8	; 0x08
     762:	28 17       	cp	r18, r24
     764:	39 07       	cpc	r19, r25
     766:	49 f0       	breq	.+18     	; 0x77a <InitializeDiagramParameters+0x8c>
		//отправим на комп сигнал бедствия
		recTransStatus |= 1 << DIAGRAM_STRUCT_REQUEST;
     768:	80 91 58 27 	lds	r24, 0x2758
     76c:	90 91 59 27 	lds	r25, 0x2759
     770:	80 62       	ori	r24, 0x20	; 32
     772:	80 93 58 27 	sts	0x2758, r24
     776:	90 93 59 27 	sts	0x2759, r25
		
	//прочитаем служебную структуру
	ptr = (unsigned char*)&serviceStruct;
     77a:	80 e1       	ldi	r24, 0x10	; 16
     77c:	95 e2       	ldi	r25, 0x25	; 37
     77e:	89 83       	std	Y+1, r24	; 0x01
     780:	9a 83       	std	Y+2, r25	; 0x02
	eeprom_busy_wait();
     782:	8f ec       	ldi	r24, 0xCF	; 207
     784:	91 e0       	ldi	r25, 0x01	; 1
     786:	fc 01       	movw	r30, r24
     788:	80 81       	ld	r24, Z
     78a:	88 23       	and	r24, r24
     78c:	d4 f3       	brlt	.-12     	; 0x782 <InitializeDiagramParameters+0x94>
	eeprom_read_block(ptr, (void*)SERVICE_STRUCT_EEPROM_ADDRESS, sizeof(ServiceStruct));
     78e:	89 81       	ldd	r24, Y+1	; 0x01
     790:	9a 81       	ldd	r25, Y+2	; 0x02
     792:	6e e4       	ldi	r22, 0x4E	; 78
     794:	70 e0       	ldi	r23, 0x00	; 0
     796:	42 e0       	ldi	r20, 0x02	; 2
     798:	50 e0       	ldi	r21, 0x00	; 0
     79a:	0e 94 7b 3b 	call	0x76f6	; 0x76f6 <__eerd_block_x128a1u>
	ptr = (unsigned char*)&crcEE;
     79e:	ce 01       	movw	r24, r28
     7a0:	07 96       	adiw	r24, 0x07	; 7
     7a2:	89 83       	std	Y+1, r24	; 0x01
     7a4:	9a 83       	std	Y+2, r25	; 0x02
	eeprom_busy_wait();
     7a6:	8f ec       	ldi	r24, 0xCF	; 207
     7a8:	91 e0       	ldi	r25, 0x01	; 1
     7aa:	fc 01       	movw	r30, r24
     7ac:	80 81       	ld	r24, Z
     7ae:	88 23       	and	r24, r24
     7b0:	d4 f3       	brlt	.-12     	; 0x7a6 <InitializeDiagramParameters+0xb8>
	eeprom_read_block(ptr, (void*)SERVICE_STRUCT_EEPROM_CRC, sizeof(unsigned int));
     7b2:	89 81       	ldd	r24, Y+1	; 0x01
     7b4:	9a 81       	ldd	r25, Y+2	; 0x02
     7b6:	62 e5       	ldi	r22, 0x52	; 82
     7b8:	70 e0       	ldi	r23, 0x00	; 0
     7ba:	42 e0       	ldi	r20, 0x02	; 2
     7bc:	50 e0       	ldi	r21, 0x00	; 0
     7be:	0e 94 7b 3b 	call	0x76f6	; 0x76f6 <__eerd_block_x128a1u>
	crc = GetCRC(&serviceStruct, sizeof(ServiceStruct));
     7c2:	80 e1       	ldi	r24, 0x10	; 16
     7c4:	95 e2       	ldi	r25, 0x25	; 37
     7c6:	62 e0       	ldi	r22, 0x02	; 2
     7c8:	0e 94 d2 21 	call	0x43a4	; 0x43a4 <GetCRC>
     7cc:	89 87       	std	Y+9, r24	; 0x09
     7ce:	9a 87       	std	Y+10, r25	; 0x0a
	if(crc != crcEE)
     7d0:	29 85       	ldd	r18, Y+9	; 0x09
     7d2:	3a 85       	ldd	r19, Y+10	; 0x0a
     7d4:	8f 81       	ldd	r24, Y+7	; 0x07
     7d6:	98 85       	ldd	r25, Y+8	; 0x08
     7d8:	28 17       	cp	r18, r24
     7da:	39 07       	cpc	r19, r25
     7dc:	e1 f0       	breq	.+56     	; 0x816 <InitializeDiagramParameters+0x128>
		//отправим на комп сигнал бедствия
		recTransStatus |= 1 << SERVICE_STRUCT_REQUEST;
     7de:	80 91 58 27 	lds	r24, 0x2758
     7e2:	90 91 59 27 	lds	r25, 0x2759
     7e6:	92 60       	ori	r25, 0x02	; 2
     7e8:	80 93 58 27 	sts	0x2758, r24
     7ec:	90 93 59 27 	sts	0x2759, r25
	
	while((recTransStatus & (1 << DIAGRAM_STRUCT_REQUEST)) || (recTransStatus & (1 << SERVICE_STRUCT_REQUEST)))
     7f0:	12 c0       	rjmp	.+36     	; 0x816 <InitializeDiagramParameters+0x128>
	{
		sei();
     7f2:	78 94       	sei
		PMIC.CTRL = PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm;
     7f4:	80 ea       	ldi	r24, 0xA0	; 160
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	26 e0       	ldi	r18, 0x06	; 6
     7fa:	fc 01       	movw	r30, r24
     7fc:	22 83       	std	Z+2, r18	; 0x02
		recTransStatus |= (1 << TRANS_ENABLE);
     7fe:	80 91 58 27 	lds	r24, 0x2758
     802:	90 91 59 27 	lds	r25, 0x2759
     806:	82 60       	ori	r24, 0x02	; 2
     808:	80 93 58 27 	sts	0x2758, r24
     80c:	90 93 59 27 	sts	0x2759, r25
		ExchangeServer();
     810:	0e 94 a7 14 	call	0x294e	; 0x294e <ExchangeServer>
     814:	01 c0       	rjmp	.+2      	; 0x818 <InitializeDiagramParameters+0x12a>
	crc = GetCRC(&serviceStruct, sizeof(ServiceStruct));
	if(crc != crcEE)
		//отправим на комп сигнал бедствия
		recTransStatus |= 1 << SERVICE_STRUCT_REQUEST;
	
	while((recTransStatus & (1 << DIAGRAM_STRUCT_REQUEST)) || (recTransStatus & (1 << SERVICE_STRUCT_REQUEST)))
     816:	00 00       	nop
     818:	80 91 58 27 	lds	r24, 0x2758
     81c:	90 91 59 27 	lds	r25, 0x2759
     820:	80 72       	andi	r24, 0x20	; 32
     822:	90 70       	andi	r25, 0x00	; 0
     824:	00 97       	sbiw	r24, 0x00	; 0
     826:	29 f7       	brne	.-54     	; 0x7f2 <InitializeDiagramParameters+0x104>
     828:	80 91 58 27 	lds	r24, 0x2758
     82c:	90 91 59 27 	lds	r25, 0x2759
     830:	80 70       	andi	r24, 0x00	; 0
     832:	92 70       	andi	r25, 0x02	; 2
     834:	00 97       	sbiw	r24, 0x00	; 0
     836:	e9 f6       	brne	.-70     	; 0x7f2 <InitializeDiagramParameters+0x104>
		sei();
		PMIC.CTRL = PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm;
		recTransStatus |= (1 << TRANS_ENABLE);
		ExchangeServer();
	}
	recTransStatus &= ~(1 << TRANS_ENABLE);
     838:	80 91 58 27 	lds	r24, 0x2758
     83c:	90 91 59 27 	lds	r25, 0x2759
     840:	8d 7f       	andi	r24, 0xFD	; 253
     842:	80 93 58 27 	sts	0x2758, r24
     846:	90 93 59 27 	sts	0x2759, r25
	cli();
     84a:	f8 94       	cli
	
	DateStruct ds;
	ds.year		= 2012;
     84c:	8c ed       	ldi	r24, 0xDC	; 220
     84e:	97 e0       	ldi	r25, 0x07	; 7
     850:	8d 87       	std	Y+13, r24	; 0x0d
     852:	9e 87       	std	Y+14, r25	; 0x0e
	ds.month	= 5;
     854:	85 e0       	ldi	r24, 0x05	; 5
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	8f 87       	std	Y+15, r24	; 0x0f
     85a:	98 8b       	std	Y+16, r25	; 0x10
	ds.day		= 8;
     85c:	88 e0       	ldi	r24, 0x08	; 8
     85e:	89 8b       	std	Y+17, r24	; 0x11
	ds.hour		= 12;
     860:	8c e0       	ldi	r24, 0x0C	; 12
     862:	8a 8b       	std	Y+18, r24	; 0x12
	ds.min		= 23;
     864:	87 e1       	ldi	r24, 0x17	; 23
     866:	8b 8b       	std	Y+19, r24	; 0x13
	ds.sec		= 14;
     868:	8e e0       	ldi	r24, 0x0E	; 14
     86a:	8c 8b       	std	Y+20, r24	; 0x14
	
	dateStruct.year		= 2012;
     86c:	8c ed       	ldi	r24, 0xDC	; 220
     86e:	97 e0       	ldi	r25, 0x07	; 7
     870:	80 93 16 29 	sts	0x2916, r24
     874:	90 93 17 29 	sts	0x2917, r25
	dateStruct.leapYear = true;
     878:	81 e0       	ldi	r24, 0x01	; 1
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	80 93 14 29 	sts	0x2914, r24
     880:	90 93 15 29 	sts	0x2915, r25
	dateStruct.month	= may;
     884:	84 e0       	ldi	r24, 0x04	; 4
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	80 93 18 29 	sts	0x2918, r24
     88c:	90 93 19 29 	sts	0x2919, r25
	dateStruct.day		= 8;
     890:	88 e0       	ldi	r24, 0x08	; 8
     892:	80 93 1a 29 	sts	0x291A, r24
	dateStruct.hour		= 00;
     896:	10 92 1b 29 	sts	0x291B, r1
	dateStruct.min		= 00;
     89a:	10 92 1c 29 	sts	0x291C, r1
	dateStruct.sec		= 00;
     89e:	10 92 1d 29 	sts	0x291D, r1
	
	//diagramStruct.slaveN = 0x0f;
	system.advForm = diagramStruct.modernFormat;
     8a2:	80 91 dd 27 	lds	r24, 0x27DD
     8a6:	90 91 de 27 	lds	r25, 0x27DE
     8aa:	80 93 04 25 	sts	0x2504, r24
     8ae:	90 93 05 25 	sts	0x2505, r25
	system.sigType = diagramStruct.sigType;
     8b2:	80 91 e1 27 	lds	r24, 0x27E1
     8b6:	90 91 e2 27 	lds	r25, 0x27E2
     8ba:	80 93 06 25 	sts	0x2506, r24
     8be:	90 93 07 25 	sts	0x2507, r25
	system.sysType = diagramStruct.sysType;
     8c2:	80 91 df 27 	lds	r24, 0x27DF
     8c6:	90 91 e0 27 	lds	r25, 0x27E0
     8ca:	80 93 02 25 	sts	0x2502, r24
     8ce:	90 93 03 25 	sts	0x2503, r25
	unsigned long mismatch = 0;
     8d2:	1b 82       	std	Y+3, r1	; 0x03
     8d4:	1c 82       	std	Y+4, r1	; 0x04
     8d6:	1d 82       	std	Y+5, r1	; 0x05
     8d8:	1e 82       	std	Y+6, r1	; 0x06
	
	//workStruct.totalTicks = GetFnavHzMismatch(ds);
}
     8da:	64 96       	adiw	r28, 0x14	; 20
     8dc:	cd bf       	out	0x3d, r28	; 61
     8de:	de bf       	out	0x3e, r29	; 62
     8e0:	df 91       	pop	r29
     8e2:	cf 91       	pop	r28
     8e4:	08 95       	ret

000008e6 <InitializeWatchDogTimer>:

//инициализируем сторожевой таймер
void InitializeWatchDogTimer()
{
     8e6:	cf 93       	push	r28
     8e8:	df 93       	push	r29
     8ea:	cd b7       	in	r28, 0x3d	; 61
     8ec:	de b7       	in	r29, 0x3e	; 62
	//установим самый большой период - 8с. запустим
	while(WDT.CTRL != 0x2A)
     8ee:	0a c0       	rjmp	.+20     	; 0x904 <InitializeWatchDogTimer+0x1e>
	{//пытаемся установить источником опоры ФАПЧ
		//Запрос на изменение
		CPU_CCP=CCP_IOREG_gc; 
     8f0:	84 e3       	ldi	r24, 0x34	; 52
     8f2:	90 e0       	ldi	r25, 0x00	; 0
     8f4:	28 ed       	ldi	r18, 0xD8	; 216
     8f6:	fc 01       	movw	r30, r24
     8f8:	20 83       	st	Z, r18
		//запись в регистр
		WDT.CTRL = WDT_CEN_bm|WDT_PER3_bm | WDT_PER1_bm|WDT_ENABLE_bm;	
     8fa:	80 e8       	ldi	r24, 0x80	; 128
     8fc:	90 e0       	ldi	r25, 0x00	; 0
     8fe:	2b e2       	ldi	r18, 0x2B	; 43
     900:	fc 01       	movw	r30, r24
     902:	20 83       	st	Z, r18

//инициализируем сторожевой таймер
void InitializeWatchDogTimer()
{
	//установим самый большой период - 8с. запустим
	while(WDT.CTRL != 0x2A)
     904:	80 e8       	ldi	r24, 0x80	; 128
     906:	90 e0       	ldi	r25, 0x00	; 0
     908:	fc 01       	movw	r30, r24
     90a:	80 81       	ld	r24, Z
     90c:	8a 32       	cpi	r24, 0x2A	; 42
     90e:	81 f7       	brne	.-32     	; 0x8f0 <InitializeWatchDogTimer+0xa>
		//Запрос на изменение
		CPU_CCP=CCP_IOREG_gc; 
		//запись в регистр
		WDT.CTRL = WDT_CEN_bm|WDT_PER3_bm | WDT_PER1_bm|WDT_ENABLE_bm;	
	}
}
     910:	df 91       	pop	r29
     912:	cf 91       	pop	r28
     914:	08 95       	ret

00000916 <InitializeClock>:
					 unsigned char oscSource, 
					 unsigned char pllSource,  
					 unsigned char multiplicationFactor, 
					 unsigned char freqRange, 
					 unsigned char xoscSel)
{
     916:	ef 92       	push	r14
     918:	0f 93       	push	r16
     91a:	cf 93       	push	r28
     91c:	df 93       	push	r29
     91e:	00 d0       	rcall	.+0      	; 0x920 <InitializeClock+0xa>
     920:	00 d0       	rcall	.+0      	; 0x922 <InitializeClock+0xc>
     922:	cd b7       	in	r28, 0x3d	; 61
     924:	de b7       	in	r29, 0x3e	; 62
     926:	89 83       	std	Y+1, r24	; 0x01
     928:	6a 83       	std	Y+2, r22	; 0x02
     92a:	4b 83       	std	Y+3, r20	; 0x03
     92c:	2c 83       	std	Y+4, r18	; 0x04
     92e:	0d 83       	std	Y+5, r16	; 0x05
     930:	ee 82       	std	Y+6, r14	; 0x06
	//проверим источник тактовой частоты	
	switch (clockSource)
     932:	89 81       	ldd	r24, Y+1	; 0x01
     934:	88 2f       	mov	r24, r24
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	81 30       	cpi	r24, 0x01	; 1
     93a:	91 05       	cpc	r25, r1
     93c:	89 f0       	breq	.+34     	; 0x960 <InitializeClock+0x4a>
     93e:	82 30       	cpi	r24, 0x02	; 2
     940:	91 05       	cpc	r25, r1
     942:	1c f4       	brge	.+6      	; 0x94a <InitializeClock+0x34>
     944:	00 97       	sbiw	r24, 0x00	; 0
     946:	41 f0       	breq	.+16     	; 0x958 <InitializeClock+0x42>
     948:	1f c0       	rjmp	.+62     	; 0x988 <InitializeClock+0x72>
     94a:	83 30       	cpi	r24, 0x03	; 3
     94c:	91 05       	cpc	r25, r1
     94e:	61 f0       	breq	.+24     	; 0x968 <InitializeClock+0x52>
     950:	84 30       	cpi	r24, 0x04	; 4
     952:	91 05       	cpc	r25, r1
     954:	89 f0       	breq	.+34     	; 0x978 <InitializeClock+0x62>
     956:	18 c0       	rjmp	.+48     	; 0x988 <InitializeClock+0x72>
	{
		//2 МГц внутренние
		case CLK_SCLKSEL_RC2M_gc:	{InitOscSource(oscSource); 
     958:	8a 81       	ldd	r24, Y+2	; 0x02
     95a:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <InitOscSource>
									 
									break;}
     95e:	14 c0       	rjmp	.+40     	; 0x988 <InitializeClock+0x72>
		//32 МГц внутренние							
		case CLK_SCLKSEL_RC32M_gc:	{InitOscSource(oscSource);
     960:	8a 81       	ldd	r24, Y+2	; 0x02
     962:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <InitOscSource>
									 
									break;}
     966:	10 c0       	rjmp	.+32     	; 0x988 <InitializeClock+0x72>
		//внешняя опора							
		case CLK_SCLKSEL_XOSC_gc:	InitXOSCReg(freqRange,xoscSel);
     968:	8d 81       	ldd	r24, Y+5	; 0x05
     96a:	6e 81       	ldd	r22, Y+6	; 0x06
     96c:	0e 94 0d 05 	call	0xa1a	; 0xa1a <InitXOSCReg>
									InitOscSource(oscSource);
     970:	8a 81       	ldd	r24, Y+2	; 0x02
     972:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <InitOscSource>
									
									break;
     976:	08 c0       	rjmp	.+16     	; 0x988 <InitializeClock+0x72>
		//ФАПЧ							
		case CLK_SCLKSEL_PLL_gc:	{
									 InitOscSource(pllSource);
     978:	8b 81       	ldd	r24, Y+3	; 0x03
     97a:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <InitOscSource>
								     InitPll(pllSource, multiplicationFactor);
     97e:	8b 81       	ldd	r24, Y+3	; 0x03
     980:	6c 81       	ldd	r22, Y+4	; 0x04
     982:	0e 94 21 05 	call	0xa42	; 0xa42 <InitPll>
								     break;
     986:	00 00       	nop
									}
	}
	
	//выставим источник опоры
	while((CLK.CTRL != clockSource))
     988:	05 c0       	rjmp	.+10     	; 0x994 <InitializeClock+0x7e>
	{//пытаемся установить источником опоры ФАПЧ
		//Запрос на изменение
		ccp_write_io((uint8_t *)&CLK.CTRL, clockSource);
     98a:	80 e4       	ldi	r24, 0x40	; 64
     98c:	90 e0       	ldi	r25, 0x00	; 0
     98e:	69 81       	ldd	r22, Y+1	; 0x01
     990:	0e 94 07 37 	call	0x6e0e	; 0x6e0e <ccp_write_io>
								     break;
									}
	}
	
	//выставим источник опоры
	while((CLK.CTRL != clockSource))
     994:	80 e4       	ldi	r24, 0x40	; 64
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	fc 01       	movw	r30, r24
     99a:	90 81       	ld	r25, Z
     99c:	89 81       	ldd	r24, Y+1	; 0x01
     99e:	98 17       	cp	r25, r24
     9a0:	a1 f7       	brne	.-24     	; 0x98a <InitializeClock+0x74>
	{//пытаемся установить источником опоры ФАПЧ
		//Запрос на изменение
		ccp_write_io((uint8_t *)&CLK.CTRL, clockSource);
	}
}
     9a2:	26 96       	adiw	r28, 0x06	; 6
     9a4:	cd bf       	out	0x3d, r28	; 61
     9a6:	de bf       	out	0x3e, r29	; 62
     9a8:	df 91       	pop	r29
     9aa:	cf 91       	pop	r28
     9ac:	0f 91       	pop	r16
     9ae:	ef 90       	pop	r14
     9b0:	08 95       	ret

000009b2 <InitOscSource>:
//установка источника для осциллятора
void InitOscSource(unsigned char oscSource)
{
     9b2:	cf 93       	push	r28
     9b4:	df 93       	push	r29
     9b6:	0f 92       	push	r0
     9b8:	cd b7       	in	r28, 0x3d	; 61
     9ba:	de b7       	in	r29, 0x3e	; 62
     9bc:	89 83       	std	Y+1, r24	; 0x01
	DFLLRC32M.CTRL = 1;
     9be:	80 e6       	ldi	r24, 0x60	; 96
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	21 e0       	ldi	r18, 0x01	; 1
     9c4:	fc 01       	movw	r30, r24
     9c6:	20 83       	st	Z, r18
	//установим источник для осциллятора
	OSC.CTRL |= oscSource;
     9c8:	80 e5       	ldi	r24, 0x50	; 80
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	20 e5       	ldi	r18, 0x50	; 80
     9ce:	30 e0       	ldi	r19, 0x00	; 0
     9d0:	f9 01       	movw	r30, r18
     9d2:	30 81       	ld	r19, Z
     9d4:	29 81       	ldd	r18, Y+1	; 0x01
     9d6:	23 2b       	or	r18, r19
     9d8:	fc 01       	movw	r30, r24
     9da:	20 83       	st	Z, r18
	OSC.CTRL |= 8;
     9dc:	80 e5       	ldi	r24, 0x50	; 80
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	20 e5       	ldi	r18, 0x50	; 80
     9e2:	30 e0       	ldi	r19, 0x00	; 0
     9e4:	f9 01       	movw	r30, r18
     9e6:	20 81       	ld	r18, Z
     9e8:	28 60       	ori	r18, 0x08	; 8
     9ea:	fc 01       	movw	r30, r24
     9ec:	20 83       	st	Z, r18
	//подождем пока источник стабилизируется. запустить сторожевой таймер!
	while(!OSC.STATUS & oscSource){};
     9ee:	00 00       	nop
     9f0:	80 e5       	ldi	r24, 0x50	; 80
     9f2:	90 e0       	ldi	r25, 0x00	; 0
     9f4:	fc 01       	movw	r30, r24
     9f6:	21 81       	ldd	r18, Z+1	; 0x01
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	22 23       	and	r18, r18
     9fe:	11 f0       	breq	.+4      	; 0xa04 <InitOscSource+0x52>
     a00:	80 e0       	ldi	r24, 0x00	; 0
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	29 81       	ldd	r18, Y+1	; 0x01
     a06:	22 2f       	mov	r18, r18
     a08:	30 e0       	ldi	r19, 0x00	; 0
     a0a:	82 23       	and	r24, r18
     a0c:	93 23       	and	r25, r19
     a0e:	00 97       	sbiw	r24, 0x00	; 0
     a10:	79 f7       	brne	.-34     	; 0x9f0 <InitOscSource+0x3e>
}
     a12:	0f 90       	pop	r0
     a14:	df 91       	pop	r29
     a16:	cf 91       	pop	r28
     a18:	08 95       	ret

00000a1a <InitXOSCReg>:
//установка диапазонов для внешней частоты
void InitXOSCReg(unsigned char frqRange, unsigned char xoscSel)
{	
     a1a:	cf 93       	push	r28
     a1c:	df 93       	push	r29
     a1e:	0f 92       	push	r0
     a20:	0f 92       	push	r0
     a22:	cd b7       	in	r28, 0x3d	; 61
     a24:	de b7       	in	r29, 0x3e	; 62
     a26:	89 83       	std	Y+1, r24	; 0x01
     a28:	6a 83       	std	Y+2, r22	; 0x02
	//установим значения для диапазона частоты и резонатора
	OSC.XOSCCTRL = frqRange | xoscSel;
     a2a:	80 e5       	ldi	r24, 0x50	; 80
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	39 81       	ldd	r19, Y+1	; 0x01
     a30:	2a 81       	ldd	r18, Y+2	; 0x02
     a32:	23 2b       	or	r18, r19
     a34:	fc 01       	movw	r30, r24
     a36:	22 83       	std	Z+2, r18	; 0x02

}
     a38:	0f 90       	pop	r0
     a3a:	0f 90       	pop	r0
     a3c:	df 91       	pop	r29
     a3e:	cf 91       	pop	r28
     a40:	08 95       	ret

00000a42 <InitPll>:
//установка источника ФАПЧ и запуск
void InitPll(unsigned char pllSource, unsigned char multFact)
{
     a42:	cf 93       	push	r28
     a44:	df 93       	push	r29
     a46:	0f 92       	push	r0
     a48:	0f 92       	push	r0
     a4a:	cd b7       	in	r28, 0x3d	; 61
     a4c:	de b7       	in	r29, 0x3e	; 62
     a4e:	89 83       	std	Y+1, r24	; 0x01
     a50:	6a 83       	std	Y+2, r22	; 0x02
	//выберем источник для ФАПЧ и коэффициент умножения
	OSC.PLLCTRL = pllSource | multFact;
     a52:	80 e5       	ldi	r24, 0x50	; 80
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	39 81       	ldd	r19, Y+1	; 0x01
     a58:	2a 81       	ldd	r18, Y+2	; 0x02
     a5a:	23 2b       	or	r18, r19
     a5c:	fc 01       	movw	r30, r24
     a5e:	25 83       	std	Z+5, r18	; 0x05
	//запустим ФАПЧ
	OSC.CTRL |= OSC_PLLEN_bm;
     a60:	80 e5       	ldi	r24, 0x50	; 80
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	20 e5       	ldi	r18, 0x50	; 80
     a66:	30 e0       	ldi	r19, 0x00	; 0
     a68:	f9 01       	movw	r30, r18
     a6a:	20 81       	ld	r18, Z
     a6c:	20 61       	ori	r18, 0x10	; 16
     a6e:	fc 01       	movw	r30, r24
     a70:	20 83       	st	Z, r18
	//подождем пока ФАПЧ стабилизируется. запустить сторожевой таймер!
	while(!OSC.STATUS & OSC_PLLEN_bm){};
     a72:	00 00       	nop
     a74:	80 e5       	ldi	r24, 0x50	; 80
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	fc 01       	movw	r30, r24
     a7a:	81 81       	ldd	r24, Z+1	; 0x01
}
     a7c:	0f 90       	pop	r0
     a7e:	0f 90       	pop	r0
     a80:	df 91       	pop	r29
     a82:	cf 91       	pop	r28
     a84:	08 95       	ret

00000a86 <InitializePorts>:



void InitializePorts(unsigned int portAddress, unsigned int port0, unsigned int port1, unsigned int port2, unsigned long portInterr,unsigned char pinInterr)
{//Настроим все пины на выход и поднимем уровни
     a86:	cf 92       	push	r12
     a88:	ef 92       	push	r14
     a8a:	ff 92       	push	r15
     a8c:	0f 93       	push	r16
     a8e:	1f 93       	push	r17
     a90:	cf 93       	push	r28
     a92:	df 93       	push	r29
     a94:	cd b7       	in	r28, 0x3d	; 61
     a96:	de b7       	in	r29, 0x3e	; 62
     a98:	2d 97       	sbiw	r28, 0x0d	; 13
     a9a:	cd bf       	out	0x3d, r28	; 61
     a9c:	de bf       	out	0x3e, r29	; 62
     a9e:	89 83       	std	Y+1, r24	; 0x01
     aa0:	9a 83       	std	Y+2, r25	; 0x02
     aa2:	6b 83       	std	Y+3, r22	; 0x03
     aa4:	7c 83       	std	Y+4, r23	; 0x04
     aa6:	4d 83       	std	Y+5, r20	; 0x05
     aa8:	5e 83       	std	Y+6, r21	; 0x06
     aaa:	2f 83       	std	Y+7, r18	; 0x07
     aac:	38 87       	std	Y+8, r19	; 0x08
     aae:	e9 86       	std	Y+9, r14	; 0x09
     ab0:	fa 86       	std	Y+10, r15	; 0x0a
     ab2:	0b 87       	std	Y+11, r16	; 0x0b
     ab4:	1c 87       	std	Y+12, r17	; 0x0c
     ab6:	cd 86       	std	Y+13, r12	; 0x0d
	//1 - output, 0 - input
	PORTA.DIRSET = 0xFF;
     ab8:	80 e0       	ldi	r24, 0x00	; 0
     aba:	96 e0       	ldi	r25, 0x06	; 6
     abc:	2f ef       	ldi	r18, 0xFF	; 255
     abe:	fc 01       	movw	r30, r24
     ac0:	21 83       	std	Z+1, r18	; 0x01
	PORTB.DIRSET = 0xFF;
     ac2:	80 e2       	ldi	r24, 0x20	; 32
     ac4:	96 e0       	ldi	r25, 0x06	; 6
     ac6:	2f ef       	ldi	r18, 0xFF	; 255
     ac8:	fc 01       	movw	r30, r24
     aca:	21 83       	std	Z+1, r18	; 0x01
	PORTC.DIRSET = 0x00;//выход
     acc:	80 e4       	ldi	r24, 0x40	; 64
     ace:	96 e0       	ldi	r25, 0x06	; 6
     ad0:	fc 01       	movw	r30, r24
     ad2:	11 82       	std	Z+1, r1	; 0x01
	PORTC.PIN0CTRL = 0xC0;//инвертируем выходную ногу, SLEW-RATE
     ad4:	80 e4       	ldi	r24, 0x40	; 64
     ad6:	96 e0       	ldi	r25, 0x06	; 6
     ad8:	20 ec       	ldi	r18, 0xC0	; 192
     ada:	fc 01       	movw	r30, r24
     adc:	20 8b       	std	Z+16, r18	; 0x10
	PORTC.PIN1CTRL = 0xC0;//инвертируем выходную ногу, SLEW-RATE
     ade:	80 e4       	ldi	r24, 0x40	; 64
     ae0:	96 e0       	ldi	r25, 0x06	; 6
     ae2:	20 ec       	ldi	r18, 0xC0	; 192
     ae4:	fc 01       	movw	r30, r24
     ae6:	21 8b       	std	Z+17, r18	; 0x11
	PORTC.PIN2CTRL = 0xC0;//инвертируем выходную ногу, SLEW-RATE
     ae8:	80 e4       	ldi	r24, 0x40	; 64
     aea:	96 e0       	ldi	r25, 0x06	; 6
     aec:	20 ec       	ldi	r18, 0xC0	; 192
     aee:	fc 01       	movw	r30, r24
     af0:	22 8b       	std	Z+18, r18	; 0x12
	PORTC.PIN3CTRL = 0xC0;//инвертируем выходную ногу, SLEW-RATE
     af2:	80 e4       	ldi	r24, 0x40	; 64
     af4:	96 e0       	ldi	r25, 0x06	; 6
     af6:	20 ec       	ldi	r18, 0xC0	; 192
     af8:	fc 01       	movw	r30, r24
     afa:	23 8b       	std	Z+19, r18	; 0x13
	PORTD.DIRSET = 0xFF;
     afc:	80 e6       	ldi	r24, 0x60	; 96
     afe:	96 e0       	ldi	r25, 0x06	; 6
     b00:	2f ef       	ldi	r18, 0xFF	; 255
     b02:	fc 01       	movw	r30, r24
     b04:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRSET = 0xFF;
     b06:	80 e8       	ldi	r24, 0x80	; 128
     b08:	96 e0       	ldi	r25, 0x06	; 6
     b0a:	2f ef       	ldi	r18, 0xFF	; 255
     b0c:	fc 01       	movw	r30, r24
     b0e:	21 83       	std	Z+1, r18	; 0x01
	PORTF.DIRSET = 0xFF;//вЫход
     b10:	80 ea       	ldi	r24, 0xA0	; 160
     b12:	96 e0       	ldi	r25, 0x06	; 6
     b14:	2f ef       	ldi	r18, 0xFF	; 255
     b16:	fc 01       	movw	r30, r24
     b18:	21 83       	std	Z+1, r18	; 0x01
	PORTF.PIN0CTRL = 0x40;//инвертируем выходную ногу, 
     b1a:	80 ea       	ldi	r24, 0xA0	; 160
     b1c:	96 e0       	ldi	r25, 0x06	; 6
     b1e:	20 e4       	ldi	r18, 0x40	; 64
     b20:	fc 01       	movw	r30, r24
     b22:	20 8b       	std	Z+16, r18	; 0x10
	//фазовые коды
	PORTH.DIRSET = 0xFF;
     b24:	80 ee       	ldi	r24, 0xE0	; 224
     b26:	96 e0       	ldi	r25, 0x06	; 6
     b28:	2f ef       	ldi	r18, 0xFF	; 255
     b2a:	fc 01       	movw	r30, r24
     b2c:	21 83       	std	Z+1, r18	; 0x01
	PORTJ.DIRSET = 0xFF;
     b2e:	80 e0       	ldi	r24, 0x00	; 0
     b30:	97 e0       	ldi	r25, 0x07	; 7
     b32:	2f ef       	ldi	r18, 0xFF	; 255
     b34:	fc 01       	movw	r30, r24
     b36:	21 83       	std	Z+1, r18	; 0x01
	//PORTK.DIRSET = 0xFF;
	PORTQ.DIRSET = 0xFF;
     b38:	80 ec       	ldi	r24, 0xC0	; 192
     b3a:	97 e0       	ldi	r25, 0x07	; 7
     b3c:	2f ef       	ldi	r18, 0xFF	; 255
     b3e:	fc 01       	movw	r30, r24
     b40:	21 83       	std	Z+1, r18	; 0x01
	PORTR.DIRSET = 0xFF;
     b42:	80 ee       	ldi	r24, 0xE0	; 224
     b44:	97 e0       	ldi	r25, 0x07	; 7
     b46:	2f ef       	ldi	r18, 0xFF	; 255
     b48:	fc 01       	movw	r30, r24
     b4a:	21 83       	std	Z+1, r18	; 0x01
	
	PORTA.OUTSET = 0xFF;
     b4c:	80 e0       	ldi	r24, 0x00	; 0
     b4e:	96 e0       	ldi	r25, 0x06	; 6
     b50:	2f ef       	ldi	r18, 0xFF	; 255
     b52:	fc 01       	movw	r30, r24
     b54:	25 83       	std	Z+5, r18	; 0x05
	PORTB.OUTSET = 0xFF;
     b56:	80 e2       	ldi	r24, 0x20	; 32
     b58:	96 e0       	ldi	r25, 0x06	; 6
     b5a:	2f ef       	ldi	r18, 0xFF	; 255
     b5c:	fc 01       	movw	r30, r24
     b5e:	25 83       	std	Z+5, r18	; 0x05
	PORTC.OUTSET = 0x00;
     b60:	80 e4       	ldi	r24, 0x40	; 64
     b62:	96 e0       	ldi	r25, 0x06	; 6
     b64:	fc 01       	movw	r30, r24
     b66:	15 82       	std	Z+5, r1	; 0x05
	
	PORTE.OUTSET = 0xFF;
     b68:	80 e8       	ldi	r24, 0x80	; 128
     b6a:	96 e0       	ldi	r25, 0x06	; 6
     b6c:	2f ef       	ldi	r18, 0xFF	; 255
     b6e:	fc 01       	movw	r30, r24
     b70:	25 83       	std	Z+5, r18	; 0x05
	PORTF.OUTSET = 0xFF;
     b72:	80 ea       	ldi	r24, 0xA0	; 160
     b74:	96 e0       	ldi	r25, 0x06	; 6
     b76:	2f ef       	ldi	r18, 0xFF	; 255
     b78:	fc 01       	movw	r30, r24
     b7a:	25 83       	std	Z+5, r18	; 0x05
	PORTH.OUTSET = 0xFF;
     b7c:	80 ee       	ldi	r24, 0xE0	; 224
     b7e:	96 e0       	ldi	r25, 0x06	; 6
     b80:	2f ef       	ldi	r18, 0xFF	; 255
     b82:	fc 01       	movw	r30, r24
     b84:	25 83       	std	Z+5, r18	; 0x05
	PORTJ.OUTSET = 0xFF;
     b86:	80 e0       	ldi	r24, 0x00	; 0
     b88:	97 e0       	ldi	r25, 0x07	; 7
     b8a:	2f ef       	ldi	r18, 0xFF	; 255
     b8c:	fc 01       	movw	r30, r24
     b8e:	25 83       	std	Z+5, r18	; 0x05
	//PORTK.OUTSET = 0xFF;
	PORTQ.OUTSET = 0xFF;
     b90:	80 ec       	ldi	r24, 0xC0	; 192
     b92:	97 e0       	ldi	r25, 0x07	; 7
     b94:	2f ef       	ldi	r18, 0xFF	; 255
     b96:	fc 01       	movw	r30, r24
     b98:	25 83       	std	Z+5, r18	; 0x05
	PORTR.OUTSET = 0xFF;
     b9a:	80 ee       	ldi	r24, 0xE0	; 224
     b9c:	97 e0       	ldi	r25, 0x07	; 7
     b9e:	2f ef       	ldi	r18, 0xFF	; 255
     ba0:	fc 01       	movw	r30, r24
     ba2:	25 83       	std	Z+5, r18	; 0x05
	
	CALIBPORT.DIRCLR |= ( 1 << CALIBPIN_DRAIN ); 
     ba4:	80 e2       	ldi	r24, 0x20	; 32
     ba6:	97 e0       	ldi	r25, 0x07	; 7
     ba8:	20 e2       	ldi	r18, 0x20	; 32
     baa:	37 e0       	ldi	r19, 0x07	; 7
     bac:	f9 01       	movw	r30, r18
     bae:	22 81       	ldd	r18, Z+2	; 0x02
     bb0:	22 60       	ori	r18, 0x02	; 2
     bb2:	fc 01       	movw	r30, r24
     bb4:	22 83       	std	Z+2, r18	; 0x02
	CALIBPORT.DIRSET |= ( 1 << CALIBPIN_SOURCE );
     bb6:	80 e2       	ldi	r24, 0x20	; 32
     bb8:	97 e0       	ldi	r25, 0x07	; 7
     bba:	20 e2       	ldi	r18, 0x20	; 32
     bbc:	37 e0       	ldi	r19, 0x07	; 7
     bbe:	f9 01       	movw	r30, r18
     bc0:	21 81       	ldd	r18, Z+1	; 0x01
     bc2:	21 60       	ori	r18, 0x01	; 1
     bc4:	fc 01       	movw	r30, r24
     bc6:	21 83       	std	Z+1, r18	; 0x01
	
	
}
     bc8:	2d 96       	adiw	r28, 0x0d	; 13
     bca:	cd bf       	out	0x3d, r28	; 61
     bcc:	de bf       	out	0x3e, r29	; 62
     bce:	df 91       	pop	r29
     bd0:	cf 91       	pop	r28
     bd2:	1f 91       	pop	r17
     bd4:	0f 91       	pop	r16
     bd6:	ff 90       	pop	r15
     bd8:	ef 90       	pop	r14
     bda:	cf 90       	pop	r12
     bdc:	08 95       	ret

00000bde <InitializeEventSystem>:
void InitializeEventSystem()
{
     bde:	cf 93       	push	r28
     be0:	df 93       	push	r29
     be2:	cd b7       	in	r28, 0x3d	; 61
     be4:	de b7       	in	r29, 0x3e	; 62
	//канал 1: источник TCD0 overflow
	//EVSYS.CH0MUX = 	0b11010000;
}
     be6:	df 91       	pop	r29
     be8:	cf 91       	pop	r28
     bea:	08 95       	ret

00000bec <InitializeTimers>:

void InitializeTimers()
{//инициализируем таймеры
     bec:	cf 93       	push	r28
     bee:	df 93       	push	r29
     bf0:	cd b7       	in	r28, 0x3d	; 61
     bf2:	de b7       	in	r29, 0x3e	; 62
	
	CalculatePerAndCal();
     bf4:	0e 94 03 22 	call	0x4406	; 0x4406 <CalculatePerAndCal>
	
	InitTCCO();
     bf8:	8d e2       	ldi	r24, 0x2D	; 45
     bfa:	96 e0       	ldi	r25, 0x06	; 6
     bfc:	fc 01       	movw	r30, r24
     bfe:	19 95       	eicall
	InitTCC1();
     c00:	0e 94 84 06 	call	0xd08	; 0xd08 <InitTCC1>
	
	InitTCDO();
     c04:	8b e8       	ldi	r24, 0x8B	; 139
     c06:	96 e0       	ldi	r25, 0x06	; 6
     c08:	fc 01       	movw	r30, r24
     c0a:	19 95       	eicall
	InitTCD1();
     c0c:	0e 94 e6 06 	call	0xdcc	; 0xdcc <InitTCD1>
	
	InitTCEO();
     c10:	8d ee       	ldi	r24, 0xED	; 237
     c12:	96 e0       	ldi	r25, 0x06	; 6
     c14:	fc 01       	movw	r30, r24
     c16:	19 95       	eicall
	InitTCE1();
     c18:	0e 94 1f 07 	call	0xe3e	; 0xe3e <InitTCE1>
	
	InitTCFO();
     c1c:	86 e2       	ldi	r24, 0x26	; 38
     c1e:	97 e0       	ldi	r25, 0x07	; 7
     c20:	fc 01       	movw	r30, r24
     c22:	19 95       	eicall
	InitTCF1();	
     c24:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <InitTCF1>

}
     c28:	df 91       	pop	r29
     c2a:	cf 91       	pop	r28
     c2c:	08 95       	ret

00000c2e <InitSynchTimers>:

void InitSynchTimers()
{
     c2e:	cf 93       	push	r28
     c30:	df 93       	push	r29
     c32:	cd b7       	in	r28, 0x3d	; 61
     c34:	de b7       	in	r29, 0x3e	; 62
	//выберем прескалер тактирования. запуск
	TCC0.CTRLA = 3;
     c36:	80 e0       	ldi	r24, 0x00	; 0
     c38:	98 e0       	ldi	r25, 0x08	; 8
     c3a:	23 e0       	ldi	r18, 0x03	; 3
     c3c:	fc 01       	movw	r30, r24
     c3e:	20 83       	st	Z, r18
	//выберем прескалер тактирования. запуск
	TCF0.CTRLA = 3;
     c40:	80 e0       	ldi	r24, 0x00	; 0
     c42:	9b e0       	ldi	r25, 0x0B	; 11
     c44:	23 e0       	ldi	r18, 0x03	; 3
     c46:	fc 01       	movw	r30, r24
     c48:	20 83       	st	Z, r18
	//
	TCF1.CTRLA = 3;
     c4a:	80 e4       	ldi	r24, 0x40	; 64
     c4c:	9b e0       	ldi	r25, 0x0B	; 11
     c4e:	23 e0       	ldi	r18, 0x03	; 3
     c50:	fc 01       	movw	r30, r24
     c52:	20 83       	st	Z, r18
}
     c54:	df 91       	pop	r29
     c56:	cf 91       	pop	r28
     c58:	08 95       	ret

00000c5a <InitTCCO>:

void InitTCCO() 
{
     c5a:	cf 93       	push	r28
     c5c:	df 93       	push	r29
     c5e:	cd b7       	in	r28, 0x3d	; 61
     c60:	de b7       	in	r29, 0x3e	; 62
	
	//разрешим сравнение/захват для канала А, B, C
	TCC0.CTRLB =TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm/* | TC0_CCDEN_bm*/ |0x03;
     c62:	80 e0       	ldi	r24, 0x00	; 0
     c64:	98 e0       	ldi	r25, 0x08	; 8
     c66:	23 e7       	ldi	r18, 0x73	; 115
     c68:	fc 01       	movw	r30, r24
     c6a:	21 83       	std	Z+1, r18	; 0x01
	//разрешим выход с канала А B C D
	TCC0.CTRLC = TC0_CMPA_bm | TC0_CMPB_bm | TC0_CMPC_bm | TC0_CMPD_bm;
     c6c:	80 e0       	ldi	r24, 0x00	; 0
     c6e:	98 e0       	ldi	r25, 0x08	; 8
     c70:	2f e0       	ldi	r18, 0x0F	; 15
     c72:	fc 01       	movw	r30, r24
     c74:	22 83       	std	Z+2, r18	; 0x02
	//input capture
	//TCF0.CTRLD = 0b00101000;//0 канал
	//разрешение прерываний по переполнению счетчика средний приоритет
	TCC0.INTCTRLA = /*TC0_OVFINTLVL0_bm|*/TC0_OVFINTLVL1_bm;
     c76:	80 e0       	ldi	r24, 0x00	; 0
     c78:	98 e0       	ldi	r25, 0x08	; 8
     c7a:	22 e0       	ldi	r18, 0x02	; 2
     c7c:	fc 01       	movw	r30, r24
     c7e:	26 83       	std	Z+6, r18	; 0x06
	TCC0.INTCTRLB = /*TC0_CCAINTLVL0_bm|*/TC0_CCAINTLVL1_bm;
     c80:	80 e0       	ldi	r24, 0x00	; 0
     c82:	98 e0       	ldi	r25, 0x08	; 8
     c84:	22 e0       	ldi	r18, 0x02	; 2
     c86:	fc 01       	movw	r30, r24
     c88:	27 83       	std	Z+7, r18	; 0x07
	//загрузка констант
	TCC0.PER = stageStruct.perSecOnly;
     c8a:	80 e0       	ldi	r24, 0x00	; 0
     c8c:	98 e0       	ldi	r25, 0x08	; 8
     c8e:	20 91 0e 29 	lds	r18, 0x290E
     c92:	30 91 0f 29 	lds	r19, 0x290F
     c96:	fc 01       	movw	r30, r24
     c98:	26 a3       	lds	r18, 0x56
     c9a:	37 a3       	lds	r19, 0x57
	TCC0.CCA = stageStruct.perSecOnly-80;
     c9c:	80 e0       	ldi	r24, 0x00	; 0
     c9e:	98 e0       	ldi	r25, 0x08	; 8
     ca0:	20 91 0e 29 	lds	r18, 0x290E
     ca4:	30 91 0f 29 	lds	r19, 0x290F
     ca8:	20 55       	subi	r18, 0x50	; 80
     caa:	30 40       	sbci	r19, 0x00	; 0
     cac:	fc 01       	movw	r30, r24
     cae:	20 a7       	lds	r18, 0x70
     cb0:	31 a7       	lds	r19, 0x71
	TCC0.CCB = stageStruct.perSecOnly-80;
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	98 e0       	ldi	r25, 0x08	; 8
     cb6:	20 91 0e 29 	lds	r18, 0x290E
     cba:	30 91 0f 29 	lds	r19, 0x290F
     cbe:	20 55       	subi	r18, 0x50	; 80
     cc0:	30 40       	sbci	r19, 0x00	; 0
     cc2:	fc 01       	movw	r30, r24
     cc4:	22 a7       	lds	r18, 0x72
     cc6:	33 a7       	lds	r19, 0x73
	TCC0.CCC = stageStruct.perSecOnly-80;
     cc8:	80 e0       	ldi	r24, 0x00	; 0
     cca:	98 e0       	ldi	r25, 0x08	; 8
     ccc:	20 91 0e 29 	lds	r18, 0x290E
     cd0:	30 91 0f 29 	lds	r19, 0x290F
     cd4:	20 55       	subi	r18, 0x50	; 80
     cd6:	30 40       	sbci	r19, 0x00	; 0
     cd8:	fc 01       	movw	r30, r24
     cda:	24 a7       	lds	r18, 0x74
     cdc:	35 a7       	lds	r19, 0x75
	//запишем значение в компаратор D, для формирования сдвинутой секунды
	TCC0.CCD = 1000 + 212; //сдвиг + 30мкс
     cde:	80 e0       	ldi	r24, 0x00	; 0
     ce0:	98 e0       	ldi	r25, 0x08	; 8
     ce2:	2c eb       	ldi	r18, 0xBC	; 188
     ce4:	34 e0       	ldi	r19, 0x04	; 4
     ce6:	fc 01       	movw	r30, r24
     ce8:	26 a7       	lds	r18, 0x76
     cea:	37 a7       	lds	r19, 0x77
	TCF0.INTFLAGS = 0x00;
     cec:	80 e0       	ldi	r24, 0x00	; 0
     cee:	9b e0       	ldi	r25, 0x0B	; 11
     cf0:	fc 01       	movw	r30, r24
     cf2:	14 86       	std	Z+12, r1	; 0x0c
	//для синхронизации запишем в счетчик что-то
	//TCC0.CNT = 7998;
	TCC0.CNT = 4999;
     cf4:	80 e0       	ldi	r24, 0x00	; 0
     cf6:	98 e0       	ldi	r25, 0x08	; 8
     cf8:	27 e8       	ldi	r18, 0x87	; 135
     cfa:	33 e1       	ldi	r19, 0x13	; 19
     cfc:	fc 01       	movw	r30, r24
     cfe:	20 a3       	lds	r18, 0x50
     d00:	31 a3       	lds	r19, 0x51
}
     d02:	df 91       	pop	r29
     d04:	cf 91       	pop	r28
     d06:	08 95       	ret

00000d08 <InitTCC1>:
void InitTCC1() 
{
     d08:	cf 93       	push	r28
     d0a:	df 93       	push	r29
     d0c:	cd b7       	in	r28, 0x3d	; 61
     d0e:	de b7       	in	r29, 0x3e	; 62
	
}
     d10:	df 91       	pop	r29
     d12:	cf 91       	pop	r28
     d14:	08 95       	ret

00000d16 <InitTCDO>:
void InitTCDO() 
{
     d16:	0f 93       	push	r16
     d18:	1f 93       	push	r17
     d1a:	cf 93       	push	r28
     d1c:	df 93       	push	r29
     d1e:	0f 92       	push	r0
     d20:	cd b7       	in	r28, 0x3d	; 61
     d22:	de b7       	in	r29, 0x3e	; 62
	//разрешим сравнение/захват для канала А, normal mode
	TCD0.CTRLB = TC0_CCAEN_bm|0x03;
     d24:	80 e0       	ldi	r24, 0x00	; 0
     d26:	99 e0       	ldi	r25, 0x09	; 9
     d28:	23 e1       	ldi	r18, 0x13	; 19
     d2a:	fc 01       	movw	r30, r24
     d2c:	21 83       	std	Z+1, r18	; 0x01
	//разрешим выход с канала А
	TCD0.CTRLC = TC0_CMPA_bm;
     d2e:	80 e0       	ldi	r24, 0x00	; 0
     d30:	99 e0       	ldi	r25, 0x09	; 9
     d32:	21 e0       	ldi	r18, 0x01	; 1
     d34:	fc 01       	movw	r30, r24
     d36:	22 83       	std	Z+2, r18	; 0x02
	//разрешение прерываний по переполнению счетчика средний приоритет
	TCD0.INTCTRLA = TC0_OVFINTLVL1_bm|TC0_OVFINTLVL0_bm;
     d38:	80 e0       	ldi	r24, 0x00	; 0
     d3a:	99 e0       	ldi	r25, 0x09	; 9
     d3c:	23 e0       	ldi	r18, 0x03	; 3
     d3e:	fc 01       	movw	r30, r24
     d40:	26 83       	std	Z+6, r18	; 0x06
	//TCD0.INTCTRLB = TC0_CCAINTLVL1_bm|TC0_CCAINTLVL0_bm;
	////расчет констант для загрузки в таймер 
	//CalculatePerAndCal();
	//загрузка констант
	unsigned char n;
	n=5;
     d42:	85 e0       	ldi	r24, 0x05	; 5
     d44:	89 83       	std	Y+1, r24	; 0x01
	TCD0.PER = n*freq-1; //
     d46:	20 e0       	ldi	r18, 0x00	; 0
     d48:	39 e0       	ldi	r19, 0x09	; 9
     d4a:	89 81       	ldd	r24, Y+1	; 0x01
     d4c:	68 2f       	mov	r22, r24
     d4e:	70 e0       	ldi	r23, 0x00	; 0
     d50:	80 91 fe 24 	lds	r24, 0x24FE
     d54:	90 91 ff 24 	lds	r25, 0x24FF
     d58:	a0 91 00 25 	lds	r26, 0x2500
     d5c:	b0 91 01 25 	lds	r27, 0x2501
     d60:	ac 01       	movw	r20, r24
     d62:	64 9f       	mul	r22, r20
     d64:	c0 01       	movw	r24, r0
     d66:	65 9f       	mul	r22, r21
     d68:	90 0d       	add	r25, r0
     d6a:	74 9f       	mul	r23, r20
     d6c:	90 0d       	add	r25, r0
     d6e:	11 24       	eor	r1, r1
     d70:	01 97       	sbiw	r24, 0x01	; 1
     d72:	f9 01       	movw	r30, r18
     d74:	86 a3       	lds	r24, 0x56
     d76:	97 a3       	lds	r25, 0x57
	TCD0.CCA = n*freq/2;
     d78:	00 e0       	ldi	r16, 0x00	; 0
     d7a:	19 e0       	ldi	r17, 0x09	; 9
     d7c:	89 81       	ldd	r24, Y+1	; 0x01
     d7e:	88 2f       	mov	r24, r24
     d80:	90 e0       	ldi	r25, 0x00	; 0
     d82:	a0 e0       	ldi	r26, 0x00	; 0
     d84:	b0 e0       	ldi	r27, 0x00	; 0
     d86:	20 91 fe 24 	lds	r18, 0x24FE
     d8a:	30 91 ff 24 	lds	r19, 0x24FF
     d8e:	40 91 00 25 	lds	r20, 0x2500
     d92:	50 91 01 25 	lds	r21, 0x2501
     d96:	bc 01       	movw	r22, r24
     d98:	cd 01       	movw	r24, r26
     d9a:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
     d9e:	dc 01       	movw	r26, r24
     da0:	cb 01       	movw	r24, r22
     da2:	b6 95       	lsr	r27
     da4:	a7 95       	ror	r26
     da6:	97 95       	ror	r25
     da8:	87 95       	ror	r24
     daa:	f8 01       	movw	r30, r16
     dac:	80 a7       	lds	r24, 0x70
     dae:	91 a7       	lds	r25, 0x71
	//очистим флаги
	TCD0.INTFLAGS = 0x00;
     db0:	80 e0       	ldi	r24, 0x00	; 0
     db2:	99 e0       	ldi	r25, 0x09	; 9
     db4:	fc 01       	movw	r30, r24
     db6:	14 86       	std	Z+12, r1	; 0x0c
	
	TCD0.INTFLAGS = 0x00;
     db8:	80 e0       	ldi	r24, 0x00	; 0
     dba:	99 e0       	ldi	r25, 0x09	; 9
     dbc:	fc 01       	movw	r30, r24
     dbe:	14 86       	std	Z+12, r1	; 0x0c
}
     dc0:	0f 90       	pop	r0
     dc2:	df 91       	pop	r29
     dc4:	cf 91       	pop	r28
     dc6:	1f 91       	pop	r17
     dc8:	0f 91       	pop	r16
     dca:	08 95       	ret

00000dcc <InitTCD1>:
void InitTCD1() 
{
     dcc:	cf 93       	push	r28
     dce:	df 93       	push	r29
     dd0:	cd b7       	in	r28, 0x3d	; 61
     dd2:	de b7       	in	r29, 0x3e	; 62
	
}
     dd4:	df 91       	pop	r29
     dd6:	cf 91       	pop	r28
     dd8:	08 95       	ret

00000dda <InitTCEO>:
void InitTCEO() 
{
     dda:	cf 93       	push	r28
     ddc:	df 93       	push	r29
     dde:	cd b7       	in	r28, 0x3d	; 61
     de0:	de b7       	in	r29, 0x3e	; 62
	//разрешим сравнение/захват для канала А
	TCE0.CTRLB =TC0_CCAEN_bm /*| TC0_CCBEN_bm*/|0x03;
     de2:	80 e0       	ldi	r24, 0x00	; 0
     de4:	9a e0       	ldi	r25, 0x0A	; 10
     de6:	23 e1       	ldi	r18, 0x13	; 19
     de8:	fc 01       	movw	r30, r24
     dea:	21 83       	std	Z+1, r18	; 0x01
	//разрешим выход с канала А
	TCE0.CTRLC = TC0_CMPA_bm/* | TC0_CMPB_bm*/;
     dec:	80 e0       	ldi	r24, 0x00	; 0
     dee:	9a e0       	ldi	r25, 0x0A	; 10
     df0:	21 e0       	ldi	r18, 0x01	; 1
     df2:	fc 01       	movw	r30, r24
     df4:	22 83       	std	Z+2, r18	; 0x02
	//input capture
	//TCF0.CTRLD = 0b00101000;//0 канал
	//разрешение прерываний по переполнению счетчика средний приоритет
	TCE0.INTCTRLA =TC0_OVFINTLVL1_bm| TC0_OVFINTLVL0_bm;
     df6:	80 e0       	ldi	r24, 0x00	; 0
     df8:	9a e0       	ldi	r25, 0x0A	; 10
     dfa:	23 e0       	ldi	r18, 0x03	; 3
     dfc:	fc 01       	movw	r30, r24
     dfe:	26 83       	std	Z+6, r18	; 0x06
	TCE0.INTCTRLB = TC0_CCAINTLVL0_bm|TC0_CCAINTLVL1_bm;
     e00:	80 e0       	ldi	r24, 0x00	; 0
     e02:	9a e0       	ldi	r25, 0x0A	; 10
     e04:	23 e0       	ldi	r18, 0x03	; 3
     e06:	fc 01       	movw	r30, r24
     e08:	27 83       	std	Z+7, r18	; 0x07
	//загрузка констант для формирования ворот
	TCE0.CCA = 1000;
     e0a:	80 e0       	ldi	r24, 0x00	; 0
     e0c:	9a e0       	ldi	r25, 0x0A	; 10
     e0e:	28 ee       	ldi	r18, 0xE8	; 232
     e10:	33 e0       	ldi	r19, 0x03	; 3
     e12:	fc 01       	movw	r30, r24
     e14:	20 a7       	lds	r18, 0x70
     e16:	31 a7       	lds	r19, 0x71
	TCE0.PER = TCE0.CCA + 1275 +16;
     e18:	80 e0       	ldi	r24, 0x00	; 0
     e1a:	9a e0       	ldi	r25, 0x0A	; 10
     e1c:	20 e0       	ldi	r18, 0x00	; 0
     e1e:	3a e0       	ldi	r19, 0x0A	; 10
     e20:	f9 01       	movw	r30, r18
     e22:	20 a5       	lds	r18, 0x60
     e24:	31 a5       	lds	r19, 0x61
     e26:	25 5f       	subi	r18, 0xF5	; 245
     e28:	3a 4f       	sbci	r19, 0xFA	; 250
     e2a:	fc 01       	movw	r30, r24
     e2c:	26 a3       	lds	r18, 0x56
     e2e:	37 a3       	lds	r19, 0x57
	////очистим флаги
	TCE0.INTFLAGS = 0x00;
     e30:	80 e0       	ldi	r24, 0x00	; 0
     e32:	9a e0       	ldi	r25, 0x0A	; 10
     e34:	fc 01       	movw	r30, r24
     e36:	14 86       	std	Z+12, r1	; 0x0c
}
     e38:	df 91       	pop	r29
     e3a:	cf 91       	pop	r28
     e3c:	08 95       	ret

00000e3e <InitTCE1>:
void InitTCE1() 
{
     e3e:	cf 93       	push	r28
     e40:	df 93       	push	r29
     e42:	cd b7       	in	r28, 0x3d	; 61
     e44:	de b7       	in	r29, 0x3e	; 62
	
}	
     e46:	df 91       	pop	r29
     e48:	cf 91       	pop	r28
     e4a:	08 95       	ret

00000e4c <InitTCFO>:
void InitTCFO() 
{	
     e4c:	cf 93       	push	r28
     e4e:	df 93       	push	r29
     e50:	cd b7       	in	r28, 0x3d	; 61
     e52:	de b7       	in	r29, 0x3e	; 62
	//разрешим сравнение/захват для канала А
	TCF0.CTRLB =TC0_CCAEN_bm /*| TC0_CCBEN_bm*/|0x03;
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	9b e0       	ldi	r25, 0x0B	; 11
     e58:	23 e1       	ldi	r18, 0x13	; 19
     e5a:	fc 01       	movw	r30, r24
     e5c:	21 83       	std	Z+1, r18	; 0x01
	//разрешим выход с канала А
	TCF0.CTRLC = TC0_CMPA_bm/* | TC0_CMPB_bm*/;
     e5e:	80 e0       	ldi	r24, 0x00	; 0
     e60:	9b e0       	ldi	r25, 0x0B	; 11
     e62:	21 e0       	ldi	r18, 0x01	; 1
     e64:	fc 01       	movw	r30, r24
     e66:	22 83       	std	Z+2, r18	; 0x02
	//input capture
	//TCF0.CTRLD = 0b00101000;//0 канал
	//разрешение прерываний по переполнению счетчика высокий приоритет
	TCF0.INTCTRLA = TC0_OVFINTLVL0_bm|TC0_OVFINTLVL1_bm;
     e68:	80 e0       	ldi	r24, 0x00	; 0
     e6a:	9b e0       	ldi	r25, 0x0B	; 11
     e6c:	23 e0       	ldi	r18, 0x03	; 3
     e6e:	fc 01       	movw	r30, r24
     e70:	26 83       	std	Z+6, r18	; 0x06
	TCF0.INTCTRLB = TC0_CCAINTLVL0_bm|TC0_CCAINTLVL1_bm;
     e72:	80 e0       	ldi	r24, 0x00	; 0
     e74:	9b e0       	ldi	r25, 0x0B	; 11
     e76:	23 e0       	ldi	r18, 0x03	; 3
     e78:	fc 01       	movw	r30, r24
     e7a:	27 83       	std	Z+7, r18	; 0x07
	//загрузка констант для формирования пачек
	TCF0.CCA = stageStruct.ccaPack;
     e7c:	80 e0       	ldi	r24, 0x00	; 0
     e7e:	9b e0       	ldi	r25, 0x0B	; 11
     e80:	20 91 e8 28 	lds	r18, 0x28E8
     e84:	30 91 e9 28 	lds	r19, 0x28E9
     e88:	fc 01       	movw	r30, r24
     e8a:	20 a7       	lds	r18, 0x70
     e8c:	31 a7       	lds	r19, 0x71
	TCF0.PER = stageStruct.perPack;
     e8e:	80 e0       	ldi	r24, 0x00	; 0
     e90:	9b e0       	ldi	r25, 0x0B	; 11
     e92:	20 91 e6 28 	lds	r18, 0x28E6
     e96:	30 91 e7 28 	lds	r19, 0x28E7
     e9a:	fc 01       	movw	r30, r24
     e9c:	26 a3       	lds	r18, 0x56
     e9e:	37 a3       	lds	r19, 0x57
	////очистим флаги
	workStruct.formStatus = NMakingMask;
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	80 93 29 28 	sts	0x2829, r24
	TCF0.INTFLAGS = 0x00;
     ea6:	80 e0       	ldi	r24, 0x00	; 0
     ea8:	9b e0       	ldi	r25, 0x0B	; 11
     eaa:	fc 01       	movw	r30, r24
     eac:	14 86       	std	Z+12, r1	; 0x0c
}
     eae:	df 91       	pop	r29
     eb0:	cf 91       	pop	r28
     eb2:	08 95       	ret

00000eb4 <InitTCF1>:
void InitTCF1() 
{
     eb4:	cf 93       	push	r28
     eb6:	df 93       	push	r29
     eb8:	cd b7       	in	r28, 0x3d	; 61
     eba:	de b7       	in	r29, 0x3e	; 62
	//разрешим сравнение/захват для канала А
	TCF1.CTRLB =TC1_CCAEN_bm /*| TC0_CCBEN_bm*/|0x03;
     ebc:	80 e4       	ldi	r24, 0x40	; 64
     ebe:	9b e0       	ldi	r25, 0x0B	; 11
     ec0:	23 e1       	ldi	r18, 0x13	; 19
     ec2:	fc 01       	movw	r30, r24
     ec4:	21 83       	std	Z+1, r18	; 0x01
	//разрешим выход с канала А
	TCF1.CTRLC = TC1_CMPA_bm/* | TC0_CMPB_bm*/;
     ec6:	80 e4       	ldi	r24, 0x40	; 64
     ec8:	9b e0       	ldi	r25, 0x0B	; 11
     eca:	21 e0       	ldi	r18, 0x01	; 1
     ecc:	fc 01       	movw	r30, r24
     ece:	22 83       	std	Z+2, r18	; 0x02
	//TCF0.CTRLD = 0b00101000;//0 канал
	//разрешение прерываний по переполнению счетчика высокий приоритет
	//TCF1.INTCTRLA = TC1_OVFINTLVL0_bm|TC1_OVFINTLVL1_bm;
	//TCF1.INTCTRLB = TC1_CCAINTLVL0_bm|TC1_CCAINTLVL1_bm;
	//загрузка констант для формирования пачек
	TCF1.CCA = 49999-100;
     ed0:	80 e4       	ldi	r24, 0x40	; 64
     ed2:	9b e0       	ldi	r25, 0x0B	; 11
     ed4:	2b ee       	ldi	r18, 0xEB	; 235
     ed6:	32 ec       	ldi	r19, 0xC2	; 194
     ed8:	fc 01       	movw	r30, r24
     eda:	20 a7       	lds	r18, 0x70
     edc:	31 a7       	lds	r19, 0x71
	TCF1.PER = 49999;
     ede:	80 e4       	ldi	r24, 0x40	; 64
     ee0:	9b e0       	ldi	r25, 0x0B	; 11
     ee2:	2f e4       	ldi	r18, 0x4F	; 79
     ee4:	33 ec       	ldi	r19, 0xC3	; 195
     ee6:	fc 01       	movw	r30, r24
     ee8:	26 a3       	lds	r18, 0x56
     eea:	37 a3       	lds	r19, 0x57
}
     eec:	df 91       	pop	r29
     eee:	cf 91       	pop	r28
     ef0:	08 95       	ret

00000ef2 <InitializeInterrupts>:


void InitializeInterrupts(void)
{
     ef2:	cf 93       	push	r28
     ef4:	df 93       	push	r29
     ef6:	cd b7       	in	r28, 0x3d	; 61
     ef8:	de b7       	in	r29, 0x3e	; 62
	PMIC.CTRL = PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm;
     efa:	80 ea       	ldi	r24, 0xA0	; 160
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	26 e0       	ldi	r18, 0x06	; 6
     f00:	fc 01       	movw	r30, r24
     f02:	22 83       	std	Z+2, r18	; 0x02
	sei();	
     f04:	78 94       	sei
}
     f06:	df 91       	pop	r29
     f08:	cf 91       	pop	r28
     f0a:	08 95       	ret

00000f0c <InitializeUART>:

void InitializeUART( void )
{		
     f0c:	cf 93       	push	r28
     f0e:	df 93       	push	r29
     f10:	cd b7       	in	r28, 0x3d	; 61
     f12:	de b7       	in	r29, 0x3e	; 62

	PORTD.DIRSET = PIN3_bm;	
     f14:	80 e6       	ldi	r24, 0x60	; 96
     f16:	96 e0       	ldi	r25, 0x06	; 6
     f18:	28 e0       	ldi	r18, 0x08	; 8
     f1a:	fc 01       	movw	r30, r24
     f1c:	21 83       	std	Z+1, r18	; 0x01
	PORTD.DIRCLR = PIN2_bm;
     f1e:	80 e6       	ldi	r24, 0x60	; 96
     f20:	96 e0       	ldi	r25, 0x06	; 6
     f22:	24 e0       	ldi	r18, 0x04	; 4
     f24:	fc 01       	movw	r30, r24
     f26:	22 83       	std	Z+2, r18	; 0x02
	//разрешение прерывания на прием устанавливается в главном прерывании TCF0
	USARTD0.BAUDCTRLA = 0x13; 
     f28:	80 ea       	ldi	r24, 0xA0	; 160
     f2a:	99 e0       	ldi	r25, 0x09	; 9
     f2c:	23 e1       	ldi	r18, 0x13	; 19
     f2e:	fc 01       	movw	r30, r24
     f30:	26 83       	std	Z+6, r18	; 0x06
	USARTD0.BAUDCTRLB = 0xC8;
     f32:	80 ea       	ldi	r24, 0xA0	; 160
     f34:	99 e0       	ldi	r25, 0x09	; 9
     f36:	28 ec       	ldi	r18, 0xC8	; 200
     f38:	fc 01       	movw	r30, r24
     f3a:	27 83       	std	Z+7, r18	; 0x07
	USARTD0.CTRLC = USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc;
     f3c:	80 ea       	ldi	r24, 0xA0	; 160
     f3e:	99 e0       	ldi	r25, 0x09	; 9
     f40:	23 e0       	ldi	r18, 0x03	; 3
     f42:	fc 01       	movw	r30, r24
     f44:	25 83       	std	Z+5, r18	; 0x05
	//разрешим прерывание на прием
	USARTD0.CTRLA |= USART_RXCINTLVL_MED_gc;
     f46:	80 ea       	ldi	r24, 0xA0	; 160
     f48:	99 e0       	ldi	r25, 0x09	; 9
     f4a:	20 ea       	ldi	r18, 0xA0	; 160
     f4c:	39 e0       	ldi	r19, 0x09	; 9
     f4e:	f9 01       	movw	r30, r18
     f50:	23 81       	ldd	r18, Z+3	; 0x03
     f52:	20 62       	ori	r18, 0x20	; 32
     f54:	fc 01       	movw	r30, r24
     f56:	23 83       	std	Z+3, r18	; 0x03
	//прием/передача
	USARTD0.CTRLB |= USART_RXEN_bm|USART_TXEN_bm;
     f58:	80 ea       	ldi	r24, 0xA0	; 160
     f5a:	99 e0       	ldi	r25, 0x09	; 9
     f5c:	20 ea       	ldi	r18, 0xA0	; 160
     f5e:	39 e0       	ldi	r19, 0x09	; 9
     f60:	f9 01       	movw	r30, r18
     f62:	24 81       	ldd	r18, Z+4	; 0x04
     f64:	28 61       	ori	r18, 0x18	; 24
     f66:	fc 01       	movw	r30, r24
     f68:	24 83       	std	Z+4, r18	; 0x04
	
}
     f6a:	df 91       	pop	r29
     f6c:	cf 91       	pop	r28
     f6e:	08 95       	ret

00000f70 <InitializeDAC>:

void InitializeDAC(void)
{
     f70:	cf 93       	push	r28
     f72:	df 93       	push	r29
     f74:	cd b7       	in	r28, 0x3d	; 61
     f76:	de b7       	in	r29, 0x3e	; 62
	//ЦАПA
	DACA.CTRLA = 0b00000101;//нулевой канал. вкл
     f78:	80 e0       	ldi	r24, 0x00	; 0
     f7a:	93 e0       	ldi	r25, 0x03	; 3
     f7c:	25 e0       	ldi	r18, 0x05	; 5
     f7e:	fc 01       	movw	r30, r24
     f80:	20 83       	st	Z, r18
	DACA.CTRLB = 0b00000000;//нулевой канал авто триггер моде - не нужно. т.к. хотим чтобы по новому значению в регистре данных
     f82:	80 e0       	ldi	r24, 0x00	; 0
     f84:	93 e0       	ldi	r25, 0x03	; 3
     f86:	fc 01       	movw	r30, r24
     f88:	11 82       	std	Z+1, r1	; 0x01
	DACA.CTRLC = 1;//left adjust
     f8a:	80 e0       	ldi	r24, 0x00	; 0
     f8c:	93 e0       	ldi	r25, 0x03	; 3
     f8e:	21 e0       	ldi	r18, 0x01	; 1
     f90:	fc 01       	movw	r30, r24
     f92:	22 83       	std	Z+2, r18	; 0x02
	DACA.EVCTRL = 0;//нулевой канал
     f94:	80 e0       	ldi	r24, 0x00	; 0
     f96:	93 e0       	ldi	r25, 0x03	; 3
     f98:	fc 01       	movw	r30, r24
     f9a:	13 82       	std	Z+3, r1	; 0x03
	DACA.TIMCTRL = 0;
     f9c:	80 e0       	ldi	r24, 0x00	; 0
     f9e:	93 e0       	ldi	r25, 0x03	; 3
     fa0:	fc 01       	movw	r30, r24
     fa2:	14 82       	std	Z+4, r1	; 0x04
	
	//ЦАПA
	DACB.CTRLA = 0b00000101;//нулевой канал. вкл
     fa4:	80 e2       	ldi	r24, 0x20	; 32
     fa6:	93 e0       	ldi	r25, 0x03	; 3
     fa8:	25 e0       	ldi	r18, 0x05	; 5
     faa:	fc 01       	movw	r30, r24
     fac:	20 83       	st	Z, r18
	DACB.CTRLB = 0b00000000;//нулевой канал авто триггер моде - не нужно. т.к. хотим чтобы по новому значению в регистре данных
     fae:	80 e2       	ldi	r24, 0x20	; 32
     fb0:	93 e0       	ldi	r25, 0x03	; 3
     fb2:	fc 01       	movw	r30, r24
     fb4:	11 82       	std	Z+1, r1	; 0x01
	DACB.CTRLC = 0b00001000;//райт adjust
     fb6:	80 e2       	ldi	r24, 0x20	; 32
     fb8:	93 e0       	ldi	r25, 0x03	; 3
     fba:	28 e0       	ldi	r18, 0x08	; 8
     fbc:	fc 01       	movw	r30, r24
     fbe:	22 83       	std	Z+2, r18	; 0x02
	DACB.EVCTRL = 0;//нулевой канал
     fc0:	80 e2       	ldi	r24, 0x20	; 32
     fc2:	93 e0       	ldi	r25, 0x03	; 3
     fc4:	fc 01       	movw	r30, r24
     fc6:	13 82       	std	Z+3, r1	; 0x03
	DACB.TIMCTRL = 0;
     fc8:	80 e2       	ldi	r24, 0x20	; 32
     fca:	93 e0       	ldi	r25, 0x03	; 3
     fcc:	fc 01       	movw	r30, r24
     fce:	14 82       	std	Z+4, r1	; 0x04
}
     fd0:	df 91       	pop	r29
     fd2:	cf 91       	pop	r28
     fd4:	08 95       	ret

00000fd6 <InitializeDMA>:

void InitializeDMA()
{
     fd6:	cf 93       	push	r28
     fd8:	df 93       	push	r29
     fda:	cd b7       	in	r28, 0x3d	; 61
     fdc:	de b7       	in	r29, 0x3e	; 62
	////канал 0
	DMA.CTRL = 0b10000000;//dma on
     fde:	80 e0       	ldi	r24, 0x00	; 0
     fe0:	91 e0       	ldi	r25, 0x01	; 1
     fe2:	20 e8       	ldi	r18, 0x80	; 128
     fe4:	fc 01       	movw	r30, r24
     fe6:	20 83       	st	Z, r18
	//DMA.CH0.DESTADDR1 = ((0x0319) & 0xFF00) >> 8;
	//DMA.CH0.DESTADDR2 = 0;
	//
//***************************************************************************
	//канал 1 включение таймера воротного
	DMA.CH1.CTRLA = 0b10100100;
     fe8:	80 e0       	ldi	r24, 0x00	; 0
     fea:	91 e0       	ldi	r25, 0x01	; 1
     fec:	24 ea       	ldi	r18, 0xA4	; 164
     fee:	fc 01       	movw	r30, r24
     ff0:	20 a3       	lds	r18, 0x50
	DMA.CH1.REPCNT = 0;
     ff2:	80 e0       	ldi	r24, 0x00	; 0
     ff4:	91 e0       	ldi	r25, 0x01	; 1
     ff6:	fc 01       	movw	r30, r24
     ff8:	16 a2       	lds	r17, 0x96
	DMA.CH1.ADDRCTRL = 0b10001000;
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	91 e0       	ldi	r25, 0x01	; 1
     ffe:	28 e8       	ldi	r18, 0x88	; 136
    1000:	fc 01       	movw	r30, r24
    1002:	22 a3       	lds	r18, 0x52
	DMA.CH1.TRFCNT = 0;
    1004:	80 e0       	ldi	r24, 0x00	; 0
    1006:	91 e0       	ldi	r25, 0x01	; 1
    1008:	fc 01       	movw	r30, r24
    100a:	14 a2       	lds	r17, 0x94
    100c:	15 a2       	lds	r17, 0x95
	DMA.CH1.TRIGSRC = 0xA0 + 0x00; //tcf0, cca - источник
    100e:	80 e0       	ldi	r24, 0x00	; 0
    1010:	91 e0       	ldi	r25, 0x01	; 1
    1012:	20 ea       	ldi	r18, 0xA0	; 160
    1014:	fc 01       	movw	r30, r24
    1016:	23 a3       	lds	r18, 0x53
	
	DMA.CH1.SRCADDR0 = (int)(((long)(&(timFStart))) & 0x000000FF);
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	91 e0       	ldi	r25, 0x01	; 1
    101c:	2c e1       	ldi	r18, 0x1C	; 28
    101e:	38 e2       	ldi	r19, 0x28	; 40
    1020:	fc 01       	movw	r30, r24
    1022:	20 a7       	lds	r18, 0x70
	DMA.CH1.SRCADDR1 = (int)(((long)(&(timFStart))) & 0x0000FF00) >> 8;
    1024:	80 e0       	ldi	r24, 0x00	; 0
    1026:	91 e0       	ldi	r25, 0x01	; 1
    1028:	2c e1       	ldi	r18, 0x1C	; 28
    102a:	38 e2       	ldi	r19, 0x28	; 40
    102c:	23 2f       	mov	r18, r19
    102e:	33 0f       	add	r19, r19
    1030:	33 0b       	sbc	r19, r19
    1032:	fc 01       	movw	r30, r24
    1034:	21 a7       	lds	r18, 0x71
	DMA.CH1.SRCADDR2 = (int)(((long)(&(timFStart))) & 0x00FF0000) >> 16;
    1036:	80 e0       	ldi	r24, 0x00	; 0
    1038:	91 e0       	ldi	r25, 0x01	; 1
    103a:	fc 01       	movw	r30, r24
    103c:	12 a6       	lds	r17, 0xb2
	
	DMA.CH1.DESTADDR0 = (0x0A00) & 0x00FF;
    103e:	80 e0       	ldi	r24, 0x00	; 0
    1040:	91 e0       	ldi	r25, 0x01	; 1
    1042:	fc 01       	movw	r30, r24
    1044:	14 a6       	lds	r17, 0xb4
	DMA.CH1.DESTADDR1 = ((0x0A00) & 0xFF00) >> 8;
    1046:	80 e0       	ldi	r24, 0x00	; 0
    1048:	91 e0       	ldi	r25, 0x01	; 1
    104a:	2a e0       	ldi	r18, 0x0A	; 10
    104c:	fc 01       	movw	r30, r24
    104e:	25 a7       	lds	r18, 0x75
	DMA.CH1.DESTADDR2 = 0;
    1050:	80 e0       	ldi	r24, 0x00	; 0
    1052:	91 e0       	ldi	r25, 0x01	; 1
    1054:	fc 01       	movw	r30, r24
    1056:	16 a6       	lds	r17, 0xb6
	//DMA.CH3.SRCADDR2 = (int)(((long)(&(timFStop))) & 0x00FF0000) >> 16;
	//
	//DMA.CH3.DESTADDR0 = (0x0900) & 0x00FF;
	//DMA.CH3.DESTADDR1 = ((0x0900) & 0xFF00) >> 8;
	//DMA.CH3.DESTADDR2 = 0;
}
    1058:	df 91       	pop	r29
    105a:	cf 91       	pop	r28
    105c:	08 95       	ret

0000105e <__vector_110>:

volatile unsigned long ph;
volatile unsigned char shiftRnsv;
//таймер F
ISR(TCF0_CCA_vect)
{
    105e:	1f 92       	push	r1
    1060:	0f 92       	push	r0
    1062:	0f b6       	in	r0, 0x3f	; 63
    1064:	0f 92       	push	r0
    1066:	00 90 38 00 	lds	r0, 0x0038
    106a:	0f 92       	push	r0
    106c:	11 24       	eor	r1, r1
    106e:	cf 93       	push	r28
    1070:	df 93       	push	r29
    1072:	cd b7       	in	r28, 0x3d	; 61
    1074:	de b7       	in	r29, 0x3e	; 62
	//if(workStruct.formStatus == NMakingMask || workStruct.predFormStatus == labelMaster)
	//TCE0.CTRLA |= 3;
}
    1076:	df 91       	pop	r29
    1078:	cf 91       	pop	r28
    107a:	0f 90       	pop	r0
    107c:	00 92 38 00 	sts	0x0038, r0
    1080:	0f 90       	pop	r0
    1082:	0f be       	out	0x3f, r0	; 63
    1084:	0f 90       	pop	r0
    1086:	1f 90       	pop	r1
    1088:	18 95       	reti

0000108a <__vector_108>:

ISR(TCF0_OVF_vect)
{
    108a:	1f 92       	push	r1
    108c:	0f 92       	push	r0
    108e:	0f b6       	in	r0, 0x3f	; 63
    1090:	0f 92       	push	r0
    1092:	00 90 38 00 	lds	r0, 0x0038
    1096:	0f 92       	push	r0
    1098:	00 90 39 00 	lds	r0, 0x0039
    109c:	0f 92       	push	r0
    109e:	00 90 3b 00 	lds	r0, 0x003B
    10a2:	0f 92       	push	r0
    10a4:	11 24       	eor	r1, r1
    10a6:	ef 92       	push	r14
    10a8:	ff 92       	push	r15
    10aa:	0f 93       	push	r16
    10ac:	1f 93       	push	r17
    10ae:	2f 93       	push	r18
    10b0:	3f 93       	push	r19
    10b2:	4f 93       	push	r20
    10b4:	5f 93       	push	r21
    10b6:	6f 93       	push	r22
    10b8:	7f 93       	push	r23
    10ba:	8f 93       	push	r24
    10bc:	9f 93       	push	r25
    10be:	af 93       	push	r26
    10c0:	bf 93       	push	r27
    10c2:	ef 93       	push	r30
    10c4:	ff 93       	push	r31
    10c6:	cf 93       	push	r28
    10c8:	df 93       	push	r29
    10ca:	cd b7       	in	r28, 0x3d	; 61
    10cc:	de b7       	in	r29, 0x3e	; 62
	//PORTK.OUTCLR = 1;
	//формируем пачку
		switch (workStruct.formStatus)
    10ce:	80 91 29 28 	lds	r24, 0x2829
    10d2:	88 2f       	mov	r24, r24
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	81 30       	cpi	r24, 0x01	; 1
    10d8:	91 05       	cpc	r25, r1
    10da:	29 f0       	breq	.+10     	; 0x10e6 <__vector_108+0x5c>
    10dc:	84 30       	cpi	r24, 0x04	; 4
    10de:	91 05       	cpc	r25, r1
    10e0:	09 f4       	brne	.+2      	; 0x10e4 <__vector_108+0x5a>
    10e2:	07 c3       	rjmp	.+1550   	; 0x16f2 <__vector_108+0x668>
    10e4:	2c c6       	rjmp	.+3160   	; 0x1d3e <__vector_108+0xcb4>
			{
				case NMakingMask:
				{//формирование пачки
					workStruct.count++;
    10e6:	80 91 20 28 	lds	r24, 0x2820
    10ea:	90 91 21 28 	lds	r25, 0x2821
    10ee:	01 96       	adiw	r24, 0x01	; 1
    10f0:	80 93 20 28 	sts	0x2820, r24
    10f4:	90 93 21 28 	sts	0x2821, r25
					
					if(workStruct.shift == false && workStruct.count < 3){
    10f8:	80 91 51 28 	lds	r24, 0x2851
    10fc:	90 91 52 28 	lds	r25, 0x2852
    1100:	00 97       	sbiw	r24, 0x00	; 0
    1102:	09 f0       	breq	.+2      	; 0x1106 <__vector_108+0x7c>
    1104:	83 c0       	rjmp	.+262    	; 0x120c <__vector_108+0x182>
    1106:	80 91 20 28 	lds	r24, 0x2820
    110a:	90 91 21 28 	lds	r25, 0x2821
    110e:	83 30       	cpi	r24, 0x03	; 3
    1110:	91 05       	cpc	r25, r1
    1112:	0c f0       	brlt	.+2      	; 0x1116 <__vector_108+0x8c>
    1114:	7b c0       	rjmp	.+246    	; 0x120c <__vector_108+0x182>
						if(workStruct.ticks != 0){
    1116:	80 91 4d 28 	lds	r24, 0x284D
    111a:	90 91 4e 28 	lds	r25, 0x284E
    111e:	a0 91 4f 28 	lds	r26, 0x284F
    1122:	b0 91 50 28 	lds	r27, 0x2850
    1126:	00 97       	sbiw	r24, 0x00	; 0
    1128:	a1 05       	cpc	r26, r1
    112a:	b1 05       	cpc	r27, r1
    112c:	09 f4       	brne	.+2      	; 0x1130 <__vector_108+0xa6>
    112e:	bd c0       	rjmp	.+378    	; 0x12aa <__vector_108+0x220>
							if(workStruct.ticks > 2)  {
    1130:	80 91 4d 28 	lds	r24, 0x284D
    1134:	90 91 4e 28 	lds	r25, 0x284E
    1138:	a0 91 4f 28 	lds	r26, 0x284F
    113c:	b0 91 50 28 	lds	r27, 0x2850
    1140:	83 30       	cpi	r24, 0x03	; 3
    1142:	91 05       	cpc	r25, r1
    1144:	a1 05       	cpc	r26, r1
    1146:	b1 05       	cpc	r27, r1
    1148:	a0 f1       	brcs	.+104    	; 0x11b2 <__vector_108+0x128>
								workStruct.step = workStruct.ticks/2;
    114a:	80 91 4d 28 	lds	r24, 0x284D
    114e:	90 91 4e 28 	lds	r25, 0x284E
    1152:	a0 91 4f 28 	lds	r26, 0x284F
    1156:	b0 91 50 28 	lds	r27, 0x2850
    115a:	b6 95       	lsr	r27
    115c:	a7 95       	ror	r26
    115e:	97 95       	ror	r25
    1160:	87 95       	ror	r24
    1162:	80 93 53 28 	sts	0x2853, r24
    1166:	90 93 54 28 	sts	0x2854, r25
								if(workStruct.step + stageStruct.perPack > 65536)
									workStruct.step = (workStruct.step+stageStruct.perPack-65536)/2;
								if(workStruct.step >= TCF0.CCA)
    116a:	20 91 53 28 	lds	r18, 0x2853
    116e:	30 91 54 28 	lds	r19, 0x2854
    1172:	80 e0       	ldi	r24, 0x00	; 0
    1174:	9b e0       	ldi	r25, 0x0B	; 11
    1176:	fc 01       	movw	r30, r24
    1178:	80 a5       	lds	r24, 0x60
    117a:	91 a5       	lds	r25, 0x61
    117c:	28 17       	cp	r18, r24
    117e:	39 07       	cpc	r19, r25
    1180:	58 f0       	brcs	.+22     	; 0x1198 <__vector_108+0x10e>
									workStruct.step = TCF0.CCA/2;
    1182:	80 e0       	ldi	r24, 0x00	; 0
    1184:	9b e0       	ldi	r25, 0x0B	; 11
    1186:	fc 01       	movw	r30, r24
    1188:	80 a5       	lds	r24, 0x60
    118a:	91 a5       	lds	r25, 0x61
    118c:	96 95       	lsr	r25
    118e:	87 95       	ror	r24
    1190:	80 93 53 28 	sts	0x2853, r24
    1194:	90 93 54 28 	sts	0x2854, r25
								if(workStruct.step ==  0) workStruct.step = 1;						
    1198:	80 91 53 28 	lds	r24, 0x2853
    119c:	90 91 54 28 	lds	r25, 0x2854
    11a0:	00 97       	sbiw	r24, 0x00	; 0
    11a2:	69 f4       	brne	.+26     	; 0x11be <__vector_108+0x134>
    11a4:	81 e0       	ldi	r24, 0x01	; 1
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	80 93 53 28 	sts	0x2853, r24
    11ac:	90 93 54 28 	sts	0x2854, r25
    11b0:	06 c0       	rjmp	.+12     	; 0x11be <__vector_108+0x134>
							}					
							else workStruct.step = 1;				
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	80 93 53 28 	sts	0x2853, r24
    11ba:	90 93 54 28 	sts	0x2854, r25
							//workStruct.step = 1000;
							TCF0.CCA+=workStruct.step;
    11be:	80 e0       	ldi	r24, 0x00	; 0
    11c0:	9b e0       	ldi	r25, 0x0B	; 11
    11c2:	20 e0       	ldi	r18, 0x00	; 0
    11c4:	3b e0       	ldi	r19, 0x0B	; 11
    11c6:	f9 01       	movw	r30, r18
    11c8:	40 a5       	lds	r20, 0x60
    11ca:	51 a5       	lds	r21, 0x61
    11cc:	20 91 53 28 	lds	r18, 0x2853
    11d0:	30 91 54 28 	lds	r19, 0x2854
    11d4:	24 0f       	add	r18, r20
    11d6:	35 1f       	adc	r19, r21
    11d8:	fc 01       	movw	r30, r24
    11da:	20 a7       	lds	r18, 0x70
    11dc:	31 a7       	lds	r19, 0x71
							TCF0.PER+=workStruct.step;
    11de:	80 e0       	ldi	r24, 0x00	; 0
    11e0:	9b e0       	ldi	r25, 0x0B	; 11
    11e2:	20 e0       	ldi	r18, 0x00	; 0
    11e4:	3b e0       	ldi	r19, 0x0B	; 11
    11e6:	f9 01       	movw	r30, r18
    11e8:	46 a1       	lds	r20, 0x46
    11ea:	57 a1       	lds	r21, 0x47
    11ec:	20 91 53 28 	lds	r18, 0x2853
    11f0:	30 91 54 28 	lds	r19, 0x2854
    11f4:	24 0f       	add	r18, r20
    11f6:	35 1f       	adc	r19, r21
    11f8:	fc 01       	movw	r30, r24
    11fa:	26 a3       	lds	r18, 0x56
    11fc:	37 a3       	lds	r19, 0x57
							workStruct.shift = true;	
    11fe:	81 e0       	ldi	r24, 0x01	; 1
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	80 93 51 28 	sts	0x2851, r24
    1206:	90 93 52 28 	sts	0x2852, r25
				case NMakingMask:
				{//формирование пачки
					workStruct.count++;
					
					if(workStruct.shift == false && workStruct.count < 3){
						if(workStruct.ticks != 0){
    120a:	4f c0       	rjmp	.+158    	; 0x12aa <__vector_108+0x220>
							//workStruct.step = 1000;
							TCF0.CCA+=workStruct.step;
							TCF0.PER+=workStruct.step;
							workStruct.shift = true;	
						}						
					}else if(workStruct.count < 3){
    120c:	80 91 20 28 	lds	r24, 0x2820
    1210:	90 91 21 28 	lds	r25, 0x2821
    1214:	83 30       	cpi	r24, 0x03	; 3
    1216:	91 05       	cpc	r25, r1
    1218:	0c f0       	brlt	.+2      	; 0x121c <__vector_108+0x192>
    121a:	47 c0       	rjmp	.+142    	; 0x12aa <__vector_108+0x220>
						TCF0.CCA -= workStruct.step;
    121c:	80 e0       	ldi	r24, 0x00	; 0
    121e:	9b e0       	ldi	r25, 0x0B	; 11
    1220:	20 e0       	ldi	r18, 0x00	; 0
    1222:	3b e0       	ldi	r19, 0x0B	; 11
    1224:	f9 01       	movw	r30, r18
    1226:	40 a5       	lds	r20, 0x60
    1228:	51 a5       	lds	r21, 0x61
    122a:	20 91 53 28 	lds	r18, 0x2853
    122e:	30 91 54 28 	lds	r19, 0x2854
    1232:	7a 01       	movw	r14, r20
    1234:	e2 1a       	sub	r14, r18
    1236:	f3 0a       	sbc	r15, r19
    1238:	97 01       	movw	r18, r14
    123a:	fc 01       	movw	r30, r24
    123c:	20 a7       	lds	r18, 0x70
    123e:	31 a7       	lds	r19, 0x71
						TCF0.PER -= workStruct.step;
    1240:	80 e0       	ldi	r24, 0x00	; 0
    1242:	9b e0       	ldi	r25, 0x0B	; 11
    1244:	20 e0       	ldi	r18, 0x00	; 0
    1246:	3b e0       	ldi	r19, 0x0B	; 11
    1248:	f9 01       	movw	r30, r18
    124a:	46 a1       	lds	r20, 0x46
    124c:	57 a1       	lds	r21, 0x47
    124e:	20 91 53 28 	lds	r18, 0x2853
    1252:	30 91 54 28 	lds	r19, 0x2854
    1256:	7a 01       	movw	r14, r20
    1258:	e2 1a       	sub	r14, r18
    125a:	f3 0a       	sbc	r15, r19
    125c:	97 01       	movw	r18, r14
    125e:	fc 01       	movw	r30, r24
    1260:	26 a3       	lds	r18, 0x56
    1262:	37 a3       	lds	r19, 0x57
						workStruct.ticks -= workStruct.step;
    1264:	20 91 4d 28 	lds	r18, 0x284D
    1268:	30 91 4e 28 	lds	r19, 0x284E
    126c:	40 91 4f 28 	lds	r20, 0x284F
    1270:	50 91 50 28 	lds	r21, 0x2850
    1274:	80 91 53 28 	lds	r24, 0x2853
    1278:	90 91 54 28 	lds	r25, 0x2854
    127c:	cc 01       	movw	r24, r24
    127e:	a0 e0       	ldi	r26, 0x00	; 0
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	79 01       	movw	r14, r18
    1284:	8a 01       	movw	r16, r20
    1286:	e8 1a       	sub	r14, r24
    1288:	f9 0a       	sbc	r15, r25
    128a:	0a 0b       	sbc	r16, r26
    128c:	1b 0b       	sbc	r17, r27
    128e:	d8 01       	movw	r26, r16
    1290:	c7 01       	movw	r24, r14
    1292:	80 93 4d 28 	sts	0x284D, r24
    1296:	90 93 4e 28 	sts	0x284E, r25
    129a:	a0 93 4f 28 	sts	0x284F, r26
    129e:	b0 93 50 28 	sts	0x2850, r27
						workStruct.shift = false;
    12a2:	10 92 51 28 	sts	0x2851, r1
    12a6:	10 92 52 28 	sts	0x2852, r1
					}				
					
					//проверим если канал В включен, то импульс уже был - выключим канал
					if(TCF0.CTRLB & TC0_CCBEN_bm)
    12aa:	80 e0       	ldi	r24, 0x00	; 0
    12ac:	9b e0       	ldi	r25, 0x0B	; 11
    12ae:	fc 01       	movw	r30, r24
    12b0:	81 81       	ldd	r24, Z+1	; 0x01
    12b2:	88 2f       	mov	r24, r24
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	80 72       	andi	r24, 0x20	; 32
    12b8:	90 70       	andi	r25, 0x00	; 0
    12ba:	00 97       	sbiw	r24, 0x00	; 0
    12bc:	49 f0       	breq	.+18     	; 0x12d0 <__vector_108+0x246>
					{//выключим канал
						TCF0.CTRLB &= ~TC0_CCBEN_bm;
    12be:	80 e0       	ldi	r24, 0x00	; 0
    12c0:	9b e0       	ldi	r25, 0x0B	; 11
    12c2:	20 e0       	ldi	r18, 0x00	; 0
    12c4:	3b e0       	ldi	r19, 0x0B	; 11
    12c6:	f9 01       	movw	r30, r18
    12c8:	21 81       	ldd	r18, Z+1	; 0x01
    12ca:	2f 7d       	andi	r18, 0xDF	; 223
    12cc:	fc 01       	movw	r30, r24
    12ce:	21 83       	std	Z+1, r18	; 0x01
						//PORTH.OUTCLR |= 0x02;
					}
					//проверим если канал C включен, то импульс уже был - выключим канал
					if(TCF0.CTRLB & TC0_CCCEN_bm)
    12d0:	80 e0       	ldi	r24, 0x00	; 0
    12d2:	9b e0       	ldi	r25, 0x0B	; 11
    12d4:	fc 01       	movw	r30, r24
    12d6:	81 81       	ldd	r24, Z+1	; 0x01
    12d8:	88 2f       	mov	r24, r24
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	80 74       	andi	r24, 0x40	; 64
    12de:	90 70       	andi	r25, 0x00	; 0
    12e0:	00 97       	sbiw	r24, 0x00	; 0
    12e2:	49 f0       	breq	.+18     	; 0x12f6 <__vector_108+0x26c>
					{//выключим канал
						TCF0.CTRLB &= ~TC0_CCCEN_bm;
    12e4:	80 e0       	ldi	r24, 0x00	; 0
    12e6:	9b e0       	ldi	r25, 0x0B	; 11
    12e8:	20 e0       	ldi	r18, 0x00	; 0
    12ea:	3b e0       	ldi	r19, 0x0B	; 11
    12ec:	f9 01       	movw	r30, r18
    12ee:	21 81       	ldd	r18, Z+1	; 0x01
    12f0:	2f 7b       	andi	r18, 0xBF	; 191
    12f2:	fc 01       	movw	r30, r24
    12f4:	21 83       	std	Z+1, r18	; 0x01
					}
					
					//импульс окраса рнс
LabelTime:			if(workStruct.phaseMS == master && workStruct.count == 7 && workStruct.countSec == stageStruct.nSec)
    12f6:	80 91 35 28 	lds	r24, 0x2835
    12fa:	90 91 36 28 	lds	r25, 0x2836
    12fe:	00 97       	sbiw	r24, 0x00	; 0
    1300:	09 f0       	breq	.+2      	; 0x1304 <__vector_108+0x27a>
    1302:	3e c0       	rjmp	.+124    	; 0x1380 <__vector_108+0x2f6>
    1304:	80 91 20 28 	lds	r24, 0x2820
    1308:	90 91 21 28 	lds	r25, 0x2821
    130c:	87 30       	cpi	r24, 0x07	; 7
    130e:	91 05       	cpc	r25, r1
    1310:	b9 f5       	brne	.+110    	; 0x1380 <__vector_108+0x2f6>
    1312:	20 91 23 28 	lds	r18, 0x2823
    1316:	30 91 24 28 	lds	r19, 0x2824
    131a:	80 91 12 29 	lds	r24, 0x2912
    131e:	90 91 13 29 	lds	r25, 0x2913
    1322:	28 17       	cp	r18, r24
    1324:	39 07       	cpc	r19, r25
    1326:	61 f5       	brne	.+88     	; 0x1380 <__vector_108+0x2f6>
					{	
						//следующий импульс совпадет с секундой
						workStruct.countSec = 0;
    1328:	10 92 23 28 	sts	0x2823, r1
    132c:	10 92 24 28 	sts	0x2824, r1
						//включим канал В и запишем в компаратор значение
						TCF0.CTRLB |= TC0_CCBEN_bm;
    1330:	80 e0       	ldi	r24, 0x00	; 0
    1332:	9b e0       	ldi	r25, 0x0B	; 11
    1334:	20 e0       	ldi	r18, 0x00	; 0
    1336:	3b e0       	ldi	r19, 0x0B	; 11
    1338:	f9 01       	movw	r30, r18
    133a:	21 81       	ldd	r18, Z+1	; 0x01
    133c:	20 62       	ori	r18, 0x20	; 32
    133e:	fc 01       	movw	r30, r24
    1340:	21 83       	std	Z+1, r18	; 0x01
						TCF0.CCB = stageStruct.ccaPack;
    1342:	80 e0       	ldi	r24, 0x00	; 0
    1344:	9b e0       	ldi	r25, 0x0B	; 11
    1346:	20 91 e8 28 	lds	r18, 0x28E8
    134a:	30 91 e9 28 	lds	r19, 0x28E9
    134e:	fc 01       	movw	r30, r24
    1350:	22 a7       	lds	r18, 0x72
    1352:	33 a7       	lds	r19, 0x73
						
						PORTH.OUTCLR |= 0x02;
    1354:	80 ee       	ldi	r24, 0xE0	; 224
    1356:	96 e0       	ldi	r25, 0x06	; 6
    1358:	20 ee       	ldi	r18, 0xE0	; 224
    135a:	36 e0       	ldi	r19, 0x06	; 6
    135c:	f9 01       	movw	r30, r18
    135e:	26 81       	ldd	r18, Z+6	; 0x06
    1360:	22 60       	ori	r18, 0x02	; 2
    1362:	fc 01       	movw	r30, r24
    1364:	26 83       	std	Z+6, r18	; 0x06
						counterRnsv = 0;
    1366:	10 92 ec 23 	sts	0x23EC, r1
    136a:	10 92 ed 23 	sts	0x23ED, r1
						//поставим признак, что нужен импульс окраса
						
						if(system.sysType == Rns_e) needLabel = label;
    136e:	80 91 02 25 	lds	r24, 0x2502
    1372:	90 91 03 25 	lds	r25, 0x2503
    1376:	00 97       	sbiw	r24, 0x00	; 0
    1378:	19 f4       	brne	.+6      	; 0x1380 <__vector_108+0x2f6>
    137a:	82 e0       	ldi	r24, 0x02	; 2
    137c:	80 93 6a 29 	sts	0x296A, r24
					}				
					//импульсы окраса рнс_в
					if(system.sysType == Rns_v && workStruct.count == 7 && workStruct.phaseMS == master && workStruct.countSec > (stageStruct.nSec - periodsNumTillSecRnsv - 1)  && workStruct.countSec < stageStruct.nSec)
    1380:	80 91 02 25 	lds	r24, 0x2502
    1384:	90 91 03 25 	lds	r25, 0x2503
    1388:	81 30       	cpi	r24, 0x01	; 1
    138a:	91 05       	cpc	r25, r1
    138c:	d1 f5       	brne	.+116    	; 0x1402 <__vector_108+0x378>
    138e:	80 91 20 28 	lds	r24, 0x2820
    1392:	90 91 21 28 	lds	r25, 0x2821
    1396:	87 30       	cpi	r24, 0x07	; 7
    1398:	91 05       	cpc	r25, r1
    139a:	99 f5       	brne	.+102    	; 0x1402 <__vector_108+0x378>
    139c:	80 91 35 28 	lds	r24, 0x2835
    13a0:	90 91 36 28 	lds	r25, 0x2836
    13a4:	00 97       	sbiw	r24, 0x00	; 0
    13a6:	69 f5       	brne	.+90     	; 0x1402 <__vector_108+0x378>
    13a8:	20 91 23 28 	lds	r18, 0x2823
    13ac:	30 91 24 28 	lds	r19, 0x2824
    13b0:	80 91 12 29 	lds	r24, 0x2912
    13b4:	90 91 13 29 	lds	r25, 0x2913
    13b8:	81 58       	subi	r24, 0x81	; 129
    13ba:	90 40       	sbci	r25, 0x00	; 0
    13bc:	82 17       	cp	r24, r18
    13be:	93 07       	cpc	r25, r19
    13c0:	00 f5       	brcc	.+64     	; 0x1402 <__vector_108+0x378>
    13c2:	20 91 23 28 	lds	r18, 0x2823
    13c6:	30 91 24 28 	lds	r19, 0x2824
    13ca:	80 91 12 29 	lds	r24, 0x2912
    13ce:	90 91 13 29 	lds	r25, 0x2913
    13d2:	28 17       	cp	r18, r24
    13d4:	39 07       	cpc	r19, r25
    13d6:	a8 f4       	brcc	.+42     	; 0x1402 <__vector_108+0x378>
					{	//поставим метку (127 штук)			
						//моргнем ногой
						PORTH.OUTSET |= 0x02;
    13d8:	80 ee       	ldi	r24, 0xE0	; 224
    13da:	96 e0       	ldi	r25, 0x06	; 6
    13dc:	20 ee       	ldi	r18, 0xE0	; 224
    13de:	36 e0       	ldi	r19, 0x06	; 6
    13e0:	f9 01       	movw	r30, r18
    13e2:	25 81       	ldd	r18, Z+5	; 0x05
    13e4:	22 60       	ori	r18, 0x02	; 2
    13e6:	fc 01       	movw	r30, r24
    13e8:	25 83       	std	Z+5, r18	; 0x05
						//if((PORTH.OUTCLR & 0x02) != 0)
						//{
							//PORTH.OUTCLR |= 0x02;
						//}						
						counterRnsv++;
    13ea:	80 91 ec 23 	lds	r24, 0x23EC
    13ee:	90 91 ed 23 	lds	r25, 0x23ED
    13f2:	01 96       	adiw	r24, 0x01	; 1
    13f4:	80 93 ec 23 	sts	0x23EC, r24
    13f8:	90 93 ed 23 	sts	0x23ED, r25
						 	
						needLabel = label;
    13fc:	82 e0       	ldi	r24, 0x02	; 2
    13fe:	80 93 6a 29 	sts	0x296A, r24
					}													
					if(system.sysType == Rns_e  && workStruct.count == 7 && workStruct.diagMode == minMode && workStruct.phaseMS == master)
    1402:	80 91 02 25 	lds	r24, 0x2502
    1406:	90 91 03 25 	lds	r25, 0x2503
    140a:	00 97       	sbiw	r24, 0x00	; 0
    140c:	21 f5       	brne	.+72     	; 0x1456 <__vector_108+0x3cc>
    140e:	80 91 20 28 	lds	r24, 0x2820
    1412:	90 91 21 28 	lds	r25, 0x2821
    1416:	87 30       	cpi	r24, 0x07	; 7
    1418:	91 05       	cpc	r25, r1
    141a:	e9 f4       	brne	.+58     	; 0x1456 <__vector_108+0x3cc>
    141c:	80 91 45 28 	lds	r24, 0x2845
    1420:	90 91 46 28 	lds	r25, 0x2846
    1424:	81 30       	cpi	r24, 0x01	; 1
    1426:	91 05       	cpc	r25, r1
    1428:	b1 f4       	brne	.+44     	; 0x1456 <__vector_108+0x3cc>
    142a:	80 91 35 28 	lds	r24, 0x2835
    142e:	90 91 36 28 	lds	r25, 0x2836
    1432:	00 97       	sbiw	r24, 0x00	; 0
    1434:	81 f4       	brne	.+32     	; 0x1456 <__vector_108+0x3cc>
					{//рисуем минуту						
						//проверим нарисовали ли все
						if(workStruct.minMode != minModeDefault-1)
    1436:	80 91 47 28 	lds	r24, 0x2847
    143a:	89 30       	cpi	r24, 0x09	; 9
    143c:	49 f0       	breq	.+18     	; 0x1450 <__vector_108+0x3c6>
						{//нет
							workStruct.minMode++;
    143e:	80 91 47 28 	lds	r24, 0x2847
    1442:	8f 5f       	subi	r24, 0xFF	; 255
    1444:	80 93 47 28 	sts	0x2847, r24
							//сбросим, если надо
							//if(workStruct.minMode == minModeDefault-1) workStruct.minMode = 0;
							//поставим признак, что нужен импульс окраса
							needLabel = label;
    1448:	82 e0       	ldi	r24, 0x02	; 2
    144a:	80 93 6a 29 	sts	0x296A, r24
						needLabel = label;
					}													
					if(system.sysType == Rns_e  && workStruct.count == 7 && workStruct.diagMode == minMode && workStruct.phaseMS == master)
					{//рисуем минуту						
						//проверим нарисовали ли все
						if(workStruct.minMode != minModeDefault-1)
    144e:	2c c0       	rjmp	.+88     	; 0x14a8 <__vector_108+0x41e>
							//поставим признак, что нужен импульс окраса
							needLabel = label;
						}					
						else
						{
							workStruct.minMode = 0;
    1450:	10 92 47 28 	sts	0x2847, r1
						needLabel = label;
					}													
					if(system.sysType == Rns_e  && workStruct.count == 7 && workStruct.diagMode == minMode && workStruct.phaseMS == master)
					{//рисуем минуту						
						//проверим нарисовали ли все
						if(workStruct.minMode != minModeDefault-1)
    1454:	29 c0       	rjmp	.+82     	; 0x14a8 <__vector_108+0x41e>
						else
						{
							workStruct.minMode = 0;
						}																	
					}
					else if(system.sysType == Rns_e && workStruct.count == 7 && workStruct.diagMode == fiveMinMode && workStruct.phaseMS == master)
    1456:	80 91 02 25 	lds	r24, 0x2502
    145a:	90 91 03 25 	lds	r25, 0x2503
    145e:	00 97       	sbiw	r24, 0x00	; 0
    1460:	19 f5       	brne	.+70     	; 0x14a8 <__vector_108+0x41e>
    1462:	80 91 20 28 	lds	r24, 0x2820
    1466:	90 91 21 28 	lds	r25, 0x2821
    146a:	87 30       	cpi	r24, 0x07	; 7
    146c:	91 05       	cpc	r25, r1
    146e:	e1 f4       	brne	.+56     	; 0x14a8 <__vector_108+0x41e>
    1470:	80 91 45 28 	lds	r24, 0x2845
    1474:	90 91 46 28 	lds	r25, 0x2846
    1478:	82 30       	cpi	r24, 0x02	; 2
    147a:	91 05       	cpc	r25, r1
    147c:	a9 f4       	brne	.+42     	; 0x14a8 <__vector_108+0x41e>
    147e:	80 91 35 28 	lds	r24, 0x2835
    1482:	90 91 36 28 	lds	r25, 0x2836
    1486:	00 97       	sbiw	r24, 0x00	; 0
    1488:	79 f4       	brne	.+30     	; 0x14a8 <__vector_108+0x41e>
					{//рисуем 5 минут
						//проверим нарисовали ли все
						if(workStruct.fiveMinMode != fiveMinModeDefault-1)
    148a:	80 91 48 28 	lds	r24, 0x2848
    148e:	8a 30       	cpi	r24, 0x0A	; 10
    1490:	49 f0       	breq	.+18     	; 0x14a4 <__vector_108+0x41a>
						{//нет
							workStruct.fiveMinMode++;
    1492:	80 91 48 28 	lds	r24, 0x2848
    1496:	8f 5f       	subi	r24, 0xFF	; 255
    1498:	80 93 48 28 	sts	0x2848, r24
							
							//if(workStruct.fiveMinMode == fiveMinModeDefault-1) workStruct.fiveMinMode = 0;
							//поставим признак, что нужен импульс окраса
							needLabel = label;
    149c:	82 e0       	ldi	r24, 0x02	; 2
    149e:	80 93 6a 29 	sts	0x296A, r24
    14a2:	02 c0       	rjmp	.+4      	; 0x14a8 <__vector_108+0x41e>
						}	
						else
						{
							workStruct.fiveMinMode = 0;
    14a4:	10 92 48 28 	sts	0x2848, r1
						}													
					}																
PackDone:			//проверим, нарисовали ли пачку
					if(workStruct.count == diagramStruct.n)
    14a8:	20 91 20 28 	lds	r18, 0x2820
    14ac:	30 91 21 28 	lds	r19, 0x2821
    14b0:	80 91 ee 27 	lds	r24, 0x27EE
    14b4:	88 2f       	mov	r24, r24
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	28 17       	cp	r18, r24
    14ba:	39 07       	cpc	r19, r25
    14bc:	09 f0       	breq	.+2      	; 0x14c0 <__vector_108+0x436>
    14be:	3c c4       	rjmp	.+2168   	; 0x1d38 <__vector_108+0xcae>
					{//сформировали нужное кол-во импульсов
							workStruct.count = 0;
    14c0:	10 92 20 28 	sts	0x2820, r1
    14c4:	10 92 21 28 	sts	0x2821, r1
							PORTF.DIRSET |= 0x0001;
    14c8:	80 ea       	ldi	r24, 0xA0	; 160
    14ca:	96 e0       	ldi	r25, 0x06	; 6
    14cc:	20 ea       	ldi	r18, 0xA0	; 160
    14ce:	36 e0       	ldi	r19, 0x06	; 6
    14d0:	f9 01       	movw	r30, r18
    14d2:	21 81       	ldd	r18, Z+1	; 0x01
    14d4:	21 60       	ori	r18, 0x01	; 1
    14d6:	fc 01       	movw	r30, r24
    14d8:	21 83       	std	Z+1, r18	; 0x01
							//формируем ничего
							workStruct.formStatus = none;
    14da:	84 e0       	ldi	r24, 0x04	; 4
    14dc:	80 93 29 28 	sts	0x2829, r24
							//выкл ДМА 
							DMA_CH1_OFF();
    14e0:	80 e0       	ldi	r24, 0x00	; 0
    14e2:	91 e0       	ldi	r25, 0x01	; 1
    14e4:	20 e0       	ldi	r18, 0x00	; 0
    14e6:	31 e0       	ldi	r19, 0x01	; 1
    14e8:	f9 01       	movw	r30, r18
    14ea:	20 a1       	lds	r18, 0x40
    14ec:	2f 77       	andi	r18, 0x7F	; 127
    14ee:	fc 01       	movw	r30, r24
    14f0:	20 a3       	lds	r18, 0x50
							//разрешим передачу/прием
							recTransStatus |= (1<<TRANS_ENABLE);
    14f2:	80 91 58 27 	lds	r24, 0x2758
    14f6:	90 91 59 27 	lds	r25, 0x2759
    14fa:	82 60       	ori	r24, 0x02	; 2
    14fc:	80 93 58 27 	sts	0x2758, r24
    1500:	90 93 59 27 	sts	0x2759, r25
							//normal
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0);
    1504:	80 e0       	ldi	r24, 0x00	; 0
    1506:	9b e0       	ldi	r25, 0x0B	; 11
    1508:	20 e0       	ldi	r18, 0x00	; 0
    150a:	3b e0       	ldi	r19, 0x0B	; 11
    150c:	f9 01       	movw	r30, r18
    150e:	21 81       	ldd	r18, Z+1	; 0x01
    1510:	20 7f       	andi	r18, 0xF0	; 240
    1512:	fc 01       	movw	r30, r24
    1514:	21 83       	std	Z+1, r18	; 0x01
							TCF0.CCA = 0x00;
    1516:	80 e0       	ldi	r24, 0x00	; 0
    1518:	9b e0       	ldi	r25, 0x0B	; 11
    151a:	fc 01       	movw	r30, r24
    151c:	10 a6       	lds	r17, 0xb0
    151e:	11 a6       	lds	r17, 0xb1
							//проверим, ведущая или ведомая (будет ли 9ый импульс)
							if(workStruct.phaseMS == master)
    1520:	80 91 35 28 	lds	r24, 0x2835
    1524:	90 91 36 28 	lds	r25, 0x2836
    1528:	00 97       	sbiw	r24, 0x00	; 0
    152a:	31 f4       	brne	.+12     	; 0x1538 <__vector_108+0x4ae>
							{//сформировали ведущую - добавим импульс опознавания ведущей
							 //зададим режим работы
								workStruct.predFormStatus = labelMaster;	
    152c:	86 e1       	ldi	r24, 0x16	; 22
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	80 93 27 28 	sts	0x2827, r24
    1534:	90 93 28 28 	sts	0x2828, r25
							}			
							//Проверим, что формировать					
							//зададим время до след ведомой
							if(workStruct.predFormStatus == slave1)
    1538:	80 91 27 28 	lds	r24, 0x2827
    153c:	90 91 28 28 	lds	r25, 0x2828
    1540:	88 30       	cpi	r24, 0x08	; 8
    1542:	91 05       	cpc	r25, r1
    1544:	81 f4       	brne	.+32     	; 0x1566 <__vector_108+0x4dc>
							{
								TCF0.PER = stageStruct.perNoNMasterSlave2;
    1546:	80 e0       	ldi	r24, 0x00	; 0
    1548:	9b e0       	ldi	r25, 0x0B	; 11
    154a:	20 91 f0 28 	lds	r18, 0x28F0
    154e:	30 91 f1 28 	lds	r19, 0x28F1
    1552:	fc 01       	movw	r30, r24
    1554:	26 a3       	lds	r18, 0x56
    1556:	37 a3       	lds	r19, 0x57
								workStruct.predFormStatus = slave2;
    1558:	80 e1       	ldi	r24, 0x10	; 16
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	80 93 27 28 	sts	0x2827, r24
    1560:	90 93 28 28 	sts	0x2828, r25
    1564:	8b c0       	rjmp	.+278    	; 0x167c <__vector_108+0x5f2>
								
							}
							else if(workStruct.predFormStatus == slave2)
    1566:	80 91 27 28 	lds	r24, 0x2827
    156a:	90 91 28 28 	lds	r25, 0x2828
    156e:	80 31       	cpi	r24, 0x10	; 16
    1570:	91 05       	cpc	r25, r1
    1572:	81 f4       	brne	.+32     	; 0x1594 <__vector_108+0x50a>
							{
								TCF0.PER = stageStruct.perNoNMasterSlave3;
    1574:	80 e0       	ldi	r24, 0x00	; 0
    1576:	9b e0       	ldi	r25, 0x0B	; 11
    1578:	20 91 f4 28 	lds	r18, 0x28F4
    157c:	30 91 f5 28 	lds	r19, 0x28F5
    1580:	fc 01       	movw	r30, r24
    1582:	26 a3       	lds	r18, 0x56
    1584:	37 a3       	lds	r19, 0x57
								workStruct.predFormStatus = slave3;
    1586:	82 e1       	ldi	r24, 0x12	; 18
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	80 93 27 28 	sts	0x2827, r24
    158e:	90 93 28 28 	sts	0x2828, r25
    1592:	74 c0       	rjmp	.+232    	; 0x167c <__vector_108+0x5f2>
								
							}
							else if(workStruct.predFormStatus == slave3)
    1594:	80 91 27 28 	lds	r24, 0x2827
    1598:	90 91 28 28 	lds	r25, 0x2828
    159c:	82 31       	cpi	r24, 0x12	; 18
    159e:	91 05       	cpc	r25, r1
    15a0:	81 f4       	brne	.+32     	; 0x15c2 <__vector_108+0x538>
							{
								TCF0.PER = stageStruct.perNoNMasterSlave4;
    15a2:	80 e0       	ldi	r24, 0x00	; 0
    15a4:	9b e0       	ldi	r25, 0x0B	; 11
    15a6:	20 91 f8 28 	lds	r18, 0x28F8
    15aa:	30 91 f9 28 	lds	r19, 0x28F9
    15ae:	fc 01       	movw	r30, r24
    15b0:	26 a3       	lds	r18, 0x56
    15b2:	37 a3       	lds	r19, 0x57
								workStruct.predFormStatus = slave4;
    15b4:	84 e1       	ldi	r24, 0x14	; 20
    15b6:	90 e0       	ldi	r25, 0x00	; 0
    15b8:	80 93 27 28 	sts	0x2827, r24
    15bc:	90 93 28 28 	sts	0x2828, r25
    15c0:	5d c0       	rjmp	.+186    	; 0x167c <__vector_108+0x5f2>
								
							}
							else if(workStruct.predFormStatus == slave4)
    15c2:	80 91 27 28 	lds	r24, 0x2827
    15c6:	90 91 28 28 	lds	r25, 0x2828
    15ca:	84 31       	cpi	r24, 0x14	; 20
    15cc:	91 05       	cpc	r25, r1
    15ce:	71 f4       	brne	.+28     	; 0x15ec <__vector_108+0x562>
							{
								TCF0.PER = stageStruct.perNoN;
    15d0:	80 e0       	ldi	r24, 0x00	; 0
    15d2:	9b e0       	ldi	r25, 0x0B	; 11
    15d4:	20 91 fc 28 	lds	r18, 0x28FC
    15d8:	30 91 fd 28 	lds	r19, 0x28FD
    15dc:	fc 01       	movw	r30, r24
    15de:	26 a3       	lds	r18, 0x56
    15e0:	37 a3       	lds	r19, 0x57
								workStruct.predFormStatus = 0;
    15e2:	10 92 27 28 	sts	0x2827, r1
    15e6:	10 92 28 28 	sts	0x2828, r1
    15ea:	48 c0       	rjmp	.+144    	; 0x167c <__vector_108+0x5f2>
								
							}
							else if(workStruct.predFormStatus == 0)
    15ec:	80 91 27 28 	lds	r24, 0x2827
    15f0:	90 91 28 28 	lds	r25, 0x2828
    15f4:	00 97       	sbiw	r24, 0x00	; 0
    15f6:	81 f4       	brne	.+32     	; 0x1618 <__vector_108+0x58e>
							{
								TCF0.PER = stageStruct.perNoNMasterSlave1;
    15f8:	80 e0       	ldi	r24, 0x00	; 0
    15fa:	9b e0       	ldi	r25, 0x0B	; 11
    15fc:	20 91 ec 28 	lds	r18, 0x28EC
    1600:	30 91 ed 28 	lds	r19, 0x28ED
    1604:	fc 01       	movw	r30, r24
    1606:	26 a3       	lds	r18, 0x56
    1608:	37 a3       	lds	r19, 0x57
								workStruct.predFormStatus = slave1;
    160a:	88 e0       	ldi	r24, 0x08	; 8
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	80 93 27 28 	sts	0x2827, r24
    1612:	90 93 28 28 	sts	0x2828, r25
    1616:	32 c0       	rjmp	.+100    	; 0x167c <__vector_108+0x5f2>
								
							}
							else if(workStruct.predFormStatus == labelMaster)
    1618:	80 91 27 28 	lds	r24, 0x2827
    161c:	90 91 28 28 	lds	r25, 0x2828
    1620:	86 31       	cpi	r24, 0x16	; 22
    1622:	91 05       	cpc	r25, r1
    1624:	51 f4       	brne	.+20     	; 0x163a <__vector_108+0x5b0>
							{//формируем маркер опознавания ведущей
								TCF0.PER = stageStruct.perNoNLabelMaster;
    1626:	80 e0       	ldi	r24, 0x00	; 0
    1628:	9b e0       	ldi	r25, 0x0B	; 11
    162a:	20 91 02 29 	lds	r18, 0x2902
    162e:	30 91 03 29 	lds	r19, 0x2903
    1632:	fc 01       	movw	r30, r24
    1634:	26 a3       	lds	r18, 0x56
    1636:	37 a3       	lds	r19, 0x57
    1638:	21 c0       	rjmp	.+66     	; 0x167c <__vector_108+0x5f2>
							}								
							else if(workStruct.predFormStatus == label)
    163a:	80 91 27 28 	lds	r24, 0x2827
    163e:	90 91 28 28 	lds	r25, 0x2828
    1642:	82 30       	cpi	r24, 0x02	; 2
    1644:	91 05       	cpc	r25, r1
    1646:	51 f4       	brne	.+20     	; 0x165c <__vector_108+0x5d2>
							{
								TCF0.PER = stageStruct.perNoNLabel;
    1648:	80 e0       	ldi	r24, 0x00	; 0
    164a:	9b e0       	ldi	r25, 0x0B	; 11
    164c:	20 91 06 29 	lds	r18, 0x2906
    1650:	30 91 07 29 	lds	r19, 0x2907
    1654:	fc 01       	movw	r30, r24
    1656:	26 a3       	lds	r18, 0x56
    1658:	37 a3       	lds	r19, 0x57
    165a:	10 c0       	rjmp	.+32     	; 0x167c <__vector_108+0x5f2>
							}
							else if(workStruct.predFormStatus == labelToSlave1)
    165c:	80 91 27 28 	lds	r24, 0x2827
    1660:	90 91 28 28 	lds	r25, 0x2828
    1664:	86 30       	cpi	r24, 0x06	; 6
    1666:	91 05       	cpc	r25, r1
    1668:	49 f4       	brne	.+18     	; 0x167c <__vector_108+0x5f2>
							{
								TCF0.PER = stageStruct.perNonLabelNext;
    166a:	80 e0       	ldi	r24, 0x00	; 0
    166c:	9b e0       	ldi	r25, 0x0B	; 11
    166e:	20 91 0a 29 	lds	r18, 0x290A
    1672:	30 91 0b 29 	lds	r19, 0x290B
    1676:	fc 01       	movw	r30, r24
    1678:	26 a3       	lds	r18, 0x56
    167a:	37 a3       	lds	r19, 0x57
							}
							
							
PhaseCalc:					//сбросим счетчик фаз сдвигов
							workStruct.phaseCount = 0;
    167c:	10 92 3a 28 	sts	0x283A, r1
							//Рассчитаем режим для след пачки
							if(workStruct.phaseMS == master)
    1680:	80 91 35 28 	lds	r24, 0x2835
    1684:	90 91 36 28 	lds	r25, 0x2836
    1688:	00 97       	sbiw	r24, 0x00	; 0
    168a:	61 f4       	brne	.+24     	; 0x16a4 <__vector_108+0x61a>
							{//Формировали мастера. Будем формировать слэйв, если они есть. Период тот же
								//if(workStruct.predFormStatus == labelMaster)
								//{
									PORTH.OUTSET = 0x20;
    168c:	80 ee       	ldi	r24, 0xE0	; 224
    168e:	96 e0       	ldi	r25, 0x06	; 6
    1690:	20 e2       	ldi	r18, 0x20	; 32
    1692:	fc 01       	movw	r30, r24
    1694:	25 83       	std	Z+5, r18	; 0x05
									workStruct.phaseMS = slave;
    1696:	81 e0       	ldi	r24, 0x01	; 1
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	80 93 35 28 	sts	0x2835, r24
    169e:	90 93 36 28 	sts	0x2836, r25
									}				
								}					
							}
								
					}					
					break;
    16a2:	4a c3       	rjmp	.+1684   	; 0x1d38 <__vector_108+0xcae>
								//}									
																	
							}
							else
							{//формировали слэйв. проверим нужно ли мастера формировать
								if(workStruct.predFormStatus == 0)
    16a4:	80 91 27 28 	lds	r24, 0x2827
    16a8:	90 91 28 28 	lds	r25, 0x2828
    16ac:	00 97       	sbiw	r24, 0x00	; 0
    16ae:	09 f0       	breq	.+2      	; 0x16b2 <__vector_108+0x628>
    16b0:	43 c3       	rjmp	.+1670   	; 0x1d38 <__vector_108+0xcae>
								{//след пачка - пачка ведущей. Поменяем период
									workStruct.phaseMS = master;
    16b2:	10 92 35 28 	sts	0x2835, r1
    16b6:	10 92 36 28 	sts	0x2836, r1
									PORTH.OUTCLR = 0x20;
    16ba:	80 ee       	ldi	r24, 0xE0	; 224
    16bc:	96 e0       	ldi	r25, 0x06	; 6
    16be:	20 e2       	ldi	r18, 0x20	; 32
    16c0:	fc 01       	movw	r30, r24
    16c2:	26 83       	std	Z+6, r18	; 0x06
									switch (workStruct.phasePer)
    16c4:	80 91 33 28 	lds	r24, 0x2833
    16c8:	90 91 34 28 	lds	r25, 0x2834
    16cc:	00 97       	sbiw	r24, 0x00	; 0
    16ce:	21 f0       	breq	.+8      	; 0x16d8 <__vector_108+0x64e>
    16d0:	81 30       	cpi	r24, 0x01	; 1
    16d2:	91 05       	cpc	r25, r1
    16d4:	41 f0       	breq	.+16     	; 0x16e6 <__vector_108+0x65c>
    16d6:	0c c0       	rjmp	.+24     	; 0x16f0 <__vector_108+0x666>
									{
										case a:workStruct.phasePer = b;break;
    16d8:	81 e0       	ldi	r24, 0x01	; 1
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	80 93 33 28 	sts	0x2833, r24
    16e0:	90 93 34 28 	sts	0x2834, r25
    16e4:	05 c0       	rjmp	.+10     	; 0x16f0 <__vector_108+0x666>
										case b:workStruct.phasePer = a;break;
    16e6:	10 92 33 28 	sts	0x2833, r1
    16ea:	10 92 34 28 	sts	0x2834, r1
    16ee:	00 00       	nop
									}				
								}					
							}
								
					}					
					break;
    16f0:	23 c3       	rjmp	.+1606   	; 0x1d38 <__vector_108+0xcae>
				}
				case none:
				{
					workStruct.countNoneSteps++;
    16f2:	80 91 1f 28 	lds	r24, 0x281F
    16f6:	8f 5f       	subi	r24, 0xFF	; 255
    16f8:	80 93 1f 28 	sts	0x281F, r24
	
						
					
					if(workStruct.predFormStatus == slave1)
    16fc:	80 91 27 28 	lds	r24, 0x2827
    1700:	90 91 28 28 	lds	r25, 0x2828
    1704:	88 30       	cpi	r24, 0x08	; 8
    1706:	91 05       	cpc	r25, r1
    1708:	09 f0       	breq	.+2      	; 0x170c <__vector_108+0x682>
    170a:	5b c0       	rjmp	.+182    	; 0x17c2 <__vector_108+0x738>
					{
						if(workStruct.countNoneSteps == stageStruct.nNoNMasterSlave1)
    170c:	80 91 1f 28 	lds	r24, 0x281F
    1710:	28 2f       	mov	r18, r24
    1712:	30 e0       	ldi	r19, 0x00	; 0
    1714:	80 91 ee 28 	lds	r24, 0x28EE
    1718:	90 91 ef 28 	lds	r25, 0x28EF
    171c:	28 17       	cp	r18, r24
    171e:	39 07       	cpc	r19, r25
    1720:	09 f0       	breq	.+2      	; 0x1724 <__vector_108+0x69a>
    1722:	0c c3       	rjmp	.+1560   	; 0x1d3c <__vector_108+0xcb2>
						{//начинаем формировать заново
							workStruct.countNoneSteps = 0;
    1724:	10 92 1f 28 	sts	0x281F, r1
							workStruct.formStatus = NMakingMask;
    1728:	81 e0       	ldi	r24, 0x01	; 1
    172a:	80 93 29 28 	sts	0x2829, r24
							//стоп передача
							recTransStatus &= ~(1<<TRANS_ENABLE);
    172e:	80 91 58 27 	lds	r24, 0x2758
    1732:	90 91 59 27 	lds	r25, 0x2759
    1736:	8d 7f       	andi	r24, 0xFD	; 253
    1738:	80 93 58 27 	sts	0x2758, r24
    173c:	90 93 59 27 	sts	0x2759, r25
							//USARTD0.CTRLA &= ~(USART_RXCINTLVL_HI_gc);
							//single slope					
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0)|TC0_WGMODE0_bm|TC0_WGMODE1_bm;
    1740:	80 e0       	ldi	r24, 0x00	; 0
    1742:	9b e0       	ldi	r25, 0x0B	; 11
    1744:	20 e0       	ldi	r18, 0x00	; 0
    1746:	3b e0       	ldi	r19, 0x0B	; 11
    1748:	f9 01       	movw	r30, r18
    174a:	21 81       	ldd	r18, Z+1	; 0x01
    174c:	20 7f       	andi	r18, 0xF0	; 240
    174e:	23 60       	ori	r18, 0x03	; 3
    1750:	fc 01       	movw	r30, r24
    1752:	21 83       	std	Z+1, r18	; 0x01
							//зададим период
							TCF0.PER = stageStruct.perPack;
    1754:	80 e0       	ldi	r24, 0x00	; 0
    1756:	9b e0       	ldi	r25, 0x0B	; 11
    1758:	20 91 e6 28 	lds	r18, 0x28E6
    175c:	30 91 e7 28 	lds	r19, 0x28E7
    1760:	fc 01       	movw	r30, r24
    1762:	26 a3       	lds	r18, 0x56
    1764:	37 a3       	lds	r19, 0x57
							//зададим компаратор
							TCF0.CCA = stageStruct.ccaPack;
    1766:	80 e0       	ldi	r24, 0x00	; 0
    1768:	9b e0       	ldi	r25, 0x0B	; 11
    176a:	20 91 e8 28 	lds	r18, 0x28E8
    176e:	30 91 e9 28 	lds	r19, 0x28E9
    1772:	fc 01       	movw	r30, r24
    1774:	20 a7       	lds	r18, 0x70
    1776:	31 a7       	lds	r19, 0x71
							if(!(diagramStruct.slaveN & 0b00000001))
    1778:	80 91 ef 27 	lds	r24, 0x27EF
    177c:	88 2f       	mov	r24, r24
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	81 70       	andi	r24, 0x01	; 1
    1782:	90 70       	andi	r25, 0x00	; 0
    1784:	00 97       	sbiw	r24, 0x00	; 0
    1786:	51 f4       	brne	.+20     	; 0x179c <__vector_108+0x712>
							{
								PORTF.DIR &= ~0x0001;
    1788:	80 ea       	ldi	r24, 0xA0	; 160
    178a:	96 e0       	ldi	r25, 0x06	; 6
    178c:	20 ea       	ldi	r18, 0xA0	; 160
    178e:	36 e0       	ldi	r19, 0x06	; 6
    1790:	f9 01       	movw	r30, r18
    1792:	20 81       	ld	r18, Z
    1794:	2e 7f       	andi	r18, 0xFE	; 254
    1796:	fc 01       	movw	r30, r24
    1798:	20 83       	st	Z, r18
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    179a:	d0 c2       	rjmp	.+1440   	; 0x1d3c <__vector_108+0xcb2>
							{
								PORTF.DIR &= ~0x0001;
							}
							else
							{
								PORTF.DIRSET |= 0x0001;
    179c:	80 ea       	ldi	r24, 0xA0	; 160
    179e:	96 e0       	ldi	r25, 0x06	; 6
    17a0:	20 ea       	ldi	r18, 0xA0	; 160
    17a2:	36 e0       	ldi	r19, 0x06	; 6
    17a4:	f9 01       	movw	r30, r18
    17a6:	21 81       	ldd	r18, Z+1	; 0x01
    17a8:	21 60       	ori	r18, 0x01	; 1
    17aa:	fc 01       	movw	r30, r24
    17ac:	21 83       	std	Z+1, r18	; 0x01
								//вкл ДМА
								DMA_CH1_ON();
    17ae:	80 e0       	ldi	r24, 0x00	; 0
    17b0:	91 e0       	ldi	r25, 0x01	; 1
    17b2:	20 e0       	ldi	r18, 0x00	; 0
    17b4:	31 e0       	ldi	r19, 0x01	; 1
    17b6:	f9 01       	movw	r30, r18
    17b8:	20 a1       	lds	r18, 0x40
    17ba:	20 68       	ori	r18, 0x80	; 128
    17bc:	fc 01       	movw	r30, r24
    17be:	20 a3       	lds	r18, 0x50
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    17c0:	bd c2       	rjmp	.+1402   	; 0x1d3c <__vector_108+0xcb2>
								DMA_CH1_ON();
							}
							
						}
					}
					else if(workStruct.predFormStatus == slave2)
    17c2:	80 91 27 28 	lds	r24, 0x2827
    17c6:	90 91 28 28 	lds	r25, 0x2828
    17ca:	80 31       	cpi	r24, 0x10	; 16
    17cc:	91 05       	cpc	r25, r1
    17ce:	09 f0       	breq	.+2      	; 0x17d2 <__vector_108+0x748>
    17d0:	5b c0       	rjmp	.+182    	; 0x1888 <__vector_108+0x7fe>
					{
						if(workStruct.countNoneSteps == stageStruct.nNoNMasterSlave2)
    17d2:	80 91 1f 28 	lds	r24, 0x281F
    17d6:	28 2f       	mov	r18, r24
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	80 91 f2 28 	lds	r24, 0x28F2
    17de:	90 91 f3 28 	lds	r25, 0x28F3
    17e2:	28 17       	cp	r18, r24
    17e4:	39 07       	cpc	r19, r25
    17e6:	09 f0       	breq	.+2      	; 0x17ea <__vector_108+0x760>
    17e8:	a9 c2       	rjmp	.+1362   	; 0x1d3c <__vector_108+0xcb2>
						{//начинаем формировать заново
							workStruct.countNoneSteps = 0;
    17ea:	10 92 1f 28 	sts	0x281F, r1
							workStruct.formStatus = NMakingMask;
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	80 93 29 28 	sts	0x2829, r24
							//стоп передача
							recTransStatus &= ~(1<<TRANS_ENABLE);
    17f4:	80 91 58 27 	lds	r24, 0x2758
    17f8:	90 91 59 27 	lds	r25, 0x2759
    17fc:	8d 7f       	andi	r24, 0xFD	; 253
    17fe:	80 93 58 27 	sts	0x2758, r24
    1802:	90 93 59 27 	sts	0x2759, r25
							//USARTD0.CTRLA &= ~(USART_RXCINTLVL_HI_gc);
							//single slope					
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0)|TC0_WGMODE0_bm|TC0_WGMODE1_bm;
    1806:	80 e0       	ldi	r24, 0x00	; 0
    1808:	9b e0       	ldi	r25, 0x0B	; 11
    180a:	20 e0       	ldi	r18, 0x00	; 0
    180c:	3b e0       	ldi	r19, 0x0B	; 11
    180e:	f9 01       	movw	r30, r18
    1810:	21 81       	ldd	r18, Z+1	; 0x01
    1812:	20 7f       	andi	r18, 0xF0	; 240
    1814:	23 60       	ori	r18, 0x03	; 3
    1816:	fc 01       	movw	r30, r24
    1818:	21 83       	std	Z+1, r18	; 0x01
							//зададим период
							TCF0.PER = stageStruct.perPack;
    181a:	80 e0       	ldi	r24, 0x00	; 0
    181c:	9b e0       	ldi	r25, 0x0B	; 11
    181e:	20 91 e6 28 	lds	r18, 0x28E6
    1822:	30 91 e7 28 	lds	r19, 0x28E7
    1826:	fc 01       	movw	r30, r24
    1828:	26 a3       	lds	r18, 0x56
    182a:	37 a3       	lds	r19, 0x57
							//зададим компаратор
							TCF0.CCA = stageStruct.ccaPack;
    182c:	80 e0       	ldi	r24, 0x00	; 0
    182e:	9b e0       	ldi	r25, 0x0B	; 11
    1830:	20 91 e8 28 	lds	r18, 0x28E8
    1834:	30 91 e9 28 	lds	r19, 0x28E9
    1838:	fc 01       	movw	r30, r24
    183a:	20 a7       	lds	r18, 0x70
    183c:	31 a7       	lds	r19, 0x71
							if(!(diagramStruct.slaveN & 0b00000010))
    183e:	80 91 ef 27 	lds	r24, 0x27EF
    1842:	88 2f       	mov	r24, r24
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	82 70       	andi	r24, 0x02	; 2
    1848:	90 70       	andi	r25, 0x00	; 0
    184a:	00 97       	sbiw	r24, 0x00	; 0
    184c:	51 f4       	brne	.+20     	; 0x1862 <__vector_108+0x7d8>
							{
								PORTF.DIR &= ~0x0001;
    184e:	80 ea       	ldi	r24, 0xA0	; 160
    1850:	96 e0       	ldi	r25, 0x06	; 6
    1852:	20 ea       	ldi	r18, 0xA0	; 160
    1854:	36 e0       	ldi	r19, 0x06	; 6
    1856:	f9 01       	movw	r30, r18
    1858:	20 81       	ld	r18, Z
    185a:	2e 7f       	andi	r18, 0xFE	; 254
    185c:	fc 01       	movw	r30, r24
    185e:	20 83       	st	Z, r18
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1860:	6d c2       	rjmp	.+1242   	; 0x1d3c <__vector_108+0xcb2>
							{
								PORTF.DIR &= ~0x0001;
							}
							else
							{
								PORTF.DIRSET |= 0x0001;
    1862:	80 ea       	ldi	r24, 0xA0	; 160
    1864:	96 e0       	ldi	r25, 0x06	; 6
    1866:	20 ea       	ldi	r18, 0xA0	; 160
    1868:	36 e0       	ldi	r19, 0x06	; 6
    186a:	f9 01       	movw	r30, r18
    186c:	21 81       	ldd	r18, Z+1	; 0x01
    186e:	21 60       	ori	r18, 0x01	; 1
    1870:	fc 01       	movw	r30, r24
    1872:	21 83       	std	Z+1, r18	; 0x01
								//вкл ДМА
								DMA_CH1_ON();
    1874:	80 e0       	ldi	r24, 0x00	; 0
    1876:	91 e0       	ldi	r25, 0x01	; 1
    1878:	20 e0       	ldi	r18, 0x00	; 0
    187a:	31 e0       	ldi	r19, 0x01	; 1
    187c:	f9 01       	movw	r30, r18
    187e:	20 a1       	lds	r18, 0x40
    1880:	20 68       	ori	r18, 0x80	; 128
    1882:	fc 01       	movw	r30, r24
    1884:	20 a3       	lds	r18, 0x50
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1886:	5a c2       	rjmp	.+1204   	; 0x1d3c <__vector_108+0xcb2>
								DMA_CH1_ON();
							}
							
						}	
					}
					else if(workStruct.predFormStatus == slave3)
    1888:	80 91 27 28 	lds	r24, 0x2827
    188c:	90 91 28 28 	lds	r25, 0x2828
    1890:	82 31       	cpi	r24, 0x12	; 18
    1892:	91 05       	cpc	r25, r1
    1894:	09 f0       	breq	.+2      	; 0x1898 <__vector_108+0x80e>
    1896:	5b c0       	rjmp	.+182    	; 0x194e <__vector_108+0x8c4>
					{
						if(workStruct.countNoneSteps == stageStruct.nNoNMasterSlave3)
    1898:	80 91 1f 28 	lds	r24, 0x281F
    189c:	28 2f       	mov	r18, r24
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	80 91 f6 28 	lds	r24, 0x28F6
    18a4:	90 91 f7 28 	lds	r25, 0x28F7
    18a8:	28 17       	cp	r18, r24
    18aa:	39 07       	cpc	r19, r25
    18ac:	09 f0       	breq	.+2      	; 0x18b0 <__vector_108+0x826>
    18ae:	46 c2       	rjmp	.+1164   	; 0x1d3c <__vector_108+0xcb2>
						{//начинаем формировать заново
							workStruct.countNoneSteps = 0;
    18b0:	10 92 1f 28 	sts	0x281F, r1
							workStruct.formStatus = NMakingMask;
    18b4:	81 e0       	ldi	r24, 0x01	; 1
    18b6:	80 93 29 28 	sts	0x2829, r24
							//стоп передача
							recTransStatus &= ~(1<<TRANS_ENABLE);
    18ba:	80 91 58 27 	lds	r24, 0x2758
    18be:	90 91 59 27 	lds	r25, 0x2759
    18c2:	8d 7f       	andi	r24, 0xFD	; 253
    18c4:	80 93 58 27 	sts	0x2758, r24
    18c8:	90 93 59 27 	sts	0x2759, r25
							//USARTD0.CTRLA &= ~(USART_RXCINTLVL_HI_gc);
							//single slope					
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0)|TC0_WGMODE0_bm|TC0_WGMODE1_bm;
    18cc:	80 e0       	ldi	r24, 0x00	; 0
    18ce:	9b e0       	ldi	r25, 0x0B	; 11
    18d0:	20 e0       	ldi	r18, 0x00	; 0
    18d2:	3b e0       	ldi	r19, 0x0B	; 11
    18d4:	f9 01       	movw	r30, r18
    18d6:	21 81       	ldd	r18, Z+1	; 0x01
    18d8:	20 7f       	andi	r18, 0xF0	; 240
    18da:	23 60       	ori	r18, 0x03	; 3
    18dc:	fc 01       	movw	r30, r24
    18de:	21 83       	std	Z+1, r18	; 0x01
							//зададим период
							TCF0.PER = stageStruct.perPack;
    18e0:	80 e0       	ldi	r24, 0x00	; 0
    18e2:	9b e0       	ldi	r25, 0x0B	; 11
    18e4:	20 91 e6 28 	lds	r18, 0x28E6
    18e8:	30 91 e7 28 	lds	r19, 0x28E7
    18ec:	fc 01       	movw	r30, r24
    18ee:	26 a3       	lds	r18, 0x56
    18f0:	37 a3       	lds	r19, 0x57
							//зададим компаратор
							TCF0.CCA = stageStruct.ccaPack;
    18f2:	80 e0       	ldi	r24, 0x00	; 0
    18f4:	9b e0       	ldi	r25, 0x0B	; 11
    18f6:	20 91 e8 28 	lds	r18, 0x28E8
    18fa:	30 91 e9 28 	lds	r19, 0x28E9
    18fe:	fc 01       	movw	r30, r24
    1900:	20 a7       	lds	r18, 0x70
    1902:	31 a7       	lds	r19, 0x71
							if(!(diagramStruct.slaveN & 0b00000100))
    1904:	80 91 ef 27 	lds	r24, 0x27EF
    1908:	88 2f       	mov	r24, r24
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	84 70       	andi	r24, 0x04	; 4
    190e:	90 70       	andi	r25, 0x00	; 0
    1910:	00 97       	sbiw	r24, 0x00	; 0
    1912:	51 f4       	brne	.+20     	; 0x1928 <__vector_108+0x89e>
							{
								PORTF.DIR &= ~0x0001;
    1914:	80 ea       	ldi	r24, 0xA0	; 160
    1916:	96 e0       	ldi	r25, 0x06	; 6
    1918:	20 ea       	ldi	r18, 0xA0	; 160
    191a:	36 e0       	ldi	r19, 0x06	; 6
    191c:	f9 01       	movw	r30, r18
    191e:	20 81       	ld	r18, Z
    1920:	2e 7f       	andi	r18, 0xFE	; 254
    1922:	fc 01       	movw	r30, r24
    1924:	20 83       	st	Z, r18
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1926:	0a c2       	rjmp	.+1044   	; 0x1d3c <__vector_108+0xcb2>
							{
								PORTF.DIR &= ~0x0001;
							}
							else
							{
								PORTF.DIRSET |= 0x0001;
    1928:	80 ea       	ldi	r24, 0xA0	; 160
    192a:	96 e0       	ldi	r25, 0x06	; 6
    192c:	20 ea       	ldi	r18, 0xA0	; 160
    192e:	36 e0       	ldi	r19, 0x06	; 6
    1930:	f9 01       	movw	r30, r18
    1932:	21 81       	ldd	r18, Z+1	; 0x01
    1934:	21 60       	ori	r18, 0x01	; 1
    1936:	fc 01       	movw	r30, r24
    1938:	21 83       	std	Z+1, r18	; 0x01
								//вкл ДМА
								DMA_CH1_ON();
    193a:	80 e0       	ldi	r24, 0x00	; 0
    193c:	91 e0       	ldi	r25, 0x01	; 1
    193e:	20 e0       	ldi	r18, 0x00	; 0
    1940:	31 e0       	ldi	r19, 0x01	; 1
    1942:	f9 01       	movw	r30, r18
    1944:	20 a1       	lds	r18, 0x40
    1946:	20 68       	ori	r18, 0x80	; 128
    1948:	fc 01       	movw	r30, r24
    194a:	20 a3       	lds	r18, 0x50
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    194c:	f7 c1       	rjmp	.+1006   	; 0x1d3c <__vector_108+0xcb2>
								DMA_CH1_ON();
							}
							
						}	
					}
					else if(workStruct.predFormStatus == slave4)
    194e:	80 91 27 28 	lds	r24, 0x2827
    1952:	90 91 28 28 	lds	r25, 0x2828
    1956:	84 31       	cpi	r24, 0x14	; 20
    1958:	91 05       	cpc	r25, r1
    195a:	09 f0       	breq	.+2      	; 0x195e <__vector_108+0x8d4>
    195c:	5b c0       	rjmp	.+182    	; 0x1a14 <__vector_108+0x98a>
					{
						if(workStruct.countNoneSteps == stageStruct.nNoNMasterSlave4)
    195e:	80 91 1f 28 	lds	r24, 0x281F
    1962:	28 2f       	mov	r18, r24
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	80 91 fa 28 	lds	r24, 0x28FA
    196a:	90 91 fb 28 	lds	r25, 0x28FB
    196e:	28 17       	cp	r18, r24
    1970:	39 07       	cpc	r19, r25
    1972:	09 f0       	breq	.+2      	; 0x1976 <__vector_108+0x8ec>
    1974:	e3 c1       	rjmp	.+966    	; 0x1d3c <__vector_108+0xcb2>
						{//начинаем формировать заново
							workStruct.countNoneSteps = 0;
    1976:	10 92 1f 28 	sts	0x281F, r1
							workStruct.formStatus = NMakingMask;
    197a:	81 e0       	ldi	r24, 0x01	; 1
    197c:	80 93 29 28 	sts	0x2829, r24
							//стоп передача
							recTransStatus &= ~(1<<TRANS_ENABLE);
    1980:	80 91 58 27 	lds	r24, 0x2758
    1984:	90 91 59 27 	lds	r25, 0x2759
    1988:	8d 7f       	andi	r24, 0xFD	; 253
    198a:	80 93 58 27 	sts	0x2758, r24
    198e:	90 93 59 27 	sts	0x2759, r25
							//USARTD0.CTRLA &= ~(USART_RXCINTLVL_HI_gc);
							//single slope					
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0)|TC0_WGMODE0_bm|TC0_WGMODE1_bm;
    1992:	80 e0       	ldi	r24, 0x00	; 0
    1994:	9b e0       	ldi	r25, 0x0B	; 11
    1996:	20 e0       	ldi	r18, 0x00	; 0
    1998:	3b e0       	ldi	r19, 0x0B	; 11
    199a:	f9 01       	movw	r30, r18
    199c:	21 81       	ldd	r18, Z+1	; 0x01
    199e:	20 7f       	andi	r18, 0xF0	; 240
    19a0:	23 60       	ori	r18, 0x03	; 3
    19a2:	fc 01       	movw	r30, r24
    19a4:	21 83       	std	Z+1, r18	; 0x01
							//зададим период
							TCF0.PER = stageStruct.perPack;
    19a6:	80 e0       	ldi	r24, 0x00	; 0
    19a8:	9b e0       	ldi	r25, 0x0B	; 11
    19aa:	20 91 e6 28 	lds	r18, 0x28E6
    19ae:	30 91 e7 28 	lds	r19, 0x28E7
    19b2:	fc 01       	movw	r30, r24
    19b4:	26 a3       	lds	r18, 0x56
    19b6:	37 a3       	lds	r19, 0x57
							//зададим компаратор
							TCF0.CCA = stageStruct.ccaPack;
    19b8:	80 e0       	ldi	r24, 0x00	; 0
    19ba:	9b e0       	ldi	r25, 0x0B	; 11
    19bc:	20 91 e8 28 	lds	r18, 0x28E8
    19c0:	30 91 e9 28 	lds	r19, 0x28E9
    19c4:	fc 01       	movw	r30, r24
    19c6:	20 a7       	lds	r18, 0x70
    19c8:	31 a7       	lds	r19, 0x71
							if(!(diagramStruct.slaveN & 0b00001000))
    19ca:	80 91 ef 27 	lds	r24, 0x27EF
    19ce:	88 2f       	mov	r24, r24
    19d0:	90 e0       	ldi	r25, 0x00	; 0
    19d2:	88 70       	andi	r24, 0x08	; 8
    19d4:	90 70       	andi	r25, 0x00	; 0
    19d6:	00 97       	sbiw	r24, 0x00	; 0
    19d8:	51 f4       	brne	.+20     	; 0x19ee <__vector_108+0x964>
							{
								PORTF.DIR &= ~0x0001;
    19da:	80 ea       	ldi	r24, 0xA0	; 160
    19dc:	96 e0       	ldi	r25, 0x06	; 6
    19de:	20 ea       	ldi	r18, 0xA0	; 160
    19e0:	36 e0       	ldi	r19, 0x06	; 6
    19e2:	f9 01       	movw	r30, r18
    19e4:	20 81       	ld	r18, Z
    19e6:	2e 7f       	andi	r18, 0xFE	; 254
    19e8:	fc 01       	movw	r30, r24
    19ea:	20 83       	st	Z, r18
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    19ec:	a7 c1       	rjmp	.+846    	; 0x1d3c <__vector_108+0xcb2>
							{
								PORTF.DIR &= ~0x0001;
							}
							else
							{
								PORTF.DIRSET |= 0x0001;
    19ee:	80 ea       	ldi	r24, 0xA0	; 160
    19f0:	96 e0       	ldi	r25, 0x06	; 6
    19f2:	20 ea       	ldi	r18, 0xA0	; 160
    19f4:	36 e0       	ldi	r19, 0x06	; 6
    19f6:	f9 01       	movw	r30, r18
    19f8:	21 81       	ldd	r18, Z+1	; 0x01
    19fa:	21 60       	ori	r18, 0x01	; 1
    19fc:	fc 01       	movw	r30, r24
    19fe:	21 83       	std	Z+1, r18	; 0x01
								//вкл ДМА
								DMA_CH1_ON();
    1a00:	80 e0       	ldi	r24, 0x00	; 0
    1a02:	91 e0       	ldi	r25, 0x01	; 1
    1a04:	20 e0       	ldi	r18, 0x00	; 0
    1a06:	31 e0       	ldi	r19, 0x01	; 1
    1a08:	f9 01       	movw	r30, r18
    1a0a:	20 a1       	lds	r18, 0x40
    1a0c:	20 68       	ori	r18, 0x80	; 128
    1a0e:	fc 01       	movw	r30, r24
    1a10:	20 a3       	lds	r18, 0x50
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1a12:	94 c1       	rjmp	.+808    	; 0x1d3c <__vector_108+0xcb2>
								DMA_CH1_ON();
							}
							
						}	
					}
					else if(workStruct.predFormStatus == 0)
    1a14:	80 91 27 28 	lds	r24, 0x2827
    1a18:	90 91 28 28 	lds	r25, 0x2828
    1a1c:	00 97       	sbiw	r24, 0x00	; 0
    1a1e:	09 f0       	breq	.+2      	; 0x1a22 <__vector_108+0x998>
    1a20:	64 c0       	rjmp	.+200    	; 0x1aea <__vector_108+0xa60>
					{
						if(workStruct.countNoneSteps == stageStruct.nNoN)
    1a22:	80 91 1f 28 	lds	r24, 0x281F
    1a26:	28 2f       	mov	r18, r24
    1a28:	30 e0       	ldi	r19, 0x00	; 0
    1a2a:	80 91 00 29 	lds	r24, 0x2900
    1a2e:	90 91 01 29 	lds	r25, 0x2901
    1a32:	28 17       	cp	r18, r24
    1a34:	39 07       	cpc	r19, r25
    1a36:	09 f0       	breq	.+2      	; 0x1a3a <__vector_108+0x9b0>
    1a38:	81 c1       	rjmp	.+770    	; 0x1d3c <__vector_108+0xcb2>
						{//начинаем формировать заново
						 //следующая пачка будет пачкой ведущей станции
						 //увеличим счетчик секундный (кол-во периодов в сек)
							workStruct.countSec++;
    1a3a:	80 91 23 28 	lds	r24, 0x2823
    1a3e:	90 91 24 28 	lds	r25, 0x2824
    1a42:	01 96       	adiw	r24, 0x01	; 1
    1a44:	80 93 23 28 	sts	0x2823, r24
    1a48:	90 93 24 28 	sts	0x2824, r25
							workStruct.countNoneSteps = 0;
    1a4c:	10 92 1f 28 	sts	0x281F, r1
							workStruct.formStatus = NMakingMask;
    1a50:	81 e0       	ldi	r24, 0x01	; 1
    1a52:	80 93 29 28 	sts	0x2829, r24
							//стоп передача
							recTransStatus &= ~(1<<TRANS_ENABLE);
    1a56:	80 91 58 27 	lds	r24, 0x2758
    1a5a:	90 91 59 27 	lds	r25, 0x2759
    1a5e:	8d 7f       	andi	r24, 0xFD	; 253
    1a60:	80 93 58 27 	sts	0x2758, r24
    1a64:	90 93 59 27 	sts	0x2759, r25
							//USARTD0.CTRLA &= ~(USART_RXCINTLVL_HI_gc);
							//single slope					
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0)|TC0_WGMODE0_bm|TC0_WGMODE1_bm;
    1a68:	80 e0       	ldi	r24, 0x00	; 0
    1a6a:	9b e0       	ldi	r25, 0x0B	; 11
    1a6c:	20 e0       	ldi	r18, 0x00	; 0
    1a6e:	3b e0       	ldi	r19, 0x0B	; 11
    1a70:	f9 01       	movw	r30, r18
    1a72:	21 81       	ldd	r18, Z+1	; 0x01
    1a74:	20 7f       	andi	r18, 0xF0	; 240
    1a76:	23 60       	ori	r18, 0x03	; 3
    1a78:	fc 01       	movw	r30, r24
    1a7a:	21 83       	std	Z+1, r18	; 0x01
							//зададим период
							TCF0.PER = stageStruct.perPack;
    1a7c:	80 e0       	ldi	r24, 0x00	; 0
    1a7e:	9b e0       	ldi	r25, 0x0B	; 11
    1a80:	20 91 e6 28 	lds	r18, 0x28E6
    1a84:	30 91 e7 28 	lds	r19, 0x28E7
    1a88:	fc 01       	movw	r30, r24
    1a8a:	26 a3       	lds	r18, 0x56
    1a8c:	37 a3       	lds	r19, 0x57
							//зададим компаратор
							TCF0.CCA = stageStruct.ccaPack;
    1a8e:	80 e0       	ldi	r24, 0x00	; 0
    1a90:	9b e0       	ldi	r25, 0x0B	; 11
    1a92:	20 91 e8 28 	lds	r18, 0x28E8
    1a96:	30 91 e9 28 	lds	r19, 0x28E9
    1a9a:	fc 01       	movw	r30, r24
    1a9c:	20 a7       	lds	r18, 0x70
    1a9e:	31 a7       	lds	r19, 0x71
							//для выдачи импульса пачки включим канал С и запишем значение в компаратор
							TCF0.CTRLB |= TC0_CCCEN_bm;
    1aa0:	80 e0       	ldi	r24, 0x00	; 0
    1aa2:	9b e0       	ldi	r25, 0x0B	; 11
    1aa4:	20 e0       	ldi	r18, 0x00	; 0
    1aa6:	3b e0       	ldi	r19, 0x0B	; 11
    1aa8:	f9 01       	movw	r30, r18
    1aaa:	21 81       	ldd	r18, Z+1	; 0x01
    1aac:	20 64       	ori	r18, 0x40	; 64
    1aae:	fc 01       	movw	r30, r24
    1ab0:	21 83       	std	Z+1, r18	; 0x01
							TCF0.CCC = stageStruct.ccaPack;
    1ab2:	80 e0       	ldi	r24, 0x00	; 0
    1ab4:	9b e0       	ldi	r25, 0x0B	; 11
    1ab6:	20 91 e8 28 	lds	r18, 0x28E8
    1aba:	30 91 e9 28 	lds	r19, 0x28E9
    1abe:	fc 01       	movw	r30, r24
    1ac0:	24 a7       	lds	r18, 0x74
    1ac2:	35 a7       	lds	r19, 0x75
							
							PORTF.DIRSET |= 0x0001;
    1ac4:	80 ea       	ldi	r24, 0xA0	; 160
    1ac6:	96 e0       	ldi	r25, 0x06	; 6
    1ac8:	20 ea       	ldi	r18, 0xA0	; 160
    1aca:	36 e0       	ldi	r19, 0x06	; 6
    1acc:	f9 01       	movw	r30, r18
    1ace:	21 81       	ldd	r18, Z+1	; 0x01
    1ad0:	21 60       	ori	r18, 0x01	; 1
    1ad2:	fc 01       	movw	r30, r24
    1ad4:	21 83       	std	Z+1, r18	; 0x01
							//вкл ДМА
						    DMA_CH1_ON();
    1ad6:	80 e0       	ldi	r24, 0x00	; 0
    1ad8:	91 e0       	ldi	r25, 0x01	; 1
    1ada:	20 e0       	ldi	r18, 0x00	; 0
    1adc:	31 e0       	ldi	r19, 0x01	; 1
    1ade:	f9 01       	movw	r30, r18
    1ae0:	20 a1       	lds	r18, 0x40
    1ae2:	20 68       	ori	r18, 0x80	; 128
    1ae4:	fc 01       	movw	r30, r24
    1ae6:	20 a3       	lds	r18, 0x50
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1ae8:	29 c1       	rjmp	.+594    	; 0x1d3c <__vector_108+0xcb2>
							PORTF.DIRSET |= 0x0001;
							//вкл ДМА
						    DMA_CH1_ON();
						}	
					}
					else if(workStruct.predFormStatus == labelMaster)
    1aea:	80 91 27 28 	lds	r24, 0x2827
    1aee:	90 91 28 28 	lds	r25, 0x2828
    1af2:	86 31       	cpi	r24, 0x16	; 22
    1af4:	91 05       	cpc	r25, r1
    1af6:	09 f0       	breq	.+2      	; 0x1afa <__vector_108+0xa70>
    1af8:	5a c0       	rjmp	.+180    	; 0x1bae <__vector_108+0xb24>
					{
						if(workStruct.countNoneSteps == stageStruct.nNoNLabelMaster - 1)
    1afa:	80 91 1f 28 	lds	r24, 0x281F
    1afe:	28 2f       	mov	r18, r24
    1b00:	30 e0       	ldi	r19, 0x00	; 0
    1b02:	80 91 04 29 	lds	r24, 0x2904
    1b06:	90 91 05 29 	lds	r25, 0x2905
    1b0a:	01 97       	sbiw	r24, 0x01	; 1
    1b0c:	28 17       	cp	r18, r24
    1b0e:	39 07       	cpc	r19, r25
    1b10:	09 f0       	breq	.+2      	; 0x1b14 <__vector_108+0xa8a>
    1b12:	14 c1       	rjmp	.+552    	; 0x1d3c <__vector_108+0xcb2>
						{
							workStruct.countNoneSteps = 0;
    1b14:	10 92 1f 28 	sts	0x281F, r1
							//зададим компаратор
							TCF0.CCA = stageStruct.perNoNLabelMaster - (stageStruct.perPack - stageStruct.ccaPack);
    1b18:	80 e0       	ldi	r24, 0x00	; 0
    1b1a:	9b e0       	ldi	r25, 0x0B	; 11
    1b1c:	40 91 02 29 	lds	r20, 0x2902
    1b20:	50 91 03 29 	lds	r21, 0x2903
    1b24:	60 91 e8 28 	lds	r22, 0x28E8
    1b28:	70 91 e9 28 	lds	r23, 0x28E9
    1b2c:	20 91 e6 28 	lds	r18, 0x28E6
    1b30:	30 91 e7 28 	lds	r19, 0x28E7
    1b34:	7b 01       	movw	r14, r22
    1b36:	e2 1a       	sub	r14, r18
    1b38:	f3 0a       	sbc	r15, r19
    1b3a:	97 01       	movw	r18, r14
    1b3c:	24 0f       	add	r18, r20
    1b3e:	35 1f       	adc	r19, r21
    1b40:	fc 01       	movw	r30, r24
    1b42:	20 a7       	lds	r18, 0x70
    1b44:	31 a7       	lds	r19, 0x71
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0)|TC0_WGMODE0_bm|TC0_WGMODE1_bm;
    1b46:	80 e0       	ldi	r24, 0x00	; 0
    1b48:	9b e0       	ldi	r25, 0x0B	; 11
    1b4a:	20 e0       	ldi	r18, 0x00	; 0
    1b4c:	3b e0       	ldi	r19, 0x0B	; 11
    1b4e:	f9 01       	movw	r30, r18
    1b50:	21 81       	ldd	r18, Z+1	; 0x01
    1b52:	20 7f       	andi	r18, 0xF0	; 240
    1b54:	23 60       	ori	r18, 0x03	; 3
    1b56:	fc 01       	movw	r30, r24
    1b58:	21 83       	std	Z+1, r18	; 0x01
							//стоп передача
							recTransStatus &= ~(1<<TRANS_ENABLE);
    1b5a:	80 91 58 27 	lds	r24, 0x2758
    1b5e:	90 91 59 27 	lds	r25, 0x2759
    1b62:	8d 7f       	andi	r24, 0xFD	; 253
    1b64:	80 93 58 27 	sts	0x2758, r24
    1b68:	90 93 59 27 	sts	0x2759, r25
							//USARTD0.CTRLA &= ~(USART_RXCINTLVL_HI_gc);
							//зададим статус
							workStruct.count = 7;
    1b6c:	87 e0       	ldi	r24, 0x07	; 7
    1b6e:	90 e0       	ldi	r25, 0x00	; 0
    1b70:	80 93 20 28 	sts	0x2820, r24
    1b74:	90 93 21 28 	sts	0x2821, r25
							workStruct.formStatus = NMakingMask;
    1b78:	81 e0       	ldi	r24, 0x01	; 1
    1b7a:	80 93 29 28 	sts	0x2829, r24
							workStruct.predFormStatus = 0;
    1b7e:	10 92 27 28 	sts	0x2827, r1
    1b82:	10 92 28 28 	sts	0x2828, r1
							if (needLabel == label) workStruct.predFormStatus = label;
    1b86:	80 91 6a 29 	lds	r24, 0x296A
    1b8a:	82 30       	cpi	r24, 0x02	; 2
    1b8c:	31 f4       	brne	.+12     	; 0x1b9a <__vector_108+0xb10>
    1b8e:	82 e0       	ldi	r24, 0x02	; 2
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	80 93 27 28 	sts	0x2827, r24
    1b96:	90 93 28 28 	sts	0x2828, r25
							//вкл ДМА
							DMA_CH1_ON();
    1b9a:	80 e0       	ldi	r24, 0x00	; 0
    1b9c:	91 e0       	ldi	r25, 0x01	; 1
    1b9e:	20 e0       	ldi	r18, 0x00	; 0
    1ba0:	31 e0       	ldi	r19, 0x01	; 1
    1ba2:	f9 01       	movw	r30, r18
    1ba4:	20 a1       	lds	r18, 0x40
    1ba6:	20 68       	ori	r18, 0x80	; 128
    1ba8:	fc 01       	movw	r30, r24
    1baa:	20 a3       	lds	r18, 0x50
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1bac:	c7 c0       	rjmp	.+398    	; 0x1d3c <__vector_108+0xcb2>
							if (needLabel == label) workStruct.predFormStatus = label;
							//вкл ДМА
							DMA_CH1_ON();
						}							
					}						
					else if(workStruct.predFormStatus == label)
    1bae:	80 91 27 28 	lds	r24, 0x2827
    1bb2:	90 91 28 28 	lds	r25, 0x2828
    1bb6:	82 30       	cpi	r24, 0x02	; 2
    1bb8:	91 05       	cpc	r25, r1
    1bba:	09 f0       	breq	.+2      	; 0x1bbe <__vector_108+0xb34>
    1bbc:	54 c0       	rjmp	.+168    	; 0x1c66 <__vector_108+0xbdc>
					{
						if(workStruct.countNoneSteps == stageStruct.nNoNLabel - 1)
    1bbe:	80 91 1f 28 	lds	r24, 0x281F
    1bc2:	28 2f       	mov	r18, r24
    1bc4:	30 e0       	ldi	r19, 0x00	; 0
    1bc6:	80 91 08 29 	lds	r24, 0x2908
    1bca:	90 91 09 29 	lds	r25, 0x2909
    1bce:	01 97       	sbiw	r24, 0x01	; 1
    1bd0:	28 17       	cp	r18, r24
    1bd2:	39 07       	cpc	r19, r25
    1bd4:	09 f0       	breq	.+2      	; 0x1bd8 <__vector_108+0xb4e>
    1bd6:	b2 c0       	rjmp	.+356    	; 0x1d3c <__vector_108+0xcb2>
						{
							workStruct.countNoneSteps = 0;
    1bd8:	10 92 1f 28 	sts	0x281F, r1
							//зададим компаратор
							TCF0.CCA = stageStruct.perNoNLabel - (stageStruct.perPack - stageStruct.ccaPack);
    1bdc:	80 e0       	ldi	r24, 0x00	; 0
    1bde:	9b e0       	ldi	r25, 0x0B	; 11
    1be0:	40 91 06 29 	lds	r20, 0x2906
    1be4:	50 91 07 29 	lds	r21, 0x2907
    1be8:	60 91 e8 28 	lds	r22, 0x28E8
    1bec:	70 91 e9 28 	lds	r23, 0x28E9
    1bf0:	20 91 e6 28 	lds	r18, 0x28E6
    1bf4:	30 91 e7 28 	lds	r19, 0x28E7
    1bf8:	7b 01       	movw	r14, r22
    1bfa:	e2 1a       	sub	r14, r18
    1bfc:	f3 0a       	sbc	r15, r19
    1bfe:	97 01       	movw	r18, r14
    1c00:	24 0f       	add	r18, r20
    1c02:	35 1f       	adc	r19, r21
    1c04:	fc 01       	movw	r30, r24
    1c06:	20 a7       	lds	r18, 0x70
    1c08:	31 a7       	lds	r19, 0x71
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0)|TC0_WGMODE0_bm|TC0_WGMODE1_bm;
    1c0a:	80 e0       	ldi	r24, 0x00	; 0
    1c0c:	9b e0       	ldi	r25, 0x0B	; 11
    1c0e:	20 e0       	ldi	r18, 0x00	; 0
    1c10:	3b e0       	ldi	r19, 0x0B	; 11
    1c12:	f9 01       	movw	r30, r18
    1c14:	21 81       	ldd	r18, Z+1	; 0x01
    1c16:	20 7f       	andi	r18, 0xF0	; 240
    1c18:	23 60       	ori	r18, 0x03	; 3
    1c1a:	fc 01       	movw	r30, r24
    1c1c:	21 83       	std	Z+1, r18	; 0x01
							//стоп передача
							recTransStatus &= ~(1<<TRANS_ENABLE);
    1c1e:	80 91 58 27 	lds	r24, 0x2758
    1c22:	90 91 59 27 	lds	r25, 0x2759
    1c26:	8d 7f       	andi	r24, 0xFD	; 253
    1c28:	80 93 58 27 	sts	0x2758, r24
    1c2c:	90 93 59 27 	sts	0x2759, r25
							//USARTD0.CTRLA &= ~(USART_RXCINTLVL_HI_gc);
							//зададим статус
							workStruct.count = 7;
    1c30:	87 e0       	ldi	r24, 0x07	; 7
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	80 93 20 28 	sts	0x2820, r24
    1c38:	90 93 21 28 	sts	0x2821, r25
							workStruct.formStatus = NMakingMask;
    1c3c:	81 e0       	ldi	r24, 0x01	; 1
    1c3e:	80 93 29 28 	sts	0x2829, r24
							workStruct.predFormStatus = labelToSlave1;
    1c42:	86 e0       	ldi	r24, 0x06	; 6
    1c44:	90 e0       	ldi	r25, 0x00	; 0
    1c46:	80 93 27 28 	sts	0x2827, r24
    1c4a:	90 93 28 28 	sts	0x2828, r25
							//сбросим признак временного окраса
							needLabel = 0;
    1c4e:	10 92 6a 29 	sts	0x296A, r1
							//вкл ДМА
							DMA_CH1_ON();
    1c52:	80 e0       	ldi	r24, 0x00	; 0
    1c54:	91 e0       	ldi	r25, 0x01	; 1
    1c56:	20 e0       	ldi	r18, 0x00	; 0
    1c58:	31 e0       	ldi	r19, 0x01	; 1
    1c5a:	f9 01       	movw	r30, r18
    1c5c:	20 a1       	lds	r18, 0x40
    1c5e:	20 68       	ori	r18, 0x80	; 128
    1c60:	fc 01       	movw	r30, r24
    1c62:	20 a3       	lds	r18, 0x50
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1c64:	6b c0       	rjmp	.+214    	; 0x1d3c <__vector_108+0xcb2>
							needLabel = 0;
							//вкл ДМА
							DMA_CH1_ON();
						}
					}
					else if(workStruct.predFormStatus == labelToSlave1)
    1c66:	80 91 27 28 	lds	r24, 0x2827
    1c6a:	90 91 28 28 	lds	r25, 0x2828
    1c6e:	86 30       	cpi	r24, 0x06	; 6
    1c70:	91 05       	cpc	r25, r1
    1c72:	09 f0       	breq	.+2      	; 0x1c76 <__vector_108+0xbec>
    1c74:	63 c0       	rjmp	.+198    	; 0x1d3c <__vector_108+0xcb2>
					{
						if(workStruct.countNoneSteps == stageStruct.nNoNLabelNext )
    1c76:	80 91 1f 28 	lds	r24, 0x281F
    1c7a:	28 2f       	mov	r18, r24
    1c7c:	30 e0       	ldi	r19, 0x00	; 0
    1c7e:	80 91 0c 29 	lds	r24, 0x290C
    1c82:	90 91 0d 29 	lds	r25, 0x290D
    1c86:	28 17       	cp	r18, r24
    1c88:	39 07       	cpc	r19, r25
    1c8a:	09 f0       	breq	.+2      	; 0x1c8e <__vector_108+0xc04>
    1c8c:	57 c0       	rjmp	.+174    	; 0x1d3c <__vector_108+0xcb2>
						{
							workStruct.countNoneSteps = 0;
    1c8e:	10 92 1f 28 	sts	0x281F, r1
							workStruct.formStatus = NMakingMask;
    1c92:	81 e0       	ldi	r24, 0x01	; 1
    1c94:	80 93 29 28 	sts	0x2829, r24
							//стоп передача
							recTransStatus &= ~(1<<TRANS_ENABLE);
    1c98:	80 91 58 27 	lds	r24, 0x2758
    1c9c:	90 91 59 27 	lds	r25, 0x2759
    1ca0:	8d 7f       	andi	r24, 0xFD	; 253
    1ca2:	80 93 58 27 	sts	0x2758, r24
    1ca6:	90 93 59 27 	sts	0x2759, r25
							//USARTD0.CTRLA &= ~(USART_RXCINTLVL_HI_gc);
							//single slope					
							TCF0.CTRLB = (TCF0.CTRLB & 0xF0)|TC0_WGMODE0_bm|TC0_WGMODE1_bm;
    1caa:	80 e0       	ldi	r24, 0x00	; 0
    1cac:	9b e0       	ldi	r25, 0x0B	; 11
    1cae:	20 e0       	ldi	r18, 0x00	; 0
    1cb0:	3b e0       	ldi	r19, 0x0B	; 11
    1cb2:	f9 01       	movw	r30, r18
    1cb4:	21 81       	ldd	r18, Z+1	; 0x01
    1cb6:	20 7f       	andi	r18, 0xF0	; 240
    1cb8:	23 60       	ori	r18, 0x03	; 3
    1cba:	fc 01       	movw	r30, r24
    1cbc:	21 83       	std	Z+1, r18	; 0x01
							//зададим период
							TCF0.PER = stageStruct.perPack;
    1cbe:	80 e0       	ldi	r24, 0x00	; 0
    1cc0:	9b e0       	ldi	r25, 0x0B	; 11
    1cc2:	20 91 e6 28 	lds	r18, 0x28E6
    1cc6:	30 91 e7 28 	lds	r19, 0x28E7
    1cca:	fc 01       	movw	r30, r24
    1ccc:	26 a3       	lds	r18, 0x56
    1cce:	37 a3       	lds	r19, 0x57
							//зададим компаратор
							TCF0.CCA = stageStruct.ccaPack;
    1cd0:	80 e0       	ldi	r24, 0x00	; 0
    1cd2:	9b e0       	ldi	r25, 0x0B	; 11
    1cd4:	20 91 e8 28 	lds	r18, 0x28E8
    1cd8:	30 91 e9 28 	lds	r19, 0x28E9
    1cdc:	fc 01       	movw	r30, r24
    1cde:	20 a7       	lds	r18, 0x70
    1ce0:	31 a7       	lds	r19, 0x71
							//зададим статус
							workStruct.predFormStatus = slave1;
    1ce2:	88 e0       	ldi	r24, 0x08	; 8
    1ce4:	90 e0       	ldi	r25, 0x00	; 0
    1ce6:	80 93 27 28 	sts	0x2827, r24
    1cea:	90 93 28 28 	sts	0x2828, r25
							if(!(diagramStruct.slaveN & 0b00000001))
    1cee:	80 91 ef 27 	lds	r24, 0x27EF
    1cf2:	88 2f       	mov	r24, r24
    1cf4:	90 e0       	ldi	r25, 0x00	; 0
    1cf6:	81 70       	andi	r24, 0x01	; 1
    1cf8:	90 70       	andi	r25, 0x00	; 0
    1cfa:	00 97       	sbiw	r24, 0x00	; 0
    1cfc:	51 f4       	brne	.+20     	; 0x1d12 <__vector_108+0xc88>
							{
								PORTF.DIR &= ~0x0001;
    1cfe:	80 ea       	ldi	r24, 0xA0	; 160
    1d00:	96 e0       	ldi	r25, 0x06	; 6
    1d02:	20 ea       	ldi	r18, 0xA0	; 160
    1d04:	36 e0       	ldi	r19, 0x06	; 6
    1d06:	f9 01       	movw	r30, r18
    1d08:	20 81       	ld	r18, Z
    1d0a:	2e 7f       	andi	r18, 0xFE	; 254
    1d0c:	fc 01       	movw	r30, r24
    1d0e:	20 83       	st	Z, r18
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1d10:	15 c0       	rjmp	.+42     	; 0x1d3c <__vector_108+0xcb2>
							{
								PORTF.DIR &= ~0x0001;
							}
							else
							{
								PORTF.DIRSET |= 0x0001;
    1d12:	80 ea       	ldi	r24, 0xA0	; 160
    1d14:	96 e0       	ldi	r25, 0x06	; 6
    1d16:	20 ea       	ldi	r18, 0xA0	; 160
    1d18:	36 e0       	ldi	r19, 0x06	; 6
    1d1a:	f9 01       	movw	r30, r18
    1d1c:	21 81       	ldd	r18, Z+1	; 0x01
    1d1e:	21 60       	ori	r18, 0x01	; 1
    1d20:	fc 01       	movw	r30, r24
    1d22:	21 83       	std	Z+1, r18	; 0x01
								//вкл ДМА
								DMA_CH1_ON();
    1d24:	80 e0       	ldi	r24, 0x00	; 0
    1d26:	91 e0       	ldi	r25, 0x01	; 1
    1d28:	20 e0       	ldi	r18, 0x00	; 0
    1d2a:	31 e0       	ldi	r19, 0x01	; 1
    1d2c:	f9 01       	movw	r30, r18
    1d2e:	20 a1       	lds	r18, 0x40
    1d30:	20 68       	ori	r18, 0x80	; 128
    1d32:	fc 01       	movw	r30, r24
    1d34:	20 a3       	lds	r18, 0x50
							}						
						}
					}
					break;				
    1d36:	02 c0       	rjmp	.+4      	; 0x1d3c <__vector_108+0xcb2>
									}				
								}					
							}
								
					}					
					break;
    1d38:	00 00       	nop
    1d3a:	01 c0       	rjmp	.+2      	; 0x1d3e <__vector_108+0xcb4>
								//вкл ДМА
								DMA_CH1_ON();
							}						
						}
					}
					break;				
    1d3c:	00 00       	nop
				}
			}
		
			//PORTK.OUTSET = 1;
}
    1d3e:	df 91       	pop	r29
    1d40:	cf 91       	pop	r28
    1d42:	ff 91       	pop	r31
    1d44:	ef 91       	pop	r30
    1d46:	bf 91       	pop	r27
    1d48:	af 91       	pop	r26
    1d4a:	9f 91       	pop	r25
    1d4c:	8f 91       	pop	r24
    1d4e:	7f 91       	pop	r23
    1d50:	6f 91       	pop	r22
    1d52:	5f 91       	pop	r21
    1d54:	4f 91       	pop	r20
    1d56:	3f 91       	pop	r19
    1d58:	2f 91       	pop	r18
    1d5a:	1f 91       	pop	r17
    1d5c:	0f 91       	pop	r16
    1d5e:	ff 90       	pop	r15
    1d60:	ef 90       	pop	r14
    1d62:	0f 90       	pop	r0
    1d64:	00 92 3b 00 	sts	0x003B, r0
    1d68:	0f 90       	pop	r0
    1d6a:	00 92 39 00 	sts	0x0039, r0
    1d6e:	0f 90       	pop	r0
    1d70:	00 92 38 00 	sts	0x0038, r0
    1d74:	0f 90       	pop	r0
    1d76:	0f be       	out	0x3f, r0	; 63
    1d78:	0f 90       	pop	r0
    1d7a:	1f 90       	pop	r1
    1d7c:	18 95       	reti

00001d7e <__vector_16>:

//таймер С

ISR(TCC0_CCA_vect)
{
    1d7e:	1f 92       	push	r1
    1d80:	0f 92       	push	r0
    1d82:	0f b6       	in	r0, 0x3f	; 63
    1d84:	0f 92       	push	r0
    1d86:	00 90 38 00 	lds	r0, 0x0038
    1d8a:	0f 92       	push	r0
    1d8c:	11 24       	eor	r1, r1
    1d8e:	cf 93       	push	r28
    1d90:	df 93       	push	r29
    1d92:	cd b7       	in	r28, 0x3d	; 61
    1d94:	de b7       	in	r29, 0x3e	; 62
	NOP();
    1d96:	00 00       	nop
}
    1d98:	df 91       	pop	r29
    1d9a:	cf 91       	pop	r28
    1d9c:	0f 90       	pop	r0
    1d9e:	00 92 38 00 	sts	0x0038, r0
    1da2:	0f 90       	pop	r0
    1da4:	0f be       	out	0x3f, r0	; 63
    1da6:	0f 90       	pop	r0
    1da8:	1f 90       	pop	r1
    1daa:	18 95       	reti

00001dac <__vector_14>:
ISR(TCC0_OVF_vect)
{
    1dac:	1f 92       	push	r1
    1dae:	0f 92       	push	r0
    1db0:	0f b6       	in	r0, 0x3f	; 63
    1db2:	0f 92       	push	r0
    1db4:	00 90 38 00 	lds	r0, 0x0038
    1db8:	0f 92       	push	r0
    1dba:	00 90 39 00 	lds	r0, 0x0039
    1dbe:	0f 92       	push	r0
    1dc0:	00 90 3b 00 	lds	r0, 0x003B
    1dc4:	0f 92       	push	r0
    1dc6:	11 24       	eor	r1, r1
    1dc8:	ef 92       	push	r14
    1dca:	ff 92       	push	r15
    1dcc:	0f 93       	push	r16
    1dce:	1f 93       	push	r17
    1dd0:	2f 93       	push	r18
    1dd2:	3f 93       	push	r19
    1dd4:	4f 93       	push	r20
    1dd6:	5f 93       	push	r21
    1dd8:	6f 93       	push	r22
    1dda:	7f 93       	push	r23
    1ddc:	8f 93       	push	r24
    1dde:	9f 93       	push	r25
    1de0:	af 93       	push	r26
    1de2:	bf 93       	push	r27
    1de4:	ef 93       	push	r30
    1de6:	ff 93       	push	r31
    1de8:	cf 93       	push	r28
    1dea:	df 93       	push	r29
    1dec:	cd b7       	in	r28, 0x3d	; 61
    1dee:	de b7       	in	r29, 0x3e	; 62
	//счетчик периодов до начала импульсов окраса 5 мин
	static unsigned char countFive = 0;
	//признак 5 мин
	static unsigned char five = 0;
	
	if ((TCC0.CTRLB & TC0_CCDEN_bm)!=0)
    1df0:	80 e0       	ldi	r24, 0x00	; 0
    1df2:	98 e0       	ldi	r25, 0x08	; 8
    1df4:	fc 01       	movw	r30, r24
    1df6:	81 81       	ldd	r24, Z+1	; 0x01
    1df8:	88 23       	and	r24, r24
    1dfa:	94 f4       	brge	.+36     	; 0x1e20 <__vector_14+0x74>
	{//выдавали сдвинутую секунду. запретим
		TCC0.CTRLB &= ~TC0_CCDEN_bm;
    1dfc:	80 e0       	ldi	r24, 0x00	; 0
    1dfe:	98 e0       	ldi	r25, 0x08	; 8
    1e00:	20 e0       	ldi	r18, 0x00	; 0
    1e02:	38 e0       	ldi	r19, 0x08	; 8
    1e04:	f9 01       	movw	r30, r18
    1e06:	21 81       	ldd	r18, Z+1	; 0x01
    1e08:	2f 77       	andi	r18, 0x7F	; 127
    1e0a:	fc 01       	movw	r30, r24
    1e0c:	21 83       	std	Z+1, r18	; 0x01
		PORTC.DIRCLR |= 0x08;
    1e0e:	80 e4       	ldi	r24, 0x40	; 64
    1e10:	96 e0       	ldi	r25, 0x06	; 6
    1e12:	20 e4       	ldi	r18, 0x40	; 64
    1e14:	36 e0       	ldi	r19, 0x06	; 6
    1e16:	f9 01       	movw	r30, r18
    1e18:	22 81       	ldd	r18, Z+2	; 0x02
    1e1a:	28 60       	ori	r18, 0x08	; 8
    1e1c:	fc 01       	movw	r30, r24
    1e1e:	22 83       	std	Z+2, r18	; 0x02
	}		
	//сдвинем шкалу
	if(workStruct.shiftSec == false && workStruct.countSecOnly < 7){
    1e20:	80 91 59 28 	lds	r24, 0x2859
    1e24:	90 91 5a 28 	lds	r25, 0x285A
    1e28:	00 97       	sbiw	r24, 0x00	; 0
    1e2a:	09 f0       	breq	.+2      	; 0x1e2e <__vector_14+0x82>
    1e2c:	83 c0       	rjmp	.+262    	; 0x1f34 <__vector_14+0x188>
    1e2e:	80 91 25 28 	lds	r24, 0x2825
    1e32:	90 91 26 28 	lds	r25, 0x2826
    1e36:	87 30       	cpi	r24, 0x07	; 7
    1e38:	91 05       	cpc	r25, r1
    1e3a:	08 f0       	brcs	.+2      	; 0x1e3e <__vector_14+0x92>
    1e3c:	7b c0       	rjmp	.+246    	; 0x1f34 <__vector_14+0x188>
			if(workStruct.ticksSec != 0){
    1e3e:	80 91 55 28 	lds	r24, 0x2855
    1e42:	90 91 56 28 	lds	r25, 0x2856
    1e46:	a0 91 57 28 	lds	r26, 0x2857
    1e4a:	b0 91 58 28 	lds	r27, 0x2858
    1e4e:	00 97       	sbiw	r24, 0x00	; 0
    1e50:	a1 05       	cpc	r26, r1
    1e52:	b1 05       	cpc	r27, r1
    1e54:	09 f4       	brne	.+2      	; 0x1e58 <__vector_14+0xac>
    1e56:	bd c0       	rjmp	.+378    	; 0x1fd2 <__vector_14+0x226>
				if(workStruct.ticksSec > 2)  {
    1e58:	80 91 55 28 	lds	r24, 0x2855
    1e5c:	90 91 56 28 	lds	r25, 0x2856
    1e60:	a0 91 57 28 	lds	r26, 0x2857
    1e64:	b0 91 58 28 	lds	r27, 0x2858
    1e68:	83 30       	cpi	r24, 0x03	; 3
    1e6a:	91 05       	cpc	r25, r1
    1e6c:	a1 05       	cpc	r26, r1
    1e6e:	b1 05       	cpc	r27, r1
    1e70:	a0 f1       	brcs	.+104    	; 0x1eda <__vector_14+0x12e>
					workStruct.stepSec = workStruct.ticksSec/2;
    1e72:	80 91 55 28 	lds	r24, 0x2855
    1e76:	90 91 56 28 	lds	r25, 0x2856
    1e7a:	a0 91 57 28 	lds	r26, 0x2857
    1e7e:	b0 91 58 28 	lds	r27, 0x2858
    1e82:	b6 95       	lsr	r27
    1e84:	a7 95       	ror	r26
    1e86:	97 95       	ror	r25
    1e88:	87 95       	ror	r24
    1e8a:	80 93 5b 28 	sts	0x285B, r24
    1e8e:	90 93 5c 28 	sts	0x285C, r25
					if(workStruct.stepSec + stageStruct.perSecOnly > 65536)
						workStruct.stepSec = (workStruct.stepSec+stageStruct.perSecOnly-65536)/2;
					if(workStruct.stepSec >= TCC0.CCA)
    1e92:	20 91 5b 28 	lds	r18, 0x285B
    1e96:	30 91 5c 28 	lds	r19, 0x285C
    1e9a:	80 e0       	ldi	r24, 0x00	; 0
    1e9c:	98 e0       	ldi	r25, 0x08	; 8
    1e9e:	fc 01       	movw	r30, r24
    1ea0:	80 a5       	lds	r24, 0x60
    1ea2:	91 a5       	lds	r25, 0x61
    1ea4:	28 17       	cp	r18, r24
    1ea6:	39 07       	cpc	r19, r25
    1ea8:	58 f0       	brcs	.+22     	; 0x1ec0 <__vector_14+0x114>
						workStruct.stepSec = TCC0.CCA/2;
    1eaa:	80 e0       	ldi	r24, 0x00	; 0
    1eac:	98 e0       	ldi	r25, 0x08	; 8
    1eae:	fc 01       	movw	r30, r24
    1eb0:	80 a5       	lds	r24, 0x60
    1eb2:	91 a5       	lds	r25, 0x61
    1eb4:	96 95       	lsr	r25
    1eb6:	87 95       	ror	r24
    1eb8:	80 93 5b 28 	sts	0x285B, r24
    1ebc:	90 93 5c 28 	sts	0x285C, r25
					if(workStruct.stepSec ==  0) 
    1ec0:	80 91 5b 28 	lds	r24, 0x285B
    1ec4:	90 91 5c 28 	lds	r25, 0x285C
    1ec8:	00 97       	sbiw	r24, 0x00	; 0
    1eca:	69 f4       	brne	.+26     	; 0x1ee6 <__vector_14+0x13a>
						workStruct.stepSec = 1;
    1ecc:	81 e0       	ldi	r24, 0x01	; 1
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	80 93 5b 28 	sts	0x285B, r24
    1ed4:	90 93 5c 28 	sts	0x285C, r25
    1ed8:	06 c0       	rjmp	.+12     	; 0x1ee6 <__vector_14+0x13a>
				}
				else workStruct.stepSec = 1;
    1eda:	81 e0       	ldi	r24, 0x01	; 1
    1edc:	90 e0       	ldi	r25, 0x00	; 0
    1ede:	80 93 5b 28 	sts	0x285B, r24
    1ee2:	90 93 5c 28 	sts	0x285C, r25
				TCC0.CCA+=workStruct.stepSec;
    1ee6:	80 e0       	ldi	r24, 0x00	; 0
    1ee8:	98 e0       	ldi	r25, 0x08	; 8
    1eea:	20 e0       	ldi	r18, 0x00	; 0
    1eec:	38 e0       	ldi	r19, 0x08	; 8
    1eee:	f9 01       	movw	r30, r18
    1ef0:	40 a5       	lds	r20, 0x60
    1ef2:	51 a5       	lds	r21, 0x61
    1ef4:	20 91 5b 28 	lds	r18, 0x285B
    1ef8:	30 91 5c 28 	lds	r19, 0x285C
    1efc:	24 0f       	add	r18, r20
    1efe:	35 1f       	adc	r19, r21
    1f00:	fc 01       	movw	r30, r24
    1f02:	20 a7       	lds	r18, 0x70
    1f04:	31 a7       	lds	r19, 0x71
				TCC0.PER+=workStruct.stepSec;
    1f06:	80 e0       	ldi	r24, 0x00	; 0
    1f08:	98 e0       	ldi	r25, 0x08	; 8
    1f0a:	20 e0       	ldi	r18, 0x00	; 0
    1f0c:	38 e0       	ldi	r19, 0x08	; 8
    1f0e:	f9 01       	movw	r30, r18
    1f10:	46 a1       	lds	r20, 0x46
    1f12:	57 a1       	lds	r21, 0x47
    1f14:	20 91 5b 28 	lds	r18, 0x285B
    1f18:	30 91 5c 28 	lds	r19, 0x285C
    1f1c:	24 0f       	add	r18, r20
    1f1e:	35 1f       	adc	r19, r21
    1f20:	fc 01       	movw	r30, r24
    1f22:	26 a3       	lds	r18, 0x56
    1f24:	37 a3       	lds	r19, 0x57
				
				workStruct.shiftSec = true;
    1f26:	81 e0       	ldi	r24, 0x01	; 1
    1f28:	90 e0       	ldi	r25, 0x00	; 0
    1f2a:	80 93 59 28 	sts	0x2859, r24
    1f2e:	90 93 5a 28 	sts	0x285A, r25
		TCC0.CTRLB &= ~TC0_CCDEN_bm;
		PORTC.DIRCLR |= 0x08;
	}		
	//сдвинем шкалу
	if(workStruct.shiftSec == false && workStruct.countSecOnly < 7){
			if(workStruct.ticksSec != 0){
    1f32:	4f c0       	rjmp	.+158    	; 0x1fd2 <__vector_14+0x226>
				TCC0.CCA+=workStruct.stepSec;
				TCC0.PER+=workStruct.stepSec;
				
				workStruct.shiftSec = true;
			}
		}else if(workStruct.countSecOnly < 7){
    1f34:	80 91 25 28 	lds	r24, 0x2825
    1f38:	90 91 26 28 	lds	r25, 0x2826
    1f3c:	87 30       	cpi	r24, 0x07	; 7
    1f3e:	91 05       	cpc	r25, r1
    1f40:	08 f0       	brcs	.+2      	; 0x1f44 <__vector_14+0x198>
    1f42:	47 c0       	rjmp	.+142    	; 0x1fd2 <__vector_14+0x226>
			TCC0.CCA -= workStruct.stepSec;
    1f44:	80 e0       	ldi	r24, 0x00	; 0
    1f46:	98 e0       	ldi	r25, 0x08	; 8
    1f48:	20 e0       	ldi	r18, 0x00	; 0
    1f4a:	38 e0       	ldi	r19, 0x08	; 8
    1f4c:	f9 01       	movw	r30, r18
    1f4e:	40 a5       	lds	r20, 0x60
    1f50:	51 a5       	lds	r21, 0x61
    1f52:	20 91 5b 28 	lds	r18, 0x285B
    1f56:	30 91 5c 28 	lds	r19, 0x285C
    1f5a:	7a 01       	movw	r14, r20
    1f5c:	e2 1a       	sub	r14, r18
    1f5e:	f3 0a       	sbc	r15, r19
    1f60:	97 01       	movw	r18, r14
    1f62:	fc 01       	movw	r30, r24
    1f64:	20 a7       	lds	r18, 0x70
    1f66:	31 a7       	lds	r19, 0x71
			TCC0.PER -= workStruct.stepSec;
    1f68:	80 e0       	ldi	r24, 0x00	; 0
    1f6a:	98 e0       	ldi	r25, 0x08	; 8
    1f6c:	20 e0       	ldi	r18, 0x00	; 0
    1f6e:	38 e0       	ldi	r19, 0x08	; 8
    1f70:	f9 01       	movw	r30, r18
    1f72:	46 a1       	lds	r20, 0x46
    1f74:	57 a1       	lds	r21, 0x47
    1f76:	20 91 5b 28 	lds	r18, 0x285B
    1f7a:	30 91 5c 28 	lds	r19, 0x285C
    1f7e:	7a 01       	movw	r14, r20
    1f80:	e2 1a       	sub	r14, r18
    1f82:	f3 0a       	sbc	r15, r19
    1f84:	97 01       	movw	r18, r14
    1f86:	fc 01       	movw	r30, r24
    1f88:	26 a3       	lds	r18, 0x56
    1f8a:	37 a3       	lds	r19, 0x57
			workStruct.ticksSec -= workStruct.stepSec;
    1f8c:	20 91 55 28 	lds	r18, 0x2855
    1f90:	30 91 56 28 	lds	r19, 0x2856
    1f94:	40 91 57 28 	lds	r20, 0x2857
    1f98:	50 91 58 28 	lds	r21, 0x2858
    1f9c:	80 91 5b 28 	lds	r24, 0x285B
    1fa0:	90 91 5c 28 	lds	r25, 0x285C
    1fa4:	cc 01       	movw	r24, r24
    1fa6:	a0 e0       	ldi	r26, 0x00	; 0
    1fa8:	b0 e0       	ldi	r27, 0x00	; 0
    1faa:	79 01       	movw	r14, r18
    1fac:	8a 01       	movw	r16, r20
    1fae:	e8 1a       	sub	r14, r24
    1fb0:	f9 0a       	sbc	r15, r25
    1fb2:	0a 0b       	sbc	r16, r26
    1fb4:	1b 0b       	sbc	r17, r27
    1fb6:	d8 01       	movw	r26, r16
    1fb8:	c7 01       	movw	r24, r14
    1fba:	80 93 55 28 	sts	0x2855, r24
    1fbe:	90 93 56 28 	sts	0x2856, r25
    1fc2:	a0 93 57 28 	sts	0x2857, r26
    1fc6:	b0 93 58 28 	sts	0x2858, r27
			workStruct.shiftSec = false;
    1fca:	10 92 59 28 	sts	0x2859, r1
    1fce:	10 92 5a 28 	sts	0x285A, r1
		}
		
	//формируем сек
	if(workStruct.countSecOnly == stageStruct.nSecOnly-1)
    1fd2:	20 91 25 28 	lds	r18, 0x2825
    1fd6:	30 91 26 28 	lds	r19, 0x2826
    1fda:	80 91 10 29 	lds	r24, 0x2910
    1fde:	90 91 11 29 	lds	r25, 0x2911
    1fe2:	01 97       	sbiw	r24, 0x01	; 1
    1fe4:	28 17       	cp	r18, r24
    1fe6:	39 07       	cpc	r19, r25
    1fe8:	09 f0       	breq	.+2      	; 0x1fec <__vector_14+0x240>
    1fea:	7e c0       	rjmp	.+252    	; 0x20e8 <__vector_14+0x33c>
	{//следующий оверфлоу случится на заднем фронте секундной метки.
		PORTC.DIRSET |= 0x01;//выход сек
    1fec:	80 e4       	ldi	r24, 0x40	; 64
    1fee:	96 e0       	ldi	r25, 0x06	; 6
    1ff0:	20 e4       	ldi	r18, 0x40	; 64
    1ff2:	36 e0       	ldi	r19, 0x06	; 6
    1ff4:	f9 01       	movw	r30, r18
    1ff6:	21 81       	ldd	r18, Z+1	; 0x01
    1ff8:	21 60       	ori	r18, 0x01	; 1
    1ffa:	fc 01       	movw	r30, r24
    1ffc:	21 83       	std	Z+1, r18	; 0x01
		workStruct.diagMode = secMode;
    1ffe:	10 92 45 28 	sts	0x2845, r1
    2002:	10 92 46 28 	sts	0x2846, r1
		//прибавим секунду
		AddSecond(&dateStruct);
    2006:	84 e1       	ldi	r24, 0x14	; 20
    2008:	99 e2       	ldi	r25, 0x29	; 41
    200a:	0e 94 f4 26 	call	0x4de8	; 0x4de8 <AddSecond>
		//синхронизируем с текущей датой
		if(workStruct.compensMissmatchInit == false)
    200e:	80 91 5d 28 	lds	r24, 0x285D
    2012:	90 91 5e 28 	lds	r25, 0x285E
    2016:	00 97       	sbiw	r24, 0x00	; 0
    2018:	31 f4       	brne	.+12     	; 0x2026 <__vector_14+0x27a>
			workStruct.compensMissmatchInit = true;
    201a:	81 e0       	ldi	r24, 0x01	; 1
    201c:	90 e0       	ldi	r25, 0x00	; 0
    201e:	80 93 5d 28 	sts	0x285D, r24
    2022:	90 93 5e 28 	sts	0x285E, r25
		//есть время для передачи
		recTransStatus |= (1<<TIME_READY_TO_TRANS);
    2026:	80 91 58 27 	lds	r24, 0x2758
    202a:	90 91 59 27 	lds	r25, 0x2759
    202e:	88 60       	ori	r24, 0x08	; 8
    2030:	80 93 58 27 	sts	0x2758, r24
    2034:	90 93 59 27 	sts	0x2759, r25
		//посмотрим что за система
		if(system.sysType == Rns_e)
    2038:	80 91 02 25 	lds	r24, 0x2502
    203c:	90 91 03 25 	lds	r25, 0x2503
    2040:	00 97       	sbiw	r24, 0x00	; 0
    2042:	09 f0       	breq	.+2      	; 0x2046 <__vector_14+0x29a>
    2044:	7b c0       	rjmp	.+246    	; 0x213c <__vector_14+0x390>
		{//рнс_е
				if(five!=0) countFive++;
    2046:	80 91 ee 23 	lds	r24, 0x23EE
    204a:	88 23       	and	r24, r24
    204c:	29 f0       	breq	.+10     	; 0x2058 <__vector_14+0x2ac>
    204e:	80 91 ef 23 	lds	r24, 0x23EF
    2052:	8f 5f       	subi	r24, 0xFF	; 255
    2054:	80 93 ef 23 	sts	0x23EF, r24
				if(countFive == 12)
    2058:	80 91 ef 23 	lds	r24, 0x23EF
    205c:	8c 30       	cpi	r24, 0x0C	; 12
    205e:	51 f4       	brne	.+20     	; 0x2074 <__vector_14+0x2c8>
				{
					workStruct.diagMode = fiveMinMode;
    2060:	82 e0       	ldi	r24, 0x02	; 2
    2062:	90 e0       	ldi	r25, 0x00	; 0
    2064:	80 93 45 28 	sts	0x2845, r24
    2068:	90 93 46 28 	sts	0x2846, r25
					//уберем признак
					five = 0;
    206c:	10 92 ee 23 	sts	0x23EE, r1
					//счетчик - 0
					countFive = 0;
    2070:	10 92 ef 23 	sts	0x23EF, r1
				}			
				//проанализируем время
				if(dateStruct.sec == 0)
    2074:	80 91 1d 29 	lds	r24, 0x291D
    2078:	88 23       	and	r24, r24
    207a:	09 f0       	breq	.+2      	; 0x207e <__vector_14+0x2d2>
    207c:	5f c0       	rjmp	.+190    	; 0x213c <__vector_14+0x390>
				{
					if(dateStruct.min%5 == 0)
    207e:	80 91 1c 29 	lds	r24, 0x291C
    2082:	95 e0       	ldi	r25, 0x05	; 5
    2084:	69 2f       	mov	r22, r25
    2086:	0e 94 e4 39 	call	0x73c8	; 0x73c8 <__udivmodqi4>
    208a:	89 2f       	mov	r24, r25
    208c:	88 23       	and	r24, r24
    208e:	e1 f4       	brne	.+56     	; 0x20c8 <__vector_14+0x31c>
					{//5 минут
						PORTC.DIRSET |= 0x02;//выход  мин	
    2090:	80 e4       	ldi	r24, 0x40	; 64
    2092:	96 e0       	ldi	r25, 0x06	; 6
    2094:	20 e4       	ldi	r18, 0x40	; 64
    2096:	36 e0       	ldi	r19, 0x06	; 6
    2098:	f9 01       	movw	r30, r18
    209a:	21 81       	ldd	r18, Z+1	; 0x01
    209c:	22 60       	ori	r18, 0x02	; 2
    209e:	fc 01       	movw	r30, r24
    20a0:	21 83       	std	Z+1, r18	; 0x01
						PORTC.DIRSET |= 0x04;//выход 5  мин
    20a2:	80 e4       	ldi	r24, 0x40	; 64
    20a4:	96 e0       	ldi	r25, 0x06	; 6
    20a6:	20 e4       	ldi	r18, 0x40	; 64
    20a8:	36 e0       	ldi	r19, 0x06	; 6
    20aa:	f9 01       	movw	r30, r18
    20ac:	21 81       	ldd	r18, Z+1	; 0x01
    20ae:	24 60       	ori	r18, 0x04	; 4
    20b0:	fc 01       	movw	r30, r24
    20b2:	21 83       	std	Z+1, r18	; 0x01
						workStruct.diagMode = minMode;
    20b4:	81 e0       	ldi	r24, 0x01	; 1
    20b6:	90 e0       	ldi	r25, 0x00	; 0
    20b8:	80 93 45 28 	sts	0x2845, r24
    20bc:	90 93 46 28 	sts	0x2846, r25
						five = 1;
    20c0:	81 e0       	ldi	r24, 0x01	; 1
    20c2:	80 93 ee 23 	sts	0x23EE, r24
    20c6:	3a c0       	rjmp	.+116    	; 0x213c <__vector_14+0x390>
					}	
					else
					{//минута
						PORTC.DIRSET |= 0x02;//выход  мин				
    20c8:	80 e4       	ldi	r24, 0x40	; 64
    20ca:	96 e0       	ldi	r25, 0x06	; 6
    20cc:	20 e4       	ldi	r18, 0x40	; 64
    20ce:	36 e0       	ldi	r19, 0x06	; 6
    20d0:	f9 01       	movw	r30, r18
    20d2:	21 81       	ldd	r18, Z+1	; 0x01
    20d4:	22 60       	ori	r18, 0x02	; 2
    20d6:	fc 01       	movw	r30, r24
    20d8:	21 83       	std	Z+1, r18	; 0x01
						workStruct.diagMode = minMode;
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	90 e0       	ldi	r25, 0x00	; 0
    20de:	80 93 45 28 	sts	0x2845, r24
    20e2:	90 93 46 28 	sts	0x2846, r25
    20e6:	2a c0       	rjmp	.+84     	; 0x213c <__vector_14+0x390>
		else if(system.sysType == Rns_v)
		{//рнс_в
				
		}					
	}	
	else if(workStruct.countSecOnly == stageStruct.nSecOnly)
    20e8:	20 91 25 28 	lds	r18, 0x2825
    20ec:	30 91 26 28 	lds	r19, 0x2826
    20f0:	80 91 10 29 	lds	r24, 0x2910
    20f4:	90 91 11 29 	lds	r25, 0x2911
    20f8:	28 17       	cp	r18, r24
    20fa:	39 07       	cpc	r19, r25
    20fc:	f9 f4       	brne	.+62     	; 0x213c <__vector_14+0x390>
	{//задний фронт секунды
		workStruct.countSecOnly = 0;
    20fe:	10 92 25 28 	sts	0x2825, r1
    2102:	10 92 26 28 	sts	0x2826, r1
		PORTC.DIRCLR |= 0x07;//вход
    2106:	80 e4       	ldi	r24, 0x40	; 64
    2108:	96 e0       	ldi	r25, 0x06	; 6
    210a:	20 e4       	ldi	r18, 0x40	; 64
    210c:	36 e0       	ldi	r19, 0x06	; 6
    210e:	f9 01       	movw	r30, r18
    2110:	22 81       	ldd	r18, Z+2	; 0x02
    2112:	27 60       	ori	r18, 0x07	; 7
    2114:	fc 01       	movw	r30, r24
    2116:	22 83       	std	Z+2, r18	; 0x02
		
		//разрешим сравнение/захват для канала А, B, C
		TCC0.CTRLB |= TC0_CCDEN_bm;
    2118:	80 e0       	ldi	r24, 0x00	; 0
    211a:	98 e0       	ldi	r25, 0x08	; 8
    211c:	20 e0       	ldi	r18, 0x00	; 0
    211e:	38 e0       	ldi	r19, 0x08	; 8
    2120:	f9 01       	movw	r30, r18
    2122:	21 81       	ldd	r18, Z+1	; 0x01
    2124:	20 68       	ori	r18, 0x80	; 128
    2126:	fc 01       	movw	r30, r24
    2128:	21 83       	std	Z+1, r18	; 0x01
		//выдадим сдвинутую секунду
		PORTC.DIRSET |= 0x08;
    212a:	80 e4       	ldi	r24, 0x40	; 64
    212c:	96 e0       	ldi	r25, 0x06	; 6
    212e:	20 e4       	ldi	r18, 0x40	; 64
    2130:	36 e0       	ldi	r19, 0x06	; 6
    2132:	f9 01       	movw	r30, r18
    2134:	21 81       	ldd	r18, Z+1	; 0x01
    2136:	28 60       	ori	r18, 0x08	; 8
    2138:	fc 01       	movw	r30, r24
    213a:	21 83       	std	Z+1, r18	; 0x01
	}		
	workStruct.countSecOnly++;
    213c:	80 91 25 28 	lds	r24, 0x2825
    2140:	90 91 26 28 	lds	r25, 0x2826
    2144:	01 96       	adiw	r24, 0x01	; 1
    2146:	80 93 25 28 	sts	0x2825, r24
    214a:	90 93 26 28 	sts	0x2826, r25
}
    214e:	df 91       	pop	r29
    2150:	cf 91       	pop	r28
    2152:	ff 91       	pop	r31
    2154:	ef 91       	pop	r30
    2156:	bf 91       	pop	r27
    2158:	af 91       	pop	r26
    215a:	9f 91       	pop	r25
    215c:	8f 91       	pop	r24
    215e:	7f 91       	pop	r23
    2160:	6f 91       	pop	r22
    2162:	5f 91       	pop	r21
    2164:	4f 91       	pop	r20
    2166:	3f 91       	pop	r19
    2168:	2f 91       	pop	r18
    216a:	1f 91       	pop	r17
    216c:	0f 91       	pop	r16
    216e:	ff 90       	pop	r15
    2170:	ef 90       	pop	r14
    2172:	0f 90       	pop	r0
    2174:	00 92 3b 00 	sts	0x003B, r0
    2178:	0f 90       	pop	r0
    217a:	00 92 39 00 	sts	0x0039, r0
    217e:	0f 90       	pop	r0
    2180:	00 92 38 00 	sts	0x0038, r0
    2184:	0f 90       	pop	r0
    2186:	0f be       	out	0x3f, r0	; 63
    2188:	0f 90       	pop	r0
    218a:	1f 90       	pop	r1
    218c:	18 95       	reti

0000218e <__vector_79>:

//таймер D
ISR(TCD0_CCA_vect)
{
    218e:	1f 92       	push	r1
    2190:	0f 92       	push	r0
    2192:	0f b6       	in	r0, 0x3f	; 63
    2194:	0f 92       	push	r0
    2196:	00 90 38 00 	lds	r0, 0x0038
    219a:	0f 92       	push	r0
    219c:	11 24       	eor	r1, r1
    219e:	cf 93       	push	r28
    21a0:	df 93       	push	r29
    21a2:	cd b7       	in	r28, 0x3d	; 61
    21a4:	de b7       	in	r29, 0x3e	; 62
	NOP();
    21a6:	00 00       	nop
}
    21a8:	df 91       	pop	r29
    21aa:	cf 91       	pop	r28
    21ac:	0f 90       	pop	r0
    21ae:	00 92 38 00 	sts	0x0038, r0
    21b2:	0f 90       	pop	r0
    21b4:	0f be       	out	0x3f, r0	; 63
    21b6:	0f 90       	pop	r0
    21b8:	1f 90       	pop	r1
    21ba:	18 95       	reti

000021bc <__vector_77>:
ISR(TCD0_OVF_vect)
{
    21bc:	1f 92       	push	r1
    21be:	0f 92       	push	r0
    21c0:	0f b6       	in	r0, 0x3f	; 63
    21c2:	0f 92       	push	r0
    21c4:	00 90 38 00 	lds	r0, 0x0038
    21c8:	0f 92       	push	r0
    21ca:	00 90 3b 00 	lds	r0, 0x003B
    21ce:	0f 92       	push	r0
    21d0:	11 24       	eor	r1, r1
    21d2:	2f 93       	push	r18
    21d4:	3f 93       	push	r19
    21d6:	8f 93       	push	r24
    21d8:	9f 93       	push	r25
    21da:	ef 93       	push	r30
    21dc:	ff 93       	push	r31
    21de:	cf 93       	push	r28
    21e0:	df 93       	push	r29
    21e2:	cd b7       	in	r28, 0x3d	; 61
    21e4:	de b7       	in	r29, 0x3e	; 62
	DACA.CH0DATA = dacVal;		
    21e6:	80 e0       	ldi	r24, 0x00	; 0
    21e8:	93 e0       	ldi	r25, 0x03	; 3
    21ea:	20 91 6b 29 	lds	r18, 0x296B
    21ee:	30 91 6c 29 	lds	r19, 0x296C
    21f2:	fc 01       	movw	r30, r24
    21f4:	20 8f       	std	Z+24, r18	; 0x18
    21f6:	31 8f       	std	Z+25, r19	; 0x19
	if(workStruct.piFlag == 0)
    21f8:	80 91 61 28 	lds	r24, 0x2861
    21fc:	81 70       	andi	r24, 0x01	; 1
    21fe:	88 23       	and	r24, r24
    2200:	79 f4       	brne	.+30     	; 0x2220 <__vector_77+0x64>
	{
		dacVal = form5Pi[dacValCou];
    2202:	80 91 6d 29 	lds	r24, 0x296D
    2206:	88 2f       	mov	r24, r24
    2208:	90 e0       	ldi	r25, 0x00	; 0
    220a:	8e 5b       	subi	r24, 0xBE	; 190
    220c:	9f 4d       	sbci	r25, 0xDF	; 223
    220e:	fc 01       	movw	r30, r24
    2210:	80 81       	ld	r24, Z
    2212:	88 2f       	mov	r24, r24
    2214:	90 e0       	ldi	r25, 0x00	; 0
    2216:	80 93 6b 29 	sts	0x296B, r24
    221a:	90 93 6c 29 	sts	0x296C, r25
    221e:	0e c0       	rjmp	.+28     	; 0x223c <__vector_77+0x80>
	}
	else
	{
		dacVal = form5[dacValCou];
    2220:	80 91 6d 29 	lds	r24, 0x296D
    2224:	88 2f       	mov	r24, r24
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	88 5f       	subi	r24, 0xF8	; 248
    222a:	9f 4d       	sbci	r25, 0xDF	; 223
    222c:	fc 01       	movw	r30, r24
    222e:	80 81       	ld	r24, Z
    2230:	88 2f       	mov	r24, r24
    2232:	90 e0       	ldi	r25, 0x00	; 0
    2234:	80 93 6b 29 	sts	0x296B, r24
    2238:	90 93 6c 29 	sts	0x296C, r25
	}			
	dacVal<<=8;
    223c:	80 91 6b 29 	lds	r24, 0x296B
    2240:	90 91 6c 29 	lds	r25, 0x296C
    2244:	98 2f       	mov	r25, r24
    2246:	88 27       	eor	r24, r24
    2248:	80 93 6b 29 	sts	0x296B, r24
    224c:	90 93 6c 29 	sts	0x296C, r25
	dacValCou++;
    2250:	80 91 6d 29 	lds	r24, 0x296D
    2254:	8f 5f       	subi	r24, 0xFF	; 255
    2256:	80 93 6d 29 	sts	0x296D, r24
	
}
    225a:	df 91       	pop	r29
    225c:	cf 91       	pop	r28
    225e:	ff 91       	pop	r31
    2260:	ef 91       	pop	r30
    2262:	9f 91       	pop	r25
    2264:	8f 91       	pop	r24
    2266:	3f 91       	pop	r19
    2268:	2f 91       	pop	r18
    226a:	0f 90       	pop	r0
    226c:	00 92 3b 00 	sts	0x003B, r0
    2270:	0f 90       	pop	r0
    2272:	00 92 38 00 	sts	0x0038, r0
    2276:	0f 90       	pop	r0
    2278:	0f be       	out	0x3f, r0	; 63
    227a:	0f 90       	pop	r0
    227c:	1f 90       	pop	r1
    227e:	18 95       	reti

00002280 <__vector_49>:
//таймер E
ISR(TCE0_CCA_vect)
{
    2280:	1f 92       	push	r1
    2282:	0f 92       	push	r0
    2284:	0f b6       	in	r0, 0x3f	; 63
    2286:	0f 92       	push	r0
    2288:	00 90 38 00 	lds	r0, 0x0038
    228c:	0f 92       	push	r0
    228e:	00 90 3b 00 	lds	r0, 0x003B
    2292:	0f 92       	push	r0
    2294:	11 24       	eor	r1, r1
    2296:	2f 93       	push	r18
    2298:	3f 93       	push	r19
    229a:	8f 93       	push	r24
    229c:	9f 93       	push	r25
    229e:	ef 93       	push	r30
    22a0:	ff 93       	push	r31
    22a2:	cf 93       	push	r28
    22a4:	df 93       	push	r29
    22a6:	cd b7       	in	r28, 0x3d	; 61
    22a8:	de b7       	in	r29, 0x3e	; 62
	TCD0.CTRLA |= 0x03;
    22aa:	80 e0       	ldi	r24, 0x00	; 0
    22ac:	99 e0       	ldi	r25, 0x09	; 9
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	39 e0       	ldi	r19, 0x09	; 9
    22b2:	f9 01       	movw	r30, r18
    22b4:	20 81       	ld	r18, Z
    22b6:	23 60       	ori	r18, 0x03	; 3
    22b8:	fc 01       	movw	r30, r24
    22ba:	20 83       	st	Z, r18
	NOP();
    22bc:	00 00       	nop
}	
    22be:	df 91       	pop	r29
    22c0:	cf 91       	pop	r28
    22c2:	ff 91       	pop	r31
    22c4:	ef 91       	pop	r30
    22c6:	9f 91       	pop	r25
    22c8:	8f 91       	pop	r24
    22ca:	3f 91       	pop	r19
    22cc:	2f 91       	pop	r18
    22ce:	0f 90       	pop	r0
    22d0:	00 92 3b 00 	sts	0x003B, r0
    22d4:	0f 90       	pop	r0
    22d6:	00 92 38 00 	sts	0x0038, r0
    22da:	0f 90       	pop	r0
    22dc:	0f be       	out	0x3f, r0	; 63
    22de:	0f 90       	pop	r0
    22e0:	1f 90       	pop	r1
    22e2:	18 95       	reti

000022e4 <__vector_47>:


ISR(TCE0_OVF_vect)
{
    22e4:	1f 92       	push	r1
    22e6:	0f 92       	push	r0
    22e8:	0f b6       	in	r0, 0x3f	; 63
    22ea:	0f 92       	push	r0
    22ec:	00 90 38 00 	lds	r0, 0x0038
    22f0:	0f 92       	push	r0
    22f2:	00 90 39 00 	lds	r0, 0x0039
    22f6:	0f 92       	push	r0
    22f8:	00 90 3b 00 	lds	r0, 0x003B
    22fc:	0f 92       	push	r0
    22fe:	11 24       	eor	r1, r1
    2300:	2f 93       	push	r18
    2302:	3f 93       	push	r19
    2304:	4f 93       	push	r20
    2306:	5f 93       	push	r21
    2308:	6f 93       	push	r22
    230a:	7f 93       	push	r23
    230c:	8f 93       	push	r24
    230e:	9f 93       	push	r25
    2310:	af 93       	push	r26
    2312:	bf 93       	push	r27
    2314:	ef 93       	push	r30
    2316:	ff 93       	push	r31
    2318:	cf 93       	push	r28
    231a:	df 93       	push	r29
    231c:	cd b7       	in	r28, 0x3d	; 61
    231e:	de b7       	in	r29, 0x3e	; 62
    2320:	27 97       	sbiw	r28, 0x07	; 7
    2322:	cd bf       	out	0x3d, r28	; 61
    2324:	de bf       	out	0x3e, r29	; 62
	//выключим таймер
	TCD0.CTRLA = 0;
    2326:	80 e0       	ldi	r24, 0x00	; 0
    2328:	99 e0       	ldi	r25, 0x09	; 9
    232a:	fc 01       	movw	r30, r24
    232c:	10 82       	st	Z, r1
	TCE0.CTRLA = 0;
    232e:	80 e0       	ldi	r24, 0x00	; 0
    2330:	9a e0       	ldi	r25, 0x0A	; 10
    2332:	fc 01       	movw	r30, r24
    2334:	10 82       	st	Z, r1
	
	TCE0.CNT = 0x01;
    2336:	80 e0       	ldi	r24, 0x00	; 0
    2338:	9a e0       	ldi	r25, 0x0A	; 10
    233a:	21 e0       	ldi	r18, 0x01	; 1
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	fc 01       	movw	r30, r24
    2340:	20 a3       	lds	r18, 0x50
    2342:	31 a3       	lds	r19, 0x51
	TCD0.CNT = 0x01;
    2344:	80 e0       	ldi	r24, 0x00	; 0
    2346:	99 e0       	ldi	r25, 0x09	; 9
    2348:	21 e0       	ldi	r18, 0x01	; 1
    234a:	30 e0       	ldi	r19, 0x00	; 0
    234c:	fc 01       	movw	r30, r24
    234e:	20 a3       	lds	r18, 0x50
    2350:	31 a3       	lds	r19, 0x51
	
	//разрешим прием/передачу
	recTransStatus |= (1<<TRANS_ENABLE);
    2352:	80 91 58 27 	lds	r24, 0x2758
    2356:	90 91 59 27 	lds	r25, 0x2759
    235a:	82 60       	ori	r24, 0x02	; 2
    235c:	80 93 58 27 	sts	0x2758, r24
    2360:	90 93 59 27 	sts	0x2759, r25
	
	dacValCou=0;
    2364:	10 92 6d 29 	sts	0x296D, r1
	
	//Разберем фазовые коды. Рассчитаем на следующее включение ДМА
	volatile unsigned char ucShift;
	//запишем нужный фазовый код
	unsigned char ucS;
	switch (workStruct.phaseMS)
    2368:	80 91 35 28 	lds	r24, 0x2835
    236c:	90 91 36 28 	lds	r25, 0x2836
    2370:	00 97       	sbiw	r24, 0x00	; 0
    2372:	21 f0       	breq	.+8      	; 0x237c <__vector_47+0x98>
    2374:	81 30       	cpi	r24, 0x01	; 1
    2376:	91 05       	cpc	r25, r1
    2378:	01 f1       	breq	.+64     	; 0x23ba <__vector_47+0xd6>
    237a:	3f c0       	rjmp	.+126    	; 0x23fa <__vector_47+0x116>
	{
		case master:
		{
			PORTH.OUTSET = 0x08;
    237c:	80 ee       	ldi	r24, 0xE0	; 224
    237e:	96 e0       	ldi	r25, 0x06	; 6
    2380:	28 e0       	ldi	r18, 0x08	; 8
    2382:	fc 01       	movw	r30, r24
    2384:	25 83       	std	Z+5, r18	; 0x05
			switch (workStruct.phasePer)
    2386:	80 91 33 28 	lds	r24, 0x2833
    238a:	90 91 34 28 	lds	r25, 0x2834
    238e:	00 97       	sbiw	r24, 0x00	; 0
    2390:	21 f0       	breq	.+8      	; 0x239a <__vector_47+0xb6>
    2392:	81 30       	cpi	r24, 0x01	; 1
    2394:	91 05       	cpc	r25, r1
    2396:	41 f0       	breq	.+16     	; 0x23a8 <__vector_47+0xc4>
    2398:	0f c0       	rjmp	.+30     	; 0x23b8 <__vector_47+0xd4>
			{
				case a: 
				{
					ucS = 0;
    239a:	19 82       	std	Y+1, r1	; 0x01
					PORTH.OUTSET = 0x10;
    239c:	80 ee       	ldi	r24, 0xE0	; 224
    239e:	96 e0       	ldi	r25, 0x06	; 6
    23a0:	20 e1       	ldi	r18, 0x10	; 16
    23a2:	fc 01       	movw	r30, r24
    23a4:	25 83       	std	Z+5, r18	; 0x05
					break;
    23a6:	08 c0       	rjmp	.+16     	; 0x23b8 <__vector_47+0xd4>
				}					
				case b: 
				{
					ucS = 2;
    23a8:	82 e0       	ldi	r24, 0x02	; 2
    23aa:	89 83       	std	Y+1, r24	; 0x01
					PORTH.OUTCLR = 0x10;
    23ac:	80 ee       	ldi	r24, 0xE0	; 224
    23ae:	96 e0       	ldi	r25, 0x06	; 6
    23b0:	20 e1       	ldi	r18, 0x10	; 16
    23b2:	fc 01       	movw	r30, r24
    23b4:	26 83       	std	Z+6, r18	; 0x06
					break;
    23b6:	00 00       	nop
				}					
			}	
			break;			
    23b8:	20 c0       	rjmp	.+64     	; 0x23fa <__vector_47+0x116>
		}			
		case slave:
		{
			PORTH.OUTCLR = 0x08;
    23ba:	80 ee       	ldi	r24, 0xE0	; 224
    23bc:	96 e0       	ldi	r25, 0x06	; 6
    23be:	28 e0       	ldi	r18, 0x08	; 8
    23c0:	fc 01       	movw	r30, r24
    23c2:	26 83       	std	Z+6, r18	; 0x06
			switch (workStruct.phasePer)
    23c4:	80 91 33 28 	lds	r24, 0x2833
    23c8:	90 91 34 28 	lds	r25, 0x2834
    23cc:	00 97       	sbiw	r24, 0x00	; 0
    23ce:	21 f0       	breq	.+8      	; 0x23d8 <__vector_47+0xf4>
    23d0:	81 30       	cpi	r24, 0x01	; 1
    23d2:	91 05       	cpc	r25, r1
    23d4:	49 f0       	breq	.+18     	; 0x23e8 <__vector_47+0x104>
    23d6:	10 c0       	rjmp	.+32     	; 0x23f8 <__vector_47+0x114>
			{
				case a:
				{
					ucS = 1;
    23d8:	81 e0       	ldi	r24, 0x01	; 1
    23da:	89 83       	std	Y+1, r24	; 0x01
					PORTH.OUTSET = 0x10;
    23dc:	80 ee       	ldi	r24, 0xE0	; 224
    23de:	96 e0       	ldi	r25, 0x06	; 6
    23e0:	20 e1       	ldi	r18, 0x10	; 16
    23e2:	fc 01       	movw	r30, r24
    23e4:	25 83       	std	Z+5, r18	; 0x05
					break;
    23e6:	08 c0       	rjmp	.+16     	; 0x23f8 <__vector_47+0x114>
				}					
				case b:
				{
					ucS = 3;
    23e8:	83 e0       	ldi	r24, 0x03	; 3
    23ea:	89 83       	std	Y+1, r24	; 0x01
					PORTH.OUTCLR = 0x10;
    23ec:	80 ee       	ldi	r24, 0xE0	; 224
    23ee:	96 e0       	ldi	r25, 0x06	; 6
    23f0:	20 e1       	ldi	r18, 0x10	; 16
    23f2:	fc 01       	movw	r30, r24
    23f4:	26 83       	std	Z+6, r18	; 0x06
					break;
    23f6:	00 00       	nop
				}					
			}	
			break;
    23f8:	00 00       	nop
		}			
	}			
	//посмотрим, формируем ли импульс окраса
	if(workStruct.predFormStatus == label && system.sysType == Rns_e && system.advForm == AdvancedFOn)
    23fa:	80 91 27 28 	lds	r24, 0x2827
    23fe:	90 91 28 28 	lds	r25, 0x2828
    2402:	82 30       	cpi	r24, 0x02	; 2
    2404:	91 05       	cpc	r25, r1
    2406:	09 f0       	breq	.+2      	; 0x240a <__vector_47+0x126>
    2408:	8b c0       	rjmp	.+278    	; 0x2520 <__vector_47+0x23c>
    240a:	80 91 02 25 	lds	r24, 0x2502
    240e:	90 91 03 25 	lds	r25, 0x2503
    2412:	00 97       	sbiw	r24, 0x00	; 0
    2414:	09 f0       	breq	.+2      	; 0x2418 <__vector_47+0x134>
    2416:	84 c0       	rjmp	.+264    	; 0x2520 <__vector_47+0x23c>
    2418:	80 91 04 25 	lds	r24, 0x2504
    241c:	90 91 05 25 	lds	r25, 0x2505
    2420:	81 30       	cpi	r24, 0x01	; 1
    2422:	91 05       	cpc	r25, r1
    2424:	09 f0       	breq	.+2      	; 0x2428 <__vector_47+0x144>
    2426:	7c c0       	rjmp	.+248    	; 0x2520 <__vector_47+0x23c>
	{//проверим, какой импульс окраса сек, мин или 5 мин для модернизированного формата
		if(workStruct.diagMode == minMode)
    2428:	80 91 45 28 	lds	r24, 0x2845
    242c:	90 91 46 28 	lds	r25, 0x2846
    2430:	81 30       	cpi	r24, 0x01	; 1
    2432:	91 05       	cpc	r25, r1
    2434:	e1 f4       	brne	.+56     	; 0x246e <__vector_47+0x18a>
		{//минута
			ucShift = dateStruct.min<<workStruct.phaseMinCount;
    2436:	80 91 1c 29 	lds	r24, 0x291C
    243a:	88 2f       	mov	r24, r24
    243c:	90 e0       	ldi	r25, 0x00	; 0
    243e:	20 91 43 28 	lds	r18, 0x2843
    2442:	22 2f       	mov	r18, r18
    2444:	30 e0       	ldi	r19, 0x00	; 0
    2446:	02 2e       	mov	r0, r18
    2448:	02 c0       	rjmp	.+4      	; 0x244e <__vector_47+0x16a>
    244a:	88 0f       	add	r24, r24
    244c:	99 1f       	adc	r25, r25
    244e:	0a 94       	dec	r0
    2450:	e2 f7       	brpl	.-8      	; 0x244a <__vector_47+0x166>
    2452:	8b 83       	std	Y+3, r24	; 0x03
			if(workStruct.phaseMinCount<9)
    2454:	80 91 43 28 	lds	r24, 0x2843
    2458:	89 30       	cpi	r24, 0x09	; 9
    245a:	30 f4       	brcc	.+12     	; 0x2468 <__vector_47+0x184>
			{
				workStruct.phaseMinCount++;
    245c:	80 91 43 28 	lds	r24, 0x2843
    2460:	8f 5f       	subi	r24, 0xFF	; 255
    2462:	80 93 43 28 	sts	0x2843, r24
		}			
	}			
	//посмотрим, формируем ли импульс окраса
	if(workStruct.predFormStatus == label && system.sysType == Rns_e && system.advForm == AdvancedFOn)
	{//проверим, какой импульс окраса сек, мин или 5 мин для модернизированного формата
		if(workStruct.diagMode == minMode)
    2466:	ef c0       	rjmp	.+478    	; 0x2646 <__vector_47+0x362>
			{
				workStruct.phaseMinCount++;
			}	
			else
			{
				workStruct.phaseMinCount = 0;
    2468:	10 92 43 28 	sts	0x2843, r1
		}			
	}			
	//посмотрим, формируем ли импульс окраса
	if(workStruct.predFormStatus == label && system.sysType == Rns_e && system.advForm == AdvancedFOn)
	{//проверим, какой импульс окраса сек, мин или 5 мин для модернизированного формата
		if(workStruct.diagMode == minMode)
    246c:	ec c0       	rjmp	.+472    	; 0x2646 <__vector_47+0x362>
			else
			{
				workStruct.phaseMinCount = 0;
			}						
		}
		else if(workStruct.diagMode == fiveMinMode)
    246e:	80 91 45 28 	lds	r24, 0x2845
    2472:	90 91 46 28 	lds	r25, 0x2846
    2476:	82 30       	cpi	r24, 0x02	; 2
    2478:	91 05       	cpc	r25, r1
    247a:	e1 f4       	brne	.+56     	; 0x24b4 <__vector_47+0x1d0>
		{//пять минут
			ucShift = (dateStruct.hour)<<workStruct.phase5MinCount;
    247c:	80 91 1b 29 	lds	r24, 0x291B
    2480:	88 2f       	mov	r24, r24
    2482:	90 e0       	ldi	r25, 0x00	; 0
    2484:	20 91 44 28 	lds	r18, 0x2844
    2488:	22 2f       	mov	r18, r18
    248a:	30 e0       	ldi	r19, 0x00	; 0
    248c:	02 2e       	mov	r0, r18
    248e:	02 c0       	rjmp	.+4      	; 0x2494 <__vector_47+0x1b0>
    2490:	88 0f       	add	r24, r24
    2492:	99 1f       	adc	r25, r25
    2494:	0a 94       	dec	r0
    2496:	e2 f7       	brpl	.-8      	; 0x2490 <__vector_47+0x1ac>
    2498:	8b 83       	std	Y+3, r24	; 0x03
			if(workStruct.phase5MinCount<10)
    249a:	80 91 44 28 	lds	r24, 0x2844
    249e:	8a 30       	cpi	r24, 0x0A	; 10
    24a0:	30 f4       	brcc	.+12     	; 0x24ae <__vector_47+0x1ca>
			{
				workStruct.phase5MinCount++;
    24a2:	80 91 44 28 	lds	r24, 0x2844
    24a6:	8f 5f       	subi	r24, 0xFF	; 255
    24a8:	80 93 44 28 	sts	0x2844, r24
		}			
	}			
	//посмотрим, формируем ли импульс окраса
	if(workStruct.predFormStatus == label && system.sysType == Rns_e && system.advForm == AdvancedFOn)
	{//проверим, какой импульс окраса сек, мин или 5 мин для модернизированного формата
		if(workStruct.diagMode == minMode)
    24ac:	cc c0       	rjmp	.+408    	; 0x2646 <__vector_47+0x362>
			{
				workStruct.phase5MinCount++;
			}	
			else
			{
				workStruct.phase5MinCount = 0;
    24ae:	10 92 44 28 	sts	0x2844, r1
		}			
	}			
	//посмотрим, формируем ли импульс окраса
	if(workStruct.predFormStatus == label && system.sysType == Rns_e && system.advForm == AdvancedFOn)
	{//проверим, какой импульс окраса сек, мин или 5 мин для модернизированного формата
		if(workStruct.diagMode == minMode)
    24b2:	c9 c0       	rjmp	.+402    	; 0x2646 <__vector_47+0x362>
				workStruct.phase5MinCount = 0;
			}					
		}		
		else 
		{//секунда
			volatile unsigned long ulShift = diagramStruct.phaseCodeSecLabel;
    24b4:	80 91 04 28 	lds	r24, 0x2804
    24b8:	90 91 05 28 	lds	r25, 0x2805
    24bc:	a0 91 06 28 	lds	r26, 0x2806
    24c0:	b0 91 07 28 	lds	r27, 0x2807
    24c4:	8c 83       	std	Y+4, r24	; 0x04
    24c6:	9d 83       	std	Y+5, r25	; 0x05
    24c8:	ae 83       	std	Y+6, r26	; 0x06
    24ca:	bf 83       	std	Y+7, r27	; 0x07
			//сдвинем
			ulShift = ulShift << workStruct.phaseSecCount;
    24cc:	8c 81       	ldd	r24, Y+4	; 0x04
    24ce:	9d 81       	ldd	r25, Y+5	; 0x05
    24d0:	ae 81       	ldd	r26, Y+6	; 0x06
    24d2:	bf 81       	ldd	r27, Y+7	; 0x07
    24d4:	20 91 42 28 	lds	r18, 0x2842
    24d8:	22 2f       	mov	r18, r18
    24da:	30 e0       	ldi	r19, 0x00	; 0
    24dc:	02 2e       	mov	r0, r18
    24de:	04 c0       	rjmp	.+8      	; 0x24e8 <__vector_47+0x204>
    24e0:	88 0f       	add	r24, r24
    24e2:	99 1f       	adc	r25, r25
    24e4:	aa 1f       	adc	r26, r26
    24e6:	bb 1f       	adc	r27, r27
    24e8:	0a 94       	dec	r0
    24ea:	d2 f7       	brpl	.-12     	; 0x24e0 <__vector_47+0x1fc>
    24ec:	8c 83       	std	Y+4, r24	; 0x04
    24ee:	9d 83       	std	Y+5, r25	; 0x05
    24f0:	ae 83       	std	Y+6, r26	; 0x06
    24f2:	bf 83       	std	Y+7, r27	; 0x07
			ucShift = (0xFF000000 & ulShift)>>24;
    24f4:	8c 81       	ldd	r24, Y+4	; 0x04
    24f6:	9d 81       	ldd	r25, Y+5	; 0x05
    24f8:	ae 81       	ldd	r26, Y+6	; 0x06
    24fa:	bf 81       	ldd	r27, Y+7	; 0x07
    24fc:	8b 2f       	mov	r24, r27
    24fe:	99 27       	eor	r25, r25
    2500:	aa 27       	eor	r26, r26
    2502:	bb 27       	eor	r27, r27
    2504:	8b 83       	std	Y+3, r24	; 0x03
			if(workStruct.phaseSecCount<29) 
    2506:	80 91 42 28 	lds	r24, 0x2842
    250a:	8d 31       	cpi	r24, 0x1D	; 29
    250c:	30 f4       	brcc	.+12     	; 0x251a <__vector_47+0x236>
			{
				workStruct.phaseSecCount++; 
    250e:	80 91 42 28 	lds	r24, 0x2842
    2512:	8f 5f       	subi	r24, 0xFF	; 255
    2514:	80 93 42 28 	sts	0x2842, r24
		}			
	}			
	//посмотрим, формируем ли импульс окраса
	if(workStruct.predFormStatus == label && system.sysType == Rns_e && system.advForm == AdvancedFOn)
	{//проверим, какой импульс окраса сек, мин или 5 мин для модернизированного формата
		if(workStruct.diagMode == minMode)
    2518:	96 c0       	rjmp	.+300    	; 0x2646 <__vector_47+0x362>
			{
				workStruct.phaseSecCount++; 
			}				
			else
			{
				workStruct.phaseSecCount = 0;
    251a:	10 92 42 28 	sts	0x2842, r1
		}			
	}			
	//посмотрим, формируем ли импульс окраса
	if(workStruct.predFormStatus == label && system.sysType == Rns_e && system.advForm == AdvancedFOn)
	{//проверим, какой импульс окраса сек, мин или 5 мин для модернизированного формата
		if(workStruct.diagMode == minMode)
    251e:	93 c0       	rjmp	.+294    	; 0x2646 <__vector_47+0x362>
			{
				workStruct.phaseSecCount = 0;
			}				
		}		
	}
	else if(system.sysType == Rns_v && workStruct.predFormStatus == label)
    2520:	80 91 02 25 	lds	r24, 0x2502
    2524:	90 91 03 25 	lds	r25, 0x2503
    2528:	81 30       	cpi	r24, 0x01	; 1
    252a:	91 05       	cpc	r25, r1
    252c:	09 f0       	breq	.+2      	; 0x2530 <__vector_47+0x24c>
    252e:	8b c0       	rjmp	.+278    	; 0x2646 <__vector_47+0x362>
    2530:	80 91 27 28 	lds	r24, 0x2827
    2534:	90 91 28 28 	lds	r25, 0x2828
    2538:	82 30       	cpi	r24, 0x02	; 2
    253a:	91 05       	cpc	r25, r1
    253c:	09 f0       	breq	.+2      	; 0x2540 <__vector_47+0x25c>
    253e:	83 c0       	rjmp	.+262    	; 0x2646 <__vector_47+0x362>
	{//окрас рнсв
		unsigned char codeNum = (unsigned char)floor((workStruct.countSec - (stageStruct.nSec - periodsNumTillSecRnsv))/ 32 );
    2540:	20 91 23 28 	lds	r18, 0x2823
    2544:	30 91 24 28 	lds	r19, 0x2824
    2548:	80 91 12 29 	lds	r24, 0x2912
    254c:	90 91 13 29 	lds	r25, 0x2913
    2550:	a9 01       	movw	r20, r18
    2552:	48 1b       	sub	r20, r24
    2554:	59 0b       	sbc	r21, r25
    2556:	ca 01       	movw	r24, r20
    2558:	80 58       	subi	r24, 0x80	; 128
    255a:	9f 4f       	sbci	r25, 0xFF	; 255
    255c:	96 95       	lsr	r25
    255e:	87 95       	ror	r24
    2560:	92 95       	swap	r25
    2562:	82 95       	swap	r24
    2564:	8f 70       	andi	r24, 0x0F	; 15
    2566:	89 27       	eor	r24, r25
    2568:	9f 70       	andi	r25, 0x0F	; 15
    256a:	89 27       	eor	r24, r25
    256c:	cc 01       	movw	r24, r24
    256e:	a0 e0       	ldi	r26, 0x00	; 0
    2570:	b0 e0       	ldi	r27, 0x00	; 0
    2572:	bc 01       	movw	r22, r24
    2574:	cd 01       	movw	r24, r26
    2576:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    257a:	dc 01       	movw	r26, r24
    257c:	cb 01       	movw	r24, r22
    257e:	bc 01       	movw	r22, r24
    2580:	cd 01       	movw	r24, r26
    2582:	0e 94 47 38 	call	0x708e	; 0x708e <floor>
    2586:	dc 01       	movw	r26, r24
    2588:	cb 01       	movw	r24, r22
    258a:	bc 01       	movw	r22, r24
    258c:	cd 01       	movw	r24, r26
    258e:	0e 94 de 37 	call	0x6fbc	; 0x6fbc <__fixunssfsi>
    2592:	dc 01       	movw	r26, r24
    2594:	cb 01       	movw	r24, r22
    2596:	8a 83       	std	Y+2, r24	; 0x02
		//выберем переменную
		ph = *(workStruct.phaseCodesRnsvPtr + codeNum);
    2598:	20 91 3b 28 	lds	r18, 0x283B
    259c:	30 91 3c 28 	lds	r19, 0x283C
    25a0:	8a 81       	ldd	r24, Y+2	; 0x02
    25a2:	88 2f       	mov	r24, r24
    25a4:	90 e0       	ldi	r25, 0x00	; 0
    25a6:	88 0f       	add	r24, r24
    25a8:	99 1f       	adc	r25, r25
    25aa:	88 0f       	add	r24, r24
    25ac:	99 1f       	adc	r25, r25
    25ae:	82 0f       	add	r24, r18
    25b0:	93 1f       	adc	r25, r19
    25b2:	fc 01       	movw	r30, r24
    25b4:	80 81       	ld	r24, Z
    25b6:	91 81       	ldd	r25, Z+1	; 0x01
    25b8:	a2 81       	ldd	r26, Z+2	; 0x02
    25ba:	b3 81       	ldd	r27, Z+3	; 0x03
    25bc:	80 93 65 29 	sts	0x2965, r24
    25c0:	90 93 66 29 	sts	0x2966, r25
    25c4:	a0 93 67 29 	sts	0x2967, r26
    25c8:	b0 93 68 29 	sts	0x2968, r27
		//сдвинем нужное кол-во раз
		shiftRnsv = workStruct.countSec - (stageStruct.nSec - periodsNumTillSecRnsv) - codeNum * 32;
    25cc:	80 91 23 28 	lds	r24, 0x2823
    25d0:	90 91 24 28 	lds	r25, 0x2824
    25d4:	28 2f       	mov	r18, r24
    25d6:	80 91 12 29 	lds	r24, 0x2912
    25da:	90 91 13 29 	lds	r25, 0x2913
    25de:	92 2f       	mov	r25, r18
    25e0:	98 1b       	sub	r25, r24
    25e2:	2a 81       	ldd	r18, Y+2	; 0x02
    25e4:	80 ee       	ldi	r24, 0xE0	; 224
    25e6:	28 9f       	mul	r18, r24
    25e8:	80 2d       	mov	r24, r0
    25ea:	11 24       	eor	r1, r1
    25ec:	89 0f       	add	r24, r25
    25ee:	80 58       	subi	r24, 0x80	; 128
    25f0:	80 93 69 29 	sts	0x2969, r24
		ph <<= shiftRnsv;
    25f4:	80 91 65 29 	lds	r24, 0x2965
    25f8:	90 91 66 29 	lds	r25, 0x2966
    25fc:	a0 91 67 29 	lds	r26, 0x2967
    2600:	b0 91 68 29 	lds	r27, 0x2968
    2604:	20 91 69 29 	lds	r18, 0x2969
    2608:	22 2f       	mov	r18, r18
    260a:	30 e0       	ldi	r19, 0x00	; 0
    260c:	02 2e       	mov	r0, r18
    260e:	04 c0       	rjmp	.+8      	; 0x2618 <__vector_47+0x334>
    2610:	88 0f       	add	r24, r24
    2612:	99 1f       	adc	r25, r25
    2614:	aa 1f       	adc	r26, r26
    2616:	bb 1f       	adc	r27, r27
    2618:	0a 94       	dec	r0
    261a:	d2 f7       	brpl	.-12     	; 0x2610 <__vector_47+0x32c>
    261c:	80 93 65 29 	sts	0x2965, r24
    2620:	90 93 66 29 	sts	0x2966, r25
    2624:	a0 93 67 29 	sts	0x2967, r26
    2628:	b0 93 68 29 	sts	0x2968, r27
		//запихнем в переменную для дальнейшей обработки
		ucShift = (unsigned char)((ph & 0xFF000000)>>24);
    262c:	80 91 65 29 	lds	r24, 0x2965
    2630:	90 91 66 29 	lds	r25, 0x2966
    2634:	a0 91 67 29 	lds	r26, 0x2967
    2638:	b0 91 68 29 	lds	r27, 0x2968
    263c:	8b 2f       	mov	r24, r27
    263e:	99 27       	eor	r25, r25
    2640:	aa 27       	eor	r26, r26
    2642:	bb 27       	eor	r27, r27
    2644:	8b 83       	std	Y+3, r24	; 0x03
	}	
	
	if(workStruct.predFormStatus!=label && workStruct.predFormStatus != labelMaster)// && workStruct.predFormStatus != labelMaster)
    2646:	80 91 27 28 	lds	r24, 0x2827
    264a:	90 91 28 28 	lds	r25, 0x2828
    264e:	82 30       	cpi	r24, 0x02	; 2
    2650:	91 05       	cpc	r25, r1
    2652:	51 f1       	breq	.+84     	; 0x26a8 <__vector_47+0x3c4>
    2654:	80 91 27 28 	lds	r24, 0x2827
    2658:	90 91 28 28 	lds	r25, 0x2828
    265c:	86 31       	cpi	r24, 0x16	; 22
    265e:	91 05       	cpc	r25, r1
    2660:	19 f1       	breq	.+70     	; 0x26a8 <__vector_47+0x3c4>
		//workStruct.phaseBuf = workStruct.phaseCodesPtr[ucS];			
		//workStruct.phaseBuf = workStruct.phaseBuf << workStruct.phaseCount;
		//workStruct.phaseCount++;	
		
		//workStruct.predFormStatus содержит инфу о будущем формировании
		workStruct.phaseBuf = *(workStruct.phaseCodesPtr + ucS);	
    2662:	20 91 37 28 	lds	r18, 0x2837
    2666:	30 91 38 28 	lds	r19, 0x2838
    266a:	89 81       	ldd	r24, Y+1	; 0x01
    266c:	88 2f       	mov	r24, r24
    266e:	90 e0       	ldi	r25, 0x00	; 0
    2670:	82 0f       	add	r24, r18
    2672:	93 1f       	adc	r25, r19
    2674:	fc 01       	movw	r30, r24
    2676:	80 81       	ld	r24, Z
    2678:	80 93 39 28 	sts	0x2839, r24
		//сдвинем нужное кол-во раз
		ucShift = workStruct.phaseBuf;
    267c:	80 91 39 28 	lds	r24, 0x2839
    2680:	8b 83       	std	Y+3, r24	; 0x03
		ucShift = ucShift << workStruct.phaseCount;
    2682:	8b 81       	ldd	r24, Y+3	; 0x03
    2684:	88 2f       	mov	r24, r24
    2686:	90 e0       	ldi	r25, 0x00	; 0
    2688:	20 91 3a 28 	lds	r18, 0x283A
    268c:	22 2f       	mov	r18, r18
    268e:	30 e0       	ldi	r19, 0x00	; 0
    2690:	02 2e       	mov	r0, r18
    2692:	02 c0       	rjmp	.+4      	; 0x2698 <__vector_47+0x3b4>
    2694:	88 0f       	add	r24, r24
    2696:	99 1f       	adc	r25, r25
    2698:	0a 94       	dec	r0
    269a:	e2 f7       	brpl	.-8      	; 0x2694 <__vector_47+0x3b0>
    269c:	8b 83       	std	Y+3, r24	; 0x03
		workStruct.phaseCount++;
    269e:	80 91 3a 28 	lds	r24, 0x283A
    26a2:	8f 5f       	subi	r24, 0xFF	; 255
    26a4:	80 93 3a 28 	sts	0x283A, r24
	}else if(system.advForm == AdvancedFOff)
	{
		//ucShift = 0;		
	}
	if(((unsigned char)(ucShift & 0x80)) == 0) 
    26a8:	8b 81       	ldd	r24, Y+3	; 0x03
    26aa:	88 23       	and	r24, r24
    26ac:	5c f0       	brlt	.+22     	; 0x26c4 <__vector_47+0x3e0>
	{
		PORTH.OUTCLR = 0X01;
    26ae:	80 ee       	ldi	r24, 0xE0	; 224
    26b0:	96 e0       	ldi	r25, 0x06	; 6
    26b2:	21 e0       	ldi	r18, 0x01	; 1
    26b4:	fc 01       	movw	r30, r24
    26b6:	26 83       	std	Z+6, r18	; 0x06
		workStruct.piFlag = 0;
    26b8:	80 91 61 28 	lds	r24, 0x2861
    26bc:	8e 7f       	andi	r24, 0xFE	; 254
    26be:	80 93 61 28 	sts	0x2861, r24
    26c2:	0a c0       	rjmp	.+20     	; 0x26d8 <__vector_47+0x3f4>
	}		
	else
	{ 
		PORTH.OUTSET = 0X01;
    26c4:	80 ee       	ldi	r24, 0xE0	; 224
    26c6:	96 e0       	ldi	r25, 0x06	; 6
    26c8:	21 e0       	ldi	r18, 0x01	; 1
    26ca:	fc 01       	movw	r30, r24
    26cc:	25 83       	std	Z+5, r18	; 0x05
		workStruct.piFlag = 1;
    26ce:	80 91 61 28 	lds	r24, 0x2861
    26d2:	81 60       	ori	r24, 0x01	; 1
    26d4:	80 93 61 28 	sts	0x2861, r24
	}		
	PORTH.OUTCLR = 0x40;
    26d8:	80 ee       	ldi	r24, 0xE0	; 224
    26da:	96 e0       	ldi	r25, 0x06	; 6
    26dc:	20 e4       	ldi	r18, 0x40	; 64
    26de:	fc 01       	movw	r30, r24
    26e0:	26 83       	std	Z+6, r18	; 0x06
		//}		
		//break;	
	//}		
	//включим ДМА		
	//DMA_CH0_ON();
}
    26e2:	27 96       	adiw	r28, 0x07	; 7
    26e4:	cd bf       	out	0x3d, r28	; 61
    26e6:	de bf       	out	0x3e, r29	; 62
    26e8:	df 91       	pop	r29
    26ea:	cf 91       	pop	r28
    26ec:	ff 91       	pop	r31
    26ee:	ef 91       	pop	r30
    26f0:	bf 91       	pop	r27
    26f2:	af 91       	pop	r26
    26f4:	9f 91       	pop	r25
    26f6:	8f 91       	pop	r24
    26f8:	7f 91       	pop	r23
    26fa:	6f 91       	pop	r22
    26fc:	5f 91       	pop	r21
    26fe:	4f 91       	pop	r20
    2700:	3f 91       	pop	r19
    2702:	2f 91       	pop	r18
    2704:	0f 90       	pop	r0
    2706:	00 92 3b 00 	sts	0x003B, r0
    270a:	0f 90       	pop	r0
    270c:	00 92 39 00 	sts	0x0039, r0
    2710:	0f 90       	pop	r0
    2712:	00 92 38 00 	sts	0x0038, r0
    2716:	0f 90       	pop	r0
    2718:	0f be       	out	0x3f, r0	; 63
    271a:	0f 90       	pop	r0
    271c:	1f 90       	pop	r1
    271e:	18 95       	reti

00002720 <reset_do_soft_reset>:
{
	RST.STATUS = causes;
}

static inline void reset_do_soft_reset(void)
{
    2720:	cf 93       	push	r28
    2722:	df 93       	push	r29
    2724:	cd b7       	in	r28, 0x3d	; 61
    2726:	de b7       	in	r29, 0x3e	; 62
	ccp_write_io((void *)&RST.CTRL, RST_SWRST_bm);
    2728:	89 e7       	ldi	r24, 0x79	; 121
    272a:	90 e0       	ldi	r25, 0x00	; 0
    272c:	61 e0       	ldi	r22, 0x01	; 1
    272e:	0e 94 07 37 	call	0x6e0e	; 0x6e0e <ccp_write_io>

	while (1) {
		/* Intentionally empty. */
	}
    2732:	ff cf       	rjmp	.-2      	; 0x2732 <reset_do_soft_reset+0x12>

00002734 <SendData>:
#include "All.h"

unsigned char* frame = NULL;

void SendData()
{
    2734:	cf 93       	push	r28
    2736:	df 93       	push	r29
    2738:	0f 92       	push	r0
    273a:	cd b7       	in	r28, 0x3d	; 61
    273c:	de b7       	in	r29, 0x3e	; 62
	if(USARTD0.STATUS &  USART_DREIF_bm)
    273e:	80 ea       	ldi	r24, 0xA0	; 160
    2740:	99 e0       	ldi	r25, 0x09	; 9
    2742:	fc 01       	movw	r30, r24
    2744:	81 81       	ldd	r24, Z+1	; 0x01
    2746:	88 2f       	mov	r24, r24
    2748:	90 e0       	ldi	r25, 0x00	; 0
    274a:	80 72       	andi	r24, 0x20	; 32
    274c:	90 70       	andi	r25, 0x00	; 0
    274e:	00 97       	sbiw	r24, 0x00	; 0
    2750:	01 f1       	breq	.+64     	; 0x2792 <SendData+0x5e>
	{
			if((USARTD0.STATUS & USART_TXCIF_bm)!=0) 
    2752:	80 ea       	ldi	r24, 0xA0	; 160
    2754:	99 e0       	ldi	r25, 0x09	; 9
    2756:	fc 01       	movw	r30, r24
    2758:	81 81       	ldd	r24, Z+1	; 0x01
    275a:	88 2f       	mov	r24, r24
    275c:	90 e0       	ldi	r25, 0x00	; 0
    275e:	80 74       	andi	r24, 0x40	; 64
    2760:	90 70       	andi	r25, 0x00	; 0
    2762:	00 97       	sbiw	r24, 0x00	; 0
    2764:	49 f0       	breq	.+18     	; 0x2778 <SendData+0x44>
			{
				USARTD0.STATUS |= USART_TXCIF_bm;
    2766:	80 ea       	ldi	r24, 0xA0	; 160
    2768:	99 e0       	ldi	r25, 0x09	; 9
    276a:	20 ea       	ldi	r18, 0xA0	; 160
    276c:	39 e0       	ldi	r19, 0x09	; 9
    276e:	f9 01       	movw	r30, r18
    2770:	21 81       	ldd	r18, Z+1	; 0x01
    2772:	20 64       	ori	r18, 0x40	; 64
    2774:	fc 01       	movw	r30, r24
    2776:	21 83       	std	Z+1, r18	; 0x01
			}				
			unsigned char transBuf;
			transBuf = PopByteFromStack(transStack, &transPointer);	
    2778:	86 e6       	ldi	r24, 0x66	; 102
    277a:	98 e2       	ldi	r25, 0x28	; 40
    277c:	2d ef       	ldi	r18, 0xFD	; 253
    277e:	34 e2       	ldi	r19, 0x24	; 36
    2780:	b9 01       	movw	r22, r18
    2782:	0e 94 5f 21 	call	0x42be	; 0x42be <PopByteFromStack>
    2786:	89 83       	std	Y+1, r24	; 0x01
			usart_putchar(&USARTD0, transBuf);					
    2788:	80 ea       	ldi	r24, 0xA0	; 160
    278a:	99 e0       	ldi	r25, 0x09	; 9
    278c:	69 81       	ldd	r22, Y+1	; 0x01
    278e:	0e 94 bf 1d 	call	0x3b7e	; 0x3b7e <usart_putchar>
	}			
}
    2792:	0f 90       	pop	r0
    2794:	df 91       	pop	r29
    2796:	cf 91       	pop	r28
    2798:	08 95       	ret

0000279a <__vector_88>:

ISR(USARTD0_RXC_vect)
{
    279a:	1f 92       	push	r1
    279c:	0f 92       	push	r0
    279e:	0f b6       	in	r0, 0x3f	; 63
    27a0:	0f 92       	push	r0
    27a2:	00 90 38 00 	lds	r0, 0x0038
    27a6:	0f 92       	push	r0
    27a8:	00 90 39 00 	lds	r0, 0x0039
    27ac:	0f 92       	push	r0
    27ae:	00 90 3b 00 	lds	r0, 0x003B
    27b2:	0f 92       	push	r0
    27b4:	11 24       	eor	r1, r1
    27b6:	2f 93       	push	r18
    27b8:	3f 93       	push	r19
    27ba:	4f 93       	push	r20
    27bc:	5f 93       	push	r21
    27be:	6f 93       	push	r22
    27c0:	7f 93       	push	r23
    27c2:	8f 93       	push	r24
    27c4:	9f 93       	push	r25
    27c6:	af 93       	push	r26
    27c8:	bf 93       	push	r27
    27ca:	ef 93       	push	r30
    27cc:	ff 93       	push	r31
    27ce:	cf 93       	push	r28
    27d0:	df 93       	push	r29
    27d2:	0f 92       	push	r0
    27d4:	cd b7       	in	r28, 0x3d	; 61
    27d6:	de b7       	in	r29, 0x3e	; 62
	//примем уж то, что пришло
	unsigned char recbuf = USARTD0.DATA;
    27d8:	80 ea       	ldi	r24, 0xA0	; 160
    27da:	99 e0       	ldi	r25, 0x09	; 9
    27dc:	fc 01       	movw	r30, r24
    27de:	80 81       	ld	r24, Z
    27e0:	89 83       	std	Y+1, r24	; 0x01
	PushByteToStack(recStack, &recPointer, recbuf);
    27e2:	8d e5       	ldi	r24, 0x5D	; 93
    27e4:	97 e2       	ldi	r25, 0x27	; 39
    27e6:	2f e0       	ldi	r18, 0x0F	; 15
    27e8:	35 e2       	ldi	r19, 0x25	; 37
    27ea:	b9 01       	movw	r22, r18
    27ec:	49 81       	ldd	r20, Y+1	; 0x01
    27ee:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
	recTransStatus |= (1<<PARSE_IN_DATA_EN);
    27f2:	80 91 58 27 	lds	r24, 0x2758
    27f6:	90 91 59 27 	lds	r25, 0x2759
    27fa:	84 60       	ori	r24, 0x04	; 4
    27fc:	80 93 58 27 	sts	0x2758, r24
    2800:	90 93 59 27 	sts	0x2759, r25
}
    2804:	0f 90       	pop	r0
    2806:	df 91       	pop	r29
    2808:	cf 91       	pop	r28
    280a:	ff 91       	pop	r31
    280c:	ef 91       	pop	r30
    280e:	bf 91       	pop	r27
    2810:	af 91       	pop	r26
    2812:	9f 91       	pop	r25
    2814:	8f 91       	pop	r24
    2816:	7f 91       	pop	r23
    2818:	6f 91       	pop	r22
    281a:	5f 91       	pop	r21
    281c:	4f 91       	pop	r20
    281e:	3f 91       	pop	r19
    2820:	2f 91       	pop	r18
    2822:	0f 90       	pop	r0
    2824:	00 92 3b 00 	sts	0x003B, r0
    2828:	0f 90       	pop	r0
    282a:	00 92 39 00 	sts	0x0039, r0
    282e:	0f 90       	pop	r0
    2830:	00 92 38 00 	sts	0x0038, r0
    2834:	0f 90       	pop	r0
    2836:	0f be       	out	0x3f, r0	; 63
    2838:	0f 90       	pop	r0
    283a:	1f 90       	pop	r1
    283c:	18 95       	reti

0000283e <__vector_89>:

ISR(USARTD0_DRE_vect)
{
    283e:	1f 92       	push	r1
    2840:	0f 92       	push	r0
    2842:	0f b6       	in	r0, 0x3f	; 63
    2844:	0f 92       	push	r0
    2846:	00 90 38 00 	lds	r0, 0x0038
    284a:	0f 92       	push	r0
    284c:	11 24       	eor	r1, r1
    284e:	8f 93       	push	r24
    2850:	9f 93       	push	r25
    2852:	cf 93       	push	r28
    2854:	df 93       	push	r29
    2856:	0f 92       	push	r0
    2858:	0f 92       	push	r0
    285a:	cd b7       	in	r28, 0x3d	; 61
    285c:	de b7       	in	r29, 0x3e	; 62
	int i;
	i++;
    285e:	89 81       	ldd	r24, Y+1	; 0x01
    2860:	9a 81       	ldd	r25, Y+2	; 0x02
    2862:	01 96       	adiw	r24, 0x01	; 1
    2864:	89 83       	std	Y+1, r24	; 0x01
    2866:	9a 83       	std	Y+2, r25	; 0x02
}
    2868:	0f 90       	pop	r0
    286a:	0f 90       	pop	r0
    286c:	df 91       	pop	r29
    286e:	cf 91       	pop	r28
    2870:	9f 91       	pop	r25
    2872:	8f 91       	pop	r24
    2874:	0f 90       	pop	r0
    2876:	00 92 38 00 	sts	0x0038, r0
    287a:	0f 90       	pop	r0
    287c:	0f be       	out	0x3f, r0	; 63
    287e:	0f 90       	pop	r0
    2880:	1f 90       	pop	r1
    2882:	18 95       	reti

00002884 <GetFrame>:

unsigned char* GetFrame()
{//выделим начало и конец. начало кадра - START_FRAME, конец - END_FRAME
    2884:	cf 93       	push	r28
    2886:	df 93       	push	r29
    2888:	cd b7       	in	r28, 0x3d	; 61
    288a:	de b7       	in	r29, 0x3e	; 62
    288c:	28 97       	sbiw	r28, 0x08	; 8
    288e:	cd bf       	out	0x3d, r28	; 61
    2890:	de bf       	out	0x3e, r29	; 62
 //вернем указатель на начало кадра
	volatile unsigned char* buf = NULL;
    2892:	19 82       	std	Y+1, r1	; 0x01
    2894:	1a 82       	std	Y+2, r1	; 0x02
	//размер копируемой области памяти
	unsigned char memSize = 0;
    2896:	1b 82       	std	Y+3, r1	; 0x03
	//начало индекс начала памяти
	unsigned char ucStart = 0;
    2898:	1e 82       	std	Y+6, r1	; 0x06
	//end_frame найден
	boolean endFrameFound = false;
    289a:	1c 82       	std	Y+4, r1	; 0x04
    289c:	1d 82       	std	Y+5, r1	; 0x05
	//поиск
	for(volatile int i = recPointer; i>=0; i--)
    289e:	80 91 0f 25 	lds	r24, 0x250F
    28a2:	88 2f       	mov	r24, r24
    28a4:	90 e0       	ldi	r25, 0x00	; 0
    28a6:	8f 83       	std	Y+7, r24	; 0x07
    28a8:	98 87       	std	Y+8, r25	; 0x08
    28aa:	44 c0       	rjmp	.+136    	; 0x2934 <GetFrame+0xb0>
	{
		if(recStack[i] == END_FRAME)
    28ac:	8f 81       	ldd	r24, Y+7	; 0x07
    28ae:	98 85       	ldd	r25, Y+8	; 0x08
    28b0:	83 5a       	subi	r24, 0xA3	; 163
    28b2:	98 4d       	sbci	r25, 0xD8	; 216
    28b4:	fc 01       	movw	r30, r24
    28b6:	80 81       	ld	r24, Z
    28b8:	8a 32       	cpi	r24, 0x2A	; 42
    28ba:	41 f4       	brne	.+16     	; 0x28cc <GetFrame+0x48>
		{//нашли конец
			memSize = i;
    28bc:	8f 81       	ldd	r24, Y+7	; 0x07
    28be:	98 85       	ldd	r25, Y+8	; 0x08
    28c0:	8b 83       	std	Y+3, r24	; 0x03
			endFrameFound = true;
    28c2:	81 e0       	ldi	r24, 0x01	; 1
    28c4:	90 e0       	ldi	r25, 0x00	; 0
    28c6:	8c 83       	std	Y+4, r24	; 0x04
    28c8:	9d 83       	std	Y+5, r25	; 0x05
			continue;
    28ca:	2f c0       	rjmp	.+94     	; 0x292a <GetFrame+0xa6>
		}
		if(endFrameFound == true){
    28cc:	8c 81       	ldd	r24, Y+4	; 0x04
    28ce:	9d 81       	ldd	r25, Y+5	; 0x05
    28d0:	81 30       	cpi	r24, 0x01	; 1
    28d2:	91 05       	cpc	r25, r1
    28d4:	51 f5       	brne	.+84     	; 0x292a <GetFrame+0xa6>
			if(recStack[i] == START_FRAME)
    28d6:	8f 81       	ldd	r24, Y+7	; 0x07
    28d8:	98 85       	ldd	r25, Y+8	; 0x08
    28da:	83 5a       	subi	r24, 0xA3	; 163
    28dc:	98 4d       	sbci	r25, 0xD8	; 216
    28de:	fc 01       	movw	r30, r24
    28e0:	80 81       	ld	r24, Z
    28e2:	84 32       	cpi	r24, 0x24	; 36
    28e4:	11 f5       	brne	.+68     	; 0x292a <GetFrame+0xa6>
			{//нашли начало
				memSize -= (i-1);
    28e6:	8f 81       	ldd	r24, Y+7	; 0x07
    28e8:	98 85       	ldd	r25, Y+8	; 0x08
    28ea:	9b 81       	ldd	r25, Y+3	; 0x03
    28ec:	f9 2f       	mov	r31, r25
    28ee:	f8 1b       	sub	r31, r24
    28f0:	8f 2f       	mov	r24, r31
    28f2:	8f 5f       	subi	r24, 0xFF	; 255
    28f4:	8b 83       	std	Y+3, r24	; 0x03
				ucStart = i;
    28f6:	8f 81       	ldd	r24, Y+7	; 0x07
    28f8:	98 85       	ldd	r25, Y+8	; 0x08
    28fa:	8e 83       	std	Y+6, r24	; 0x06
				//выделим
				buf = (unsigned char*)malloc(memSize);
    28fc:	8b 81       	ldd	r24, Y+3	; 0x03
    28fe:	88 2f       	mov	r24, r24
    2900:	90 e0       	ldi	r25, 0x00	; 0
    2902:	0e 94 43 3a 	call	0x7486	; 0x7486 <malloc>
    2906:	89 83       	std	Y+1, r24	; 0x01
    2908:	9a 83       	std	Y+2, r25	; 0x02
				//скопируем
				memcpy((void*)buf, &recStack[ucStart], (size_t)memSize);
    290a:	8e 81       	ldd	r24, Y+6	; 0x06
    290c:	88 2f       	mov	r24, r24
    290e:	90 e0       	ldi	r25, 0x00	; 0
    2910:	ac 01       	movw	r20, r24
    2912:	43 5a       	subi	r20, 0xA3	; 163
    2914:	58 4d       	sbci	r21, 0xD8	; 216
    2916:	8b 81       	ldd	r24, Y+3	; 0x03
    2918:	28 2f       	mov	r18, r24
    291a:	30 e0       	ldi	r19, 0x00	; 0
    291c:	89 81       	ldd	r24, Y+1	; 0x01
    291e:	9a 81       	ldd	r25, Y+2	; 0x02
    2920:	ba 01       	movw	r22, r20
    2922:	a9 01       	movw	r20, r18
    2924:	0e 94 72 3b 	call	0x76e4	; 0x76e4 <memcpy>
				//exit
				break;
    2928:	0a c0       	rjmp	.+20     	; 0x293e <GetFrame+0xba>
	//начало индекс начала памяти
	unsigned char ucStart = 0;
	//end_frame найден
	boolean endFrameFound = false;
	//поиск
	for(volatile int i = recPointer; i>=0; i--)
    292a:	8f 81       	ldd	r24, Y+7	; 0x07
    292c:	98 85       	ldd	r25, Y+8	; 0x08
    292e:	01 97       	sbiw	r24, 0x01	; 1
    2930:	8f 83       	std	Y+7, r24	; 0x07
    2932:	98 87       	std	Y+8, r25	; 0x08
    2934:	8f 81       	ldd	r24, Y+7	; 0x07
    2936:	98 85       	ldd	r25, Y+8	; 0x08
    2938:	99 23       	and	r25, r25
    293a:	0c f0       	brlt	.+2      	; 0x293e <GetFrame+0xba>
    293c:	b7 cf       	rjmp	.-146    	; 0x28ac <GetFrame+0x28>
				//exit
				break;
			}
		}		
	}
	return buf;
    293e:	89 81       	ldd	r24, Y+1	; 0x01
    2940:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2942:	28 96       	adiw	r28, 0x08	; 8
    2944:	cd bf       	out	0x3d, r28	; 61
    2946:	de bf       	out	0x3e, r29	; 62
    2948:	df 91       	pop	r29
    294a:	cf 91       	pop	r28
    294c:	08 95       	ret

0000294e <ExchangeServer>:



void ExchangeServer()
{
    294e:	cf 93       	push	r28
    2950:	df 93       	push	r29
    2952:	cd b7       	in	r28, 0x3d	; 61
    2954:	de b7       	in	r29, 0x3e	; 62
    2956:	2e 97       	sbiw	r28, 0x0e	; 14
    2958:	cd bf       	out	0x3d, r28	; 61
    295a:	de bf       	out	0x3e, r29	; 62
	if(!(recTransStatus & (1<<TRANS_ENABLE))) return;
    295c:	80 91 58 27 	lds	r24, 0x2758
    2960:	90 91 59 27 	lds	r25, 0x2759
    2964:	82 70       	andi	r24, 0x02	; 2
    2966:	90 70       	andi	r25, 0x00	; 0
    2968:	00 97       	sbiw	r24, 0x00	; 0
    296a:	09 f4       	brne	.+2      	; 0x296e <ExchangeServer+0x20>
    296c:	18 c4       	rjmp	.+2096   	; 0x319e <ExchangeServer+0x850>
	if(recTransStatus & (1<<PARSE_IN_DATA_EN))
    296e:	80 91 58 27 	lds	r24, 0x2758
    2972:	90 91 59 27 	lds	r25, 0x2759
    2976:	84 70       	andi	r24, 0x04	; 4
    2978:	90 70       	andi	r25, 0x00	; 0
    297a:	00 97       	sbiw	r24, 0x00	; 0
    297c:	09 f4       	brne	.+2      	; 0x2980 <ExchangeServer+0x32>
    297e:	a0 c2       	rjmp	.+1344   	; 0x2ec0 <ExchangeServer+0x572>
		{
			//парсим то, что пришло
			//unsigned char* frame = NULL;
			if(recPointer != 0) 
    2980:	80 91 0f 25 	lds	r24, 0x250F
    2984:	88 23       	and	r24, r24
    2986:	09 f4       	brne	.+2      	; 0x298a <ExchangeServer+0x3c>
    2988:	91 c2       	rjmp	.+1314   	; 0x2eac <ExchangeServer+0x55e>
			{	//выделим пакет
				//если стэк полон - очистим
				//if(!(recTransStatus & (1<<TRANS_ENABLE))) return;
				if(recPointer == stackSize-1) FlushStack(recStack, &recPointer);
    298a:	80 91 0f 25 	lds	r24, 0x250F
    298e:	8f 37       	cpi	r24, 0x7F	; 127
    2990:	39 f4       	brne	.+14     	; 0x29a0 <ExchangeServer+0x52>
    2992:	8d e5       	ldi	r24, 0x5D	; 93
    2994:	97 e2       	ldi	r25, 0x27	; 39
    2996:	2f e0       	ldi	r18, 0x0F	; 15
    2998:	35 e2       	ldi	r19, 0x25	; 37
    299a:	b9 01       	movw	r22, r18
    299c:	0e 94 d6 18 	call	0x31ac	; 0x31ac <FlushStack>
				//if(!(recTransStatus & (1<<TRANS_ENABLE))) return;
				frame = GetFrame();
    29a0:	0e 94 42 14 	call	0x2884	; 0x2884 <GetFrame>
    29a4:	80 93 f0 23 	sts	0x23F0, r24
    29a8:	90 93 f1 23 	sts	0x23F1, r25
				//проверим
				if(*frame == (unsigned char)START_FRAME) {
    29ac:	80 91 f0 23 	lds	r24, 0x23F0
    29b0:	90 91 f1 23 	lds	r25, 0x23F1
    29b4:	fc 01       	movw	r30, r24
    29b6:	80 81       	ld	r24, Z
    29b8:	84 32       	cpi	r24, 0x24	; 36
    29ba:	09 f0       	breq	.+2      	; 0x29be <ExchangeServer+0x70>
    29bc:	77 c2       	rjmp	.+1262   	; 0x2eac <ExchangeServer+0x55e>
					if(*(frame + 1) == RECIEVE_FRAME)
    29be:	80 91 f0 23 	lds	r24, 0x23F0
    29c2:	90 91 f1 23 	lds	r25, 0x23F1
    29c6:	01 96       	adiw	r24, 0x01	; 1
    29c8:	fc 01       	movw	r30, r24
    29ca:	80 81       	ld	r24, Z
    29cc:	8d 32       	cpi	r24, 0x2D	; 45
    29ce:	09 f0       	breq	.+2      	; 0x29d2 <ExchangeServer+0x84>
    29d0:	1e c2       	rjmp	.+1084   	; 0x2e0e <ExchangeServer+0x4c0>
					{	//действия
						switch(*(frame + 2))
    29d2:	80 91 f0 23 	lds	r24, 0x23F0
    29d6:	90 91 f1 23 	lds	r25, 0x23F1
    29da:	02 96       	adiw	r24, 0x02	; 2
    29dc:	fc 01       	movw	r30, r24
    29de:	80 81       	ld	r24, Z
    29e0:	88 2f       	mov	r24, r24
    29e2:	90 e0       	ldi	r25, 0x00	; 0
    29e4:	86 32       	cpi	r24, 0x26	; 38
    29e6:	91 05       	cpc	r25, r1
    29e8:	09 f4       	brne	.+2      	; 0x29ec <ExchangeServer+0x9e>
    29ea:	54 c2       	rjmp	.+1192   	; 0x2e94 <ExchangeServer+0x546>
    29ec:	87 32       	cpi	r24, 0x27	; 39
    29ee:	91 05       	cpc	r25, r1
    29f0:	64 f4       	brge	.+24     	; 0x2a0a <ExchangeServer+0xbc>
    29f2:	82 32       	cpi	r24, 0x22	; 34
    29f4:	91 05       	cpc	r25, r1
    29f6:	d1 f0       	breq	.+52     	; 0x2a2c <ExchangeServer+0xde>
    29f8:	85 32       	cpi	r24, 0x25	; 37
    29fa:	91 05       	cpc	r25, r1
    29fc:	09 f4       	brne	.+2      	; 0x2a00 <ExchangeServer+0xb2>
    29fe:	74 c1       	rjmp	.+744    	; 0x2ce8 <ExchangeServer+0x39a>
    2a00:	81 32       	cpi	r24, 0x21	; 33
    2a02:	91 05       	cpc	r25, r1
    2a04:	09 f4       	brne	.+2      	; 0x2a08 <ExchangeServer+0xba>
    2a06:	ec c1       	rjmp	.+984    	; 0x2de0 <ExchangeServer+0x492>
    2a08:	4a c2       	rjmp	.+1172   	; 0x2e9e <ExchangeServer+0x550>
    2a0a:	89 32       	cpi	r24, 0x29	; 41
    2a0c:	91 05       	cpc	r25, r1
    2a0e:	09 f4       	brne	.+2      	; 0x2a12 <ExchangeServer+0xc4>
    2a10:	93 c1       	rjmp	.+806    	; 0x2d38 <ExchangeServer+0x3ea>
    2a12:	8a 32       	cpi	r24, 0x2A	; 42
    2a14:	91 05       	cpc	r25, r1
    2a16:	0c f4       	brge	.+2      	; 0x2a1a <ExchangeServer+0xcc>
    2a18:	3f c2       	rjmp	.+1150   	; 0x2e98 <ExchangeServer+0x54a>
    2a1a:	8b 32       	cpi	r24, 0x2B	; 43
    2a1c:	91 05       	cpc	r25, r1
    2a1e:	09 f4       	brne	.+2      	; 0x2a22 <ExchangeServer+0xd4>
    2a20:	92 c1       	rjmp	.+804    	; 0x2d46 <ExchangeServer+0x3f8>
    2a22:	8c 32       	cpi	r24, 0x2C	; 44
    2a24:	91 05       	cpc	r25, r1
    2a26:	09 f4       	brne	.+2      	; 0x2a2a <ExchangeServer+0xdc>
    2a28:	95 c1       	rjmp	.+810    	; 0x2d54 <ExchangeServer+0x406>
    2a2a:	39 c2       	rjmp	.+1138   	; 0x2e9e <ExchangeServer+0x550>
							case (unsigned char)DIAGRAM_STRUCT_FRAME:
							{
								//PMIC.CTRL &= ~PMIC_HILVLEN_bm;
								//пришла диаграмма. положим ее в нужную область памяти
								//memcpy(&diagramStruct, (frame + 3), sizeof(DiagramStruct));
								memcpy(&diagramStruct.modernFormat, (frame+3), 2);
    2a2c:	80 91 f0 23 	lds	r24, 0x23F0
    2a30:	90 91 f1 23 	lds	r25, 0x23F1
    2a34:	03 96       	adiw	r24, 0x03	; 3
    2a36:	fc 01       	movw	r30, r24
    2a38:	80 81       	ld	r24, Z
    2a3a:	91 81       	ldd	r25, Z+1	; 0x01
    2a3c:	80 93 dd 27 	sts	0x27DD, r24
    2a40:	90 93 de 27 	sts	0x27DE, r25
								memcpy(&diagramStruct.sysType, (frame+5), 2);
    2a44:	80 91 f0 23 	lds	r24, 0x23F0
    2a48:	90 91 f1 23 	lds	r25, 0x23F1
    2a4c:	05 96       	adiw	r24, 0x05	; 5
    2a4e:	fc 01       	movw	r30, r24
    2a50:	80 81       	ld	r24, Z
    2a52:	91 81       	ldd	r25, Z+1	; 0x01
    2a54:	80 93 df 27 	sts	0x27DF, r24
    2a58:	90 93 e0 27 	sts	0x27E0, r25
								memcpy(&diagramStruct.sigType, (frame+7), 2);
    2a5c:	80 91 f0 23 	lds	r24, 0x23F0
    2a60:	90 91 f1 23 	lds	r25, 0x23F1
    2a64:	07 96       	adiw	r24, 0x07	; 7
    2a66:	fc 01       	movw	r30, r24
    2a68:	80 81       	ld	r24, Z
    2a6a:	91 81       	ldd	r25, Z+1	; 0x01
    2a6c:	80 93 e1 27 	sts	0x27E1, r24
    2a70:	90 93 e2 27 	sts	0x27E2, r25
								memcpy(&diagramStruct.Tpack, (frame+9), sizeof(unsigned long));
    2a74:	80 91 f0 23 	lds	r24, 0x23F0
    2a78:	90 91 f1 23 	lds	r25, 0x23F1
    2a7c:	09 96       	adiw	r24, 0x09	; 9
    2a7e:	fc 01       	movw	r30, r24
    2a80:	80 81       	ld	r24, Z
    2a82:	91 81       	ldd	r25, Z+1	; 0x01
    2a84:	a2 81       	ldd	r26, Z+2	; 0x02
    2a86:	b3 81       	ldd	r27, Z+3	; 0x03
    2a88:	80 93 e3 27 	sts	0x27E3, r24
    2a8c:	90 93 e4 27 	sts	0x27E4, r25
    2a90:	a0 93 e5 27 	sts	0x27E5, r26
    2a94:	b0 93 e6 27 	sts	0x27E6, r27
								memcpy(&diagramStruct.Tn, (frame+13), sizeof(unsigned long));
    2a98:	80 91 f0 23 	lds	r24, 0x23F0
    2a9c:	90 91 f1 23 	lds	r25, 0x23F1
    2aa0:	0d 96       	adiw	r24, 0x0d	; 13
    2aa2:	fc 01       	movw	r30, r24
    2aa4:	80 81       	ld	r24, Z
    2aa6:	91 81       	ldd	r25, Z+1	; 0x01
    2aa8:	a2 81       	ldd	r26, Z+2	; 0x02
    2aaa:	b3 81       	ldd	r27, Z+3	; 0x03
    2aac:	80 93 ec 27 	sts	0x27EC, r24
    2ab0:	90 93 ed 27 	sts	0x27ED, r25
    2ab4:	a0 93 ee 27 	sts	0x27EE, r26
    2ab8:	b0 93 ef 27 	sts	0x27EF, r27
								memcpy(&diagramStruct.slaveN, (frame+17), sizeof(unsigned char));
    2abc:	80 91 f0 23 	lds	r24, 0x23F0
    2ac0:	90 91 f1 23 	lds	r25, 0x23F1
    2ac4:	41 96       	adiw	r24, 0x11	; 17
    2ac6:	fc 01       	movw	r30, r24
    2ac8:	80 81       	ld	r24, Z
    2aca:	80 93 ef 27 	sts	0x27EF, r24
								memcpy(&diagramStruct.masterSlave1, (frame+19), sizeof(unsigned long)*4);
    2ace:	80 91 f0 23 	lds	r24, 0x23F0
    2ad2:	90 91 f1 23 	lds	r25, 0x23F1
    2ad6:	9c 01       	movw	r18, r24
    2ad8:	2d 5e       	subi	r18, 0xED	; 237
    2ada:	3f 4f       	sbci	r19, 0xFF	; 255
    2adc:	80 ef       	ldi	r24, 0xF0	; 240
    2ade:	97 e2       	ldi	r25, 0x27	; 39
    2ae0:	40 e1       	ldi	r20, 0x10	; 16
    2ae2:	f9 01       	movw	r30, r18
    2ae4:	00 80       	ld	r0, Z
    2ae6:	2f 5f       	subi	r18, 0xFF	; 255
    2ae8:	3f 4f       	sbci	r19, 0xFF	; 255
    2aea:	fc 01       	movw	r30, r24
    2aec:	00 82       	st	Z, r0
    2aee:	01 96       	adiw	r24, 0x01	; 1
    2af0:	41 50       	subi	r20, 0x01	; 1
    2af2:	44 23       	and	r20, r20
    2af4:	b1 f7       	brne	.-20     	; 0x2ae2 <ExchangeServer+0x194>
								memcpy(&diagramStruct.phaseCodeSecLabel, (frame+35), sizeof(unsigned long)+ 2*sizeof(unsigned int));
    2af6:	80 91 f0 23 	lds	r24, 0x23F0
    2afa:	90 91 f1 23 	lds	r25, 0x23F1
    2afe:	9c 01       	movw	r18, r24
    2b00:	2d 5d       	subi	r18, 0xDD	; 221
    2b02:	3f 4f       	sbci	r19, 0xFF	; 255
    2b04:	84 e0       	ldi	r24, 0x04	; 4
    2b06:	98 e2       	ldi	r25, 0x28	; 40
    2b08:	48 e0       	ldi	r20, 0x08	; 8
    2b0a:	f9 01       	movw	r30, r18
    2b0c:	00 80       	ld	r0, Z
    2b0e:	2f 5f       	subi	r18, 0xFF	; 255
    2b10:	3f 4f       	sbci	r19, 0xFF	; 255
    2b12:	fc 01       	movw	r30, r24
    2b14:	00 82       	st	Z, r0
    2b16:	01 96       	adiw	r24, 0x01	; 1
    2b18:	41 50       	subi	r20, 0x01	; 1
    2b1a:	44 23       	and	r20, r20
    2b1c:	b1 f7       	brne	.-20     	; 0x2b0a <ExchangeServer+0x1bc>
								
								//diagramStruct.sigType = Loran;
								
								diagramStruct.n = diagramStructDefaultn;
    2b1e:	88 e0       	ldi	r24, 0x08	; 8
    2b20:	80 93 ee 27 	sts	0x27EE, r24
								diagramStruct.T1n = diagramStructDefaultT1n;
    2b24:	88 ee       	ldi	r24, 0xE8	; 232
    2b26:	93 e0       	ldi	r25, 0x03	; 3
    2b28:	80 93 e8 27 	sts	0x27E8, r24
    2b2c:	90 93 e9 27 	sts	0x27E9, r25
								diagramStruct.Tmas = diagramStructDefaultTmas;
    2b30:	80 eb       	ldi	r24, 0xB0	; 176
    2b32:	94 e0       	ldi	r25, 0x04	; 4
    2b34:	80 93 ea 27 	sts	0x27EA, r24
    2b38:	90 93 eb 27 	sts	0x27EB, r25
								diagramStruct.tau = diagramStructDefaulttau;
    2b3c:	8a e0       	ldi	r24, 0x0A	; 10
    2b3e:	80 93 e7 27 	sts	0x27E7, r24
								
								diagramStruct.phaseCodesRnsv[0] = rns_vCode0;
    2b42:	85 e4       	ldi	r24, 0x45	; 69
    2b44:	9e e1       	ldi	r25, 0x1E	; 30
    2b46:	a5 e8       	ldi	r26, 0x85	; 133
    2b48:	b1 e4       	ldi	r27, 0x41	; 65
    2b4a:	80 93 0c 28 	sts	0x280C, r24
    2b4e:	90 93 0d 28 	sts	0x280D, r25
    2b52:	a0 93 0e 28 	sts	0x280E, r26
    2b56:	b0 93 0f 28 	sts	0x280F, r27
								diagramStruct.phaseCodesRnsv[1] = rns_vCode1;
    2b5a:	84 ec       	ldi	r24, 0xC4	; 196
    2b5c:	91 ea       	ldi	r25, 0xA1	; 161
    2b5e:	af e4       	ldi	r26, 0x4F	; 79
    2b60:	bd e9       	ldi	r27, 0x9D	; 157
    2b62:	80 93 10 28 	sts	0x2810, r24
    2b66:	90 93 11 28 	sts	0x2811, r25
    2b6a:	a0 93 12 28 	sts	0x2812, r26
    2b6e:	b0 93 13 28 	sts	0x2813, r27
								diagramStruct.phaseCodesRnsv[2] = rns_vCode2;
    2b72:	82 ed       	ldi	r24, 0xD2	; 210
    2b74:	98 ed       	ldi	r25, 0xD8	; 216
    2b76:	ab e5       	ldi	r26, 0x5B	; 91
    2b78:	bb e9       	ldi	r27, 0x9B	; 155
    2b7a:	80 93 14 28 	sts	0x2814, r24
    2b7e:	90 93 15 28 	sts	0x2815, r25
    2b82:	a0 93 16 28 	sts	0x2816, r26
    2b86:	b0 93 17 28 	sts	0x2817, r27
								diagramStruct.phaseCodesRnsv[3] = rns_vCode3;
    2b8a:	80 ec       	ldi	r24, 0xC0	; 192
    2b8c:	9f e5       	ldi	r25, 0x5F	; 95
    2b8e:	a5 e6       	ldi	r26, 0x65	; 101
    2b90:	be ee       	ldi	r27, 0xEE	; 238
    2b92:	80 93 18 28 	sts	0x2818, r24
    2b96:	90 93 19 28 	sts	0x2819, r25
    2b9a:	a0 93 1a 28 	sts	0x281A, r26
    2b9e:	b0 93 1b 28 	sts	0x281B, r27
								
								diagramStruct.phaseCodes[0] = phaseCodeMasterADefault;
    2ba2:	8a ec       	ldi	r24, 0xCA	; 202
    2ba4:	80 93 00 28 	sts	0x2800, r24
								diagramStruct.phaseCodes[1] = phaseCodeSlaveADefault;
    2ba8:	89 ef       	ldi	r24, 0xF9	; 249
    2baa:	80 93 01 28 	sts	0x2801, r24
								diagramStruct.phaseCodes[2] = phaseCodeMasterBDefault;
    2bae:	8f e9       	ldi	r24, 0x9F	; 159
    2bb0:	80 93 02 28 	sts	0x2802, r24
								diagramStruct.phaseCodes[3] = phaseCodeSlaveBDefault;
    2bb4:	8c ea       	ldi	r24, 0xAC	; 172
    2bb6:	80 93 03 28 	sts	0x2803, r24
								
								if(diagramStruct.masterSlave1 == 0) diagramStruct.masterSlave1 = 12000;
    2bba:	80 91 f0 27 	lds	r24, 0x27F0
    2bbe:	90 91 f1 27 	lds	r25, 0x27F1
    2bc2:	a0 91 f2 27 	lds	r26, 0x27F2
    2bc6:	b0 91 f3 27 	lds	r27, 0x27F3
    2bca:	00 97       	sbiw	r24, 0x00	; 0
    2bcc:	a1 05       	cpc	r26, r1
    2bce:	b1 05       	cpc	r27, r1
    2bd0:	61 f4       	brne	.+24     	; 0x2bea <ExchangeServer+0x29c>
    2bd2:	80 ee       	ldi	r24, 0xE0	; 224
    2bd4:	9e e2       	ldi	r25, 0x2E	; 46
    2bd6:	a0 e0       	ldi	r26, 0x00	; 0
    2bd8:	b0 e0       	ldi	r27, 0x00	; 0
    2bda:	80 93 f0 27 	sts	0x27F0, r24
    2bde:	90 93 f1 27 	sts	0x27F1, r25
    2be2:	a0 93 f2 27 	sts	0x27F2, r26
    2be6:	b0 93 f3 27 	sts	0x27F3, r27
								if(diagramStruct.masterSlave2 == 0) diagramStruct.masterSlave2 = 24000;
    2bea:	80 91 f4 27 	lds	r24, 0x27F4
    2bee:	90 91 f5 27 	lds	r25, 0x27F5
    2bf2:	a0 91 f6 27 	lds	r26, 0x27F6
    2bf6:	b0 91 f7 27 	lds	r27, 0x27F7
    2bfa:	00 97       	sbiw	r24, 0x00	; 0
    2bfc:	a1 05       	cpc	r26, r1
    2bfe:	b1 05       	cpc	r27, r1
    2c00:	61 f4       	brne	.+24     	; 0x2c1a <ExchangeServer+0x2cc>
    2c02:	80 ec       	ldi	r24, 0xC0	; 192
    2c04:	9d e5       	ldi	r25, 0x5D	; 93
    2c06:	a0 e0       	ldi	r26, 0x00	; 0
    2c08:	b0 e0       	ldi	r27, 0x00	; 0
    2c0a:	80 93 f4 27 	sts	0x27F4, r24
    2c0e:	90 93 f5 27 	sts	0x27F5, r25
    2c12:	a0 93 f6 27 	sts	0x27F6, r26
    2c16:	b0 93 f7 27 	sts	0x27F7, r27
								if(diagramStruct.masterSlave3 == 0) diagramStruct.masterSlave3 = 36000;
    2c1a:	80 91 f8 27 	lds	r24, 0x27F8
    2c1e:	90 91 f9 27 	lds	r25, 0x27F9
    2c22:	a0 91 fa 27 	lds	r26, 0x27FA
    2c26:	b0 91 fb 27 	lds	r27, 0x27FB
    2c2a:	00 97       	sbiw	r24, 0x00	; 0
    2c2c:	a1 05       	cpc	r26, r1
    2c2e:	b1 05       	cpc	r27, r1
    2c30:	61 f4       	brne	.+24     	; 0x2c4a <ExchangeServer+0x2fc>
    2c32:	80 ea       	ldi	r24, 0xA0	; 160
    2c34:	9c e8       	ldi	r25, 0x8C	; 140
    2c36:	a0 e0       	ldi	r26, 0x00	; 0
    2c38:	b0 e0       	ldi	r27, 0x00	; 0
    2c3a:	80 93 f8 27 	sts	0x27F8, r24
    2c3e:	90 93 f9 27 	sts	0x27F9, r25
    2c42:	a0 93 fa 27 	sts	0x27FA, r26
    2c46:	b0 93 fb 27 	sts	0x27FB, r27
								if(diagramStruct.masterSlave4 == 0) diagramStruct.masterSlave4 = 48000;
    2c4a:	80 91 fc 27 	lds	r24, 0x27FC
    2c4e:	90 91 fd 27 	lds	r25, 0x27FD
    2c52:	a0 91 fe 27 	lds	r26, 0x27FE
    2c56:	b0 91 ff 27 	lds	r27, 0x27FF
    2c5a:	00 97       	sbiw	r24, 0x00	; 0
    2c5c:	a1 05       	cpc	r26, r1
    2c5e:	b1 05       	cpc	r27, r1
    2c60:	61 f4       	brne	.+24     	; 0x2c7a <ExchangeServer+0x32c>
    2c62:	80 e8       	ldi	r24, 0x80	; 128
    2c64:	9b eb       	ldi	r25, 0xBB	; 187
    2c66:	a0 e0       	ldi	r26, 0x00	; 0
    2c68:	b0 e0       	ldi	r27, 0x00	; 0
    2c6a:	80 93 fc 27 	sts	0x27FC, r24
    2c6e:	90 93 fd 27 	sts	0x27FD, r25
    2c72:	a0 93 fe 27 	sts	0x27FE, r26
    2c76:	b0 93 ff 27 	sts	0x27FF, r27
								
								//сохраним в eeprom
								unsigned char* ptr = (unsigned char*)&diagramStruct;
    2c7a:	8d ed       	ldi	r24, 0xDD	; 221
    2c7c:	97 e2       	ldi	r25, 0x27	; 39
    2c7e:	89 83       	std	Y+1, r24	; 0x01
    2c80:	9a 83       	std	Y+2, r25	; 0x02
								unsigned int crc;
								eeprom_write_block(ptr, (void*)DIAGRAM_STRUCT_EEPROM_ADDRESS, sizeof(DiagramStruct));	
    2c82:	89 81       	ldd	r24, Y+1	; 0x01
    2c84:	9a 81       	ldd	r25, Y+2	; 0x02
    2c86:	65 e0       	ldi	r22, 0x05	; 5
    2c88:	70 e0       	ldi	r23, 0x00	; 0
    2c8a:	4f e3       	ldi	r20, 0x3F	; 63
    2c8c:	50 e0       	ldi	r21, 0x00	; 0
    2c8e:	0e 94 87 3b 	call	0x770e	; 0x770e <__eewr_block_x128a1u>
								eeprom_busy_wait();
    2c92:	8f ec       	ldi	r24, 0xCF	; 207
    2c94:	91 e0       	ldi	r25, 0x01	; 1
    2c96:	fc 01       	movw	r30, r24
    2c98:	80 81       	ld	r24, Z
    2c9a:	88 23       	and	r24, r24
    2c9c:	d4 f3       	brlt	.-12     	; 0x2c92 <ExchangeServer+0x344>
								crc = GetCRC(&diagramStruct, sizeof(DiagramStruct));
    2c9e:	8d ed       	ldi	r24, 0xDD	; 221
    2ca0:	97 e2       	ldi	r25, 0x27	; 39
    2ca2:	6f e3       	ldi	r22, 0x3F	; 63
    2ca4:	0e 94 d2 21 	call	0x43a4	; 0x43a4 <GetCRC>
    2ca8:	8b 87       	std	Y+11, r24	; 0x0b
    2caa:	9c 87       	std	Y+12, r25	; 0x0c
								ptr = (unsigned char*)&crc;
    2cac:	ce 01       	movw	r24, r28
    2cae:	0b 96       	adiw	r24, 0x0b	; 11
    2cb0:	89 83       	std	Y+1, r24	; 0x01
    2cb2:	9a 83       	std	Y+2, r25	; 0x02
								eeprom_write_block(ptr, (void*)DIAGRAM_STRUCT_EEPROM_CRC, sizeof(unsigned int));
    2cb4:	89 81       	ldd	r24, Y+1	; 0x01
    2cb6:	9a 81       	ldd	r25, Y+2	; 0x02
    2cb8:	66 e4       	ldi	r22, 0x46	; 70
    2cba:	70 e0       	ldi	r23, 0x00	; 0
    2cbc:	42 e0       	ldi	r20, 0x02	; 2
    2cbe:	50 e0       	ldi	r21, 0x00	; 0
    2cc0:	0e 94 87 3b 	call	0x770e	; 0x770e <__eewr_block_x128a1u>
								eeprom_busy_wait();
    2cc4:	8f ec       	ldi	r24, 0xCF	; 207
    2cc6:	91 e0       	ldi	r25, 0x01	; 1
    2cc8:	fc 01       	movw	r30, r24
    2cca:	80 81       	ld	r24, Z
    2ccc:	88 23       	and	r24, r24
    2cce:	d4 f3       	brlt	.-12     	; 0x2cc4 <ExchangeServer+0x376>
								recTransStatus &= ~(1 << DIAGRAM_STRUCT_REQUEST);
    2cd0:	80 91 58 27 	lds	r24, 0x2758
    2cd4:	90 91 59 27 	lds	r25, 0x2759
    2cd8:	8f 7d       	andi	r24, 0xDF	; 223
    2cda:	80 93 58 27 	sts	0x2758, r24
    2cde:	90 93 59 27 	sts	0x2759, r25
								//перезапуск
							
									reset_do_soft_reset();			
    2ce2:	0e 94 90 13 	call	0x2720	; 0x2720 <reset_do_soft_reset>
								
								
								break;
    2ce6:	db c0       	rjmp	.+438    	; 0x2e9e <ExchangeServer+0x550>
							}	
							case (unsigned char)SYSTEM_CHANGE_FRAME:
							{
								//проверим формируется ли диаграмма
								if((SREG & CPU_I_bm) == 0)
    2ce8:	8f e3       	ldi	r24, 0x3F	; 63
    2cea:	90 e0       	ldi	r25, 0x00	; 0
    2cec:	fc 01       	movw	r30, r24
    2cee:	80 81       	ld	r24, Z
    2cf0:	88 23       	and	r24, r24
    2cf2:	0c f4       	brge	.+2      	; 0x2cf6 <ExchangeServer+0x3a8>
    2cf4:	d3 c0       	rjmp	.+422    	; 0x2e9c <ExchangeServer+0x54e>
								{//сменим тип системы
									if(*(frame + 3) == Rns_e || *(frame + 3) == Rns_v)
    2cf6:	80 91 f0 23 	lds	r24, 0x23F0
    2cfa:	90 91 f1 23 	lds	r25, 0x23F1
    2cfe:	03 96       	adiw	r24, 0x03	; 3
    2d00:	fc 01       	movw	r30, r24
    2d02:	80 81       	ld	r24, Z
    2d04:	88 23       	and	r24, r24
    2d06:	51 f0       	breq	.+20     	; 0x2d1c <ExchangeServer+0x3ce>
    2d08:	80 91 f0 23 	lds	r24, 0x23F0
    2d0c:	90 91 f1 23 	lds	r25, 0x23F1
    2d10:	03 96       	adiw	r24, 0x03	; 3
    2d12:	fc 01       	movw	r30, r24
    2d14:	80 81       	ld	r24, Z
    2d16:	81 30       	cpi	r24, 0x01	; 1
    2d18:	09 f0       	breq	.+2      	; 0x2d1c <ExchangeServer+0x3ce>
    2d1a:	c0 c0       	rjmp	.+384    	; 0x2e9c <ExchangeServer+0x54e>
									{
										system.sysType = *(frame + 3);
    2d1c:	80 91 f0 23 	lds	r24, 0x23F0
    2d20:	90 91 f1 23 	lds	r25, 0x23F1
    2d24:	03 96       	adiw	r24, 0x03	; 3
    2d26:	fc 01       	movw	r30, r24
    2d28:	80 81       	ld	r24, Z
    2d2a:	88 2f       	mov	r24, r24
    2d2c:	90 e0       	ldi	r25, 0x00	; 0
    2d2e:	80 93 02 25 	sts	0x2502, r24
    2d32:	90 93 03 25 	sts	0x2503, r25
									}
									}						
									break;						 
    2d36:	b2 c0       	rjmp	.+356    	; 0x2e9c <ExchangeServer+0x54e>
							case (unsigned char)SHIFT_DIAG_RIGHT_FRAME:
							{
								//unsigned int msToShift = *(frame+3);
								//msToShift |= (*(frame+4) << 8);
								//workStruct.msToShift = msToShift;
								ShiftDiagram(50000);
    2d38:	60 e5       	ldi	r22, 0x50	; 80
    2d3a:	73 ec       	ldi	r23, 0xC3	; 195
    2d3c:	80 e0       	ldi	r24, 0x00	; 0
    2d3e:	90 e0       	ldi	r25, 0x00	; 0
    2d40:	0e 94 86 2f 	call	0x5f0c	; 0x5f0c <ShiftDiagram>
								break;
    2d44:	ac c0       	rjmp	.+344    	; 0x2e9e <ExchangeServer+0x550>
							case (unsigned char)SHIFT_DIAG_LEFT_FRAME:
							{
								//unsigned int msToShift = *(frame+3);
								//msToShift |= (*(frame+4) << 8);
								//workStruct.msToShift = msToShift;
								ShiftDiagram(-1);
    2d46:	6f ef       	ldi	r22, 0xFF	; 255
    2d48:	7f ef       	ldi	r23, 0xFF	; 255
    2d4a:	cb 01       	movw	r24, r22
    2d4c:	0e 94 86 2f 	call	0x5f0c	; 0x5f0c <ShiftDiagram>
								break;
    2d50:	00 00       	nop
    2d52:	a5 c0       	rjmp	.+330    	; 0x2e9e <ExchangeServer+0x550>
							}	
							case (unsigned char)SERVICE_STRUCT_FRAME:
							{
								memcpy(&serviceStruct, (frame + 3), sizeof(ServiceStruct));
    2d54:	80 91 f0 23 	lds	r24, 0x23F0
    2d58:	90 91 f1 23 	lds	r25, 0x23F1
    2d5c:	03 96       	adiw	r24, 0x03	; 3
    2d5e:	fc 01       	movw	r30, r24
    2d60:	80 81       	ld	r24, Z
    2d62:	91 81       	ldd	r25, Z+1	; 0x01
    2d64:	80 93 10 25 	sts	0x2510, r24
    2d68:	90 93 11 25 	sts	0x2511, r25
								ScanCalibrPins(serviceStruct.dacVal);
    2d6c:	80 91 10 25 	lds	r24, 0x2510
    2d70:	90 91 11 25 	lds	r25, 0x2511
    2d74:	0e 94 2f 28 	call	0x505e	; 0x505e <ScanCalibrPins>
								unsigned char* ptr = (unsigned char*)&serviceStruct;
    2d78:	80 e1       	ldi	r24, 0x10	; 16
    2d7a:	95 e2       	ldi	r25, 0x25	; 37
    2d7c:	8b 83       	std	Y+3, r24	; 0x03
    2d7e:	9c 83       	std	Y+4, r25	; 0x04
								//сохраним в епром
								eeprom_write_block(ptr, (void*)SERVICE_STRUCT_EEPROM_ADDRESS, sizeof(ServiceStruct));
    2d80:	8b 81       	ldd	r24, Y+3	; 0x03
    2d82:	9c 81       	ldd	r25, Y+4	; 0x04
    2d84:	6e e4       	ldi	r22, 0x4E	; 78
    2d86:	70 e0       	ldi	r23, 0x00	; 0
    2d88:	42 e0       	ldi	r20, 0x02	; 2
    2d8a:	50 e0       	ldi	r21, 0x00	; 0
    2d8c:	0e 94 87 3b 	call	0x770e	; 0x770e <__eewr_block_x128a1u>
								eeprom_busy_wait();
    2d90:	8f ec       	ldi	r24, 0xCF	; 207
    2d92:	91 e0       	ldi	r25, 0x01	; 1
    2d94:	fc 01       	movw	r30, r24
    2d96:	80 81       	ld	r24, Z
    2d98:	88 23       	and	r24, r24
    2d9a:	d4 f3       	brlt	.-12     	; 0x2d90 <ExchangeServer+0x442>
								unsigned int crc = GetCRC(&serviceStruct, sizeof(ServiceStruct));
    2d9c:	80 e1       	ldi	r24, 0x10	; 16
    2d9e:	95 e2       	ldi	r25, 0x25	; 37
    2da0:	62 e0       	ldi	r22, 0x02	; 2
    2da2:	0e 94 d2 21 	call	0x43a4	; 0x43a4 <GetCRC>
    2da6:	8d 87       	std	Y+13, r24	; 0x0d
    2da8:	9e 87       	std	Y+14, r25	; 0x0e
								ptr = (unsigned char*)&crc;
    2daa:	ce 01       	movw	r24, r28
    2dac:	0d 96       	adiw	r24, 0x0d	; 13
    2dae:	8b 83       	std	Y+3, r24	; 0x03
    2db0:	9c 83       	std	Y+4, r25	; 0x04
								eeprom_write_block(ptr, (void*)SERVICE_STRUCT_EEPROM_CRC, sizeof(unsigned int)); 
    2db2:	8b 81       	ldd	r24, Y+3	; 0x03
    2db4:	9c 81       	ldd	r25, Y+4	; 0x04
    2db6:	62 e5       	ldi	r22, 0x52	; 82
    2db8:	70 e0       	ldi	r23, 0x00	; 0
    2dba:	42 e0       	ldi	r20, 0x02	; 2
    2dbc:	50 e0       	ldi	r21, 0x00	; 0
    2dbe:	0e 94 87 3b 	call	0x770e	; 0x770e <__eewr_block_x128a1u>
								eeprom_busy_wait();
    2dc2:	8f ec       	ldi	r24, 0xCF	; 207
    2dc4:	91 e0       	ldi	r25, 0x01	; 1
    2dc6:	fc 01       	movw	r30, r24
    2dc8:	80 81       	ld	r24, Z
    2dca:	88 23       	and	r24, r24
    2dcc:	d4 f3       	brlt	.-12     	; 0x2dc2 <ExchangeServer+0x474>
								recTransStatus &= ~(1 << SERVICE_STRUCT_REQUEST);
    2dce:	80 91 58 27 	lds	r24, 0x2758
    2dd2:	90 91 59 27 	lds	r25, 0x2759
    2dd6:	9d 7f       	andi	r25, 0xFD	; 253
    2dd8:	80 93 58 27 	sts	0x2758, r24
    2ddc:	90 93 59 27 	sts	0x2759, r25
								}
								
							}			
							case (unsigned char)TIME_FRAME:
							{
								memcpy(&dateStruct.year, frame+3, sizeof(DateStruct));
    2de0:	80 91 f0 23 	lds	r24, 0x23F0
    2de4:	90 91 f1 23 	lds	r25, 0x23F1
    2de8:	9c 01       	movw	r18, r24
    2dea:	2d 5f       	subi	r18, 0xFD	; 253
    2dec:	3f 4f       	sbci	r19, 0xFF	; 255
    2dee:	86 e1       	ldi	r24, 0x16	; 22
    2df0:	99 e2       	ldi	r25, 0x29	; 41
    2df2:	4a e0       	ldi	r20, 0x0A	; 10
    2df4:	f9 01       	movw	r30, r18
    2df6:	00 80       	ld	r0, Z
    2df8:	2f 5f       	subi	r18, 0xFF	; 255
    2dfa:	3f 4f       	sbci	r19, 0xFF	; 255
    2dfc:	fc 01       	movw	r30, r24
    2dfe:	00 82       	st	Z, r0
    2e00:	01 96       	adiw	r24, 0x01	; 1
    2e02:	41 50       	subi	r20, 0x01	; 1
    2e04:	44 23       	and	r20, r20
    2e06:	b1 f7       	brne	.-20     	; 0x2df4 <ExchangeServer+0x4a6>
								//перезапуск
								reset_do_soft_reset();
    2e08:	0e 94 90 13 	call	0x2720	; 0x2720 <reset_do_soft_reset>
    2e0c:	48 c0       	rjmp	.+144    	; 0x2e9e <ExchangeServer+0x550>
							}																					
						 }																						
						}
						else if(*(frame + 1) == (unsigned char)REQUEST_FRAME)
    2e0e:	80 91 f0 23 	lds	r24, 0x23F0
    2e12:	90 91 f1 23 	lds	r25, 0x23F1
    2e16:	01 96       	adiw	r24, 0x01	; 1
    2e18:	fc 01       	movw	r30, r24
    2e1a:	80 81       	ld	r24, Z
    2e1c:	8c 32       	cpi	r24, 0x2C	; 44
    2e1e:	09 f0       	breq	.+2      	; 0x2e22 <ExchangeServer+0x4d4>
    2e20:	3e c0       	rjmp	.+124    	; 0x2e9e <ExchangeServer+0x550>
						{//запросы с компа
							if(*(frame + 2) == (unsigned char)VERSION_FRAME){
    2e22:	80 91 f0 23 	lds	r24, 0x23F0
    2e26:	90 91 f1 23 	lds	r25, 0x23F1
    2e2a:	02 96       	adiw	r24, 0x02	; 2
    2e2c:	fc 01       	movw	r30, r24
    2e2e:	80 81       	ld	r24, Z
    2e30:	88 32       	cpi	r24, 0x28	; 40
    2e32:	51 f4       	brne	.+20     	; 0x2e48 <ExchangeServer+0x4fa>
								recTransStatus |= (1 << VERSION_TO_TRANS);
    2e34:	80 91 58 27 	lds	r24, 0x2758
    2e38:	90 91 59 27 	lds	r25, 0x2759
    2e3c:	80 68       	ori	r24, 0x80	; 128
    2e3e:	80 93 58 27 	sts	0x2758, r24
    2e42:	90 93 59 27 	sts	0x2759, r25
    2e46:	2b c0       	rjmp	.+86     	; 0x2e9e <ExchangeServer+0x550>
							}				
							else if(*(frame + 2) == (unsigned char)DIAGRAM_STRUCT_FRAME){
    2e48:	80 91 f0 23 	lds	r24, 0x23F0
    2e4c:	90 91 f1 23 	lds	r25, 0x23F1
    2e50:	02 96       	adiw	r24, 0x02	; 2
    2e52:	fc 01       	movw	r30, r24
    2e54:	80 81       	ld	r24, Z
    2e56:	82 32       	cpi	r24, 0x22	; 34
    2e58:	51 f4       	brne	.+20     	; 0x2e6e <ExchangeServer+0x520>
								recTransStatus |= (1 <<DIAGRAM_STRUCT_READY_TO_TRANS);
    2e5a:	80 91 58 27 	lds	r24, 0x2758
    2e5e:	90 91 59 27 	lds	r25, 0x2759
    2e62:	80 61       	ori	r24, 0x10	; 16
    2e64:	80 93 58 27 	sts	0x2758, r24
    2e68:	90 93 59 27 	sts	0x2759, r25
    2e6c:	18 c0       	rjmp	.+48     	; 0x2e9e <ExchangeServer+0x550>
							}
							else if(*(frame + 2) == (unsigned char)SERVICE_STRUCT_FRAME){
    2e6e:	80 91 f0 23 	lds	r24, 0x23F0
    2e72:	90 91 f1 23 	lds	r25, 0x23F1
    2e76:	02 96       	adiw	r24, 0x02	; 2
    2e78:	fc 01       	movw	r30, r24
    2e7a:	80 81       	ld	r24, Z
    2e7c:	8c 32       	cpi	r24, 0x2C	; 44
    2e7e:	79 f4       	brne	.+30     	; 0x2e9e <ExchangeServer+0x550>
								recTransStatus |= (1 <<SERVICE_DIAG_TO_TRANS);
    2e80:	80 91 58 27 	lds	r24, 0x2758
    2e84:	90 91 59 27 	lds	r25, 0x2759
    2e88:	91 60       	ori	r25, 0x01	; 1
    2e8a:	80 93 58 27 	sts	0x2758, r24
    2e8e:	90 93 59 27 	sts	0x2759, r25
    2e92:	05 c0       	rjmp	.+10     	; 0x2e9e <ExchangeServer+0x550>
									break;						 
							}
							case (unsigned char)STOP_DIAGRAM_FRAME:
							{
								//PMIC.CTRL &= ~PMIC_HILVLEN_bm;
								break;
    2e94:	00 00       	nop
    2e96:	03 c0       	rjmp	.+6      	; 0x2e9e <ExchangeServer+0x550>
							}	
							case (unsigned char)START_DIAGRAM_FRAME:
							{
								//PMIC.CTRL = PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm;
								break;
    2e98:	00 00       	nop
    2e9a:	01 c0       	rjmp	.+2      	; 0x2e9e <ExchangeServer+0x550>
									if(*(frame + 3) == Rns_e || *(frame + 3) == Rns_v)
									{
										system.sysType = *(frame + 3);
									}
									}						
									break;						 
    2e9c:	00 00       	nop
							}
							else if(*(frame + 2) == (unsigned char)SERVICE_STRUCT_FRAME){
								recTransStatus |= (1 <<SERVICE_DIAG_TO_TRANS);
							}
						}
						FlushStack(recStack, &recPointer);
    2e9e:	8d e5       	ldi	r24, 0x5D	; 93
    2ea0:	97 e2       	ldi	r25, 0x27	; 39
    2ea2:	2f e0       	ldi	r18, 0x0F	; 15
    2ea4:	35 e2       	ldi	r19, 0x25	; 37
    2ea6:	b9 01       	movw	r22, r18
    2ea8:	0e 94 d6 18 	call	0x31ac	; 0x31ac <FlushStack>
				}						
			}			
			//запрет проверки приемного буфера
			recTransStatus &= ~(1<<PARSE_IN_DATA_EN);
    2eac:	80 91 58 27 	lds	r24, 0x2758
    2eb0:	90 91 59 27 	lds	r25, 0x2759
    2eb4:	8b 7f       	andi	r24, 0xFB	; 251
    2eb6:	80 93 58 27 	sts	0x2758, r24
    2eba:	90 93 59 27 	sts	0x2759, r25
    2ebe:	70 c1       	rjmp	.+736    	; 0x31a0 <ExchangeServer+0x852>
		}
	else 
		{//отправка
			if(recTransStatus & (1<<TRANS_ENABLE))
    2ec0:	80 91 58 27 	lds	r24, 0x2758
    2ec4:	90 91 59 27 	lds	r25, 0x2759
    2ec8:	82 70       	andi	r24, 0x02	; 2
    2eca:	90 70       	andi	r25, 0x00	; 0
    2ecc:	00 97       	sbiw	r24, 0x00	; 0
    2ece:	09 f4       	brne	.+2      	; 0x2ed2 <ExchangeServer+0x584>
    2ed0:	67 c1       	rjmp	.+718    	; 0x31a0 <ExchangeServer+0x852>
			{
						//старт фрейм
						PushByteToStack(transStack, &transPointer, START_FRAME);
    2ed2:	86 e6       	ldi	r24, 0x66	; 102
    2ed4:	98 e2       	ldi	r25, 0x28	; 40
    2ed6:	2d ef       	ldi	r18, 0xFD	; 253
    2ed8:	34 e2       	ldi	r19, 0x24	; 36
    2eda:	b9 01       	movw	r22, r18
    2edc:	44 e2       	ldi	r20, 0x24	; 36
    2ede:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
						//можно передавать. проверим, что передавать
						if(recTransStatus & (1<<TIME_READY_TO_TRANS))
    2ee2:	80 91 58 27 	lds	r24, 0x2758
    2ee6:	90 91 59 27 	lds	r25, 0x2759
    2eea:	88 70       	andi	r24, 0x08	; 8
    2eec:	90 70       	andi	r25, 0x00	; 0
    2eee:	00 97       	sbiw	r24, 0x00	; 0
    2ef0:	91 f1       	breq	.+100    	; 0x2f56 <ExchangeServer+0x608>
						{//передаем время. запихнем в стек для передачи
						 //проверим, место-то в стэке есть вообще?
						 if(CheckForStack(transPointer, sizeof(dateStruct)) == true)
    2ef2:	80 91 fd 24 	lds	r24, 0x24FD
    2ef6:	6a e0       	ldi	r22, 0x0A	; 10
    2ef8:	0e 94 01 19 	call	0x3202	; 0x3202 <CheckForStack>
    2efc:	81 30       	cpi	r24, 0x01	; 1
    2efe:	91 05       	cpc	r25, r1
    2f00:	09 f0       	breq	.+2      	; 0x2f04 <ExchangeServer+0x5b6>
    2f02:	2b c1       	rjmp	.+598    	; 0x315a <ExchangeServer+0x80c>
						 {//место есть. запихиваем
							 unsigned char *pSend = (unsigned char*)&dateStruct;
    2f04:	84 e1       	ldi	r24, 0x14	; 20
    2f06:	99 e2       	ldi	r25, 0x29	; 41
    2f08:	8d 83       	std	Y+5, r24	; 0x05
    2f0a:	9e 83       	std	Y+6, r25	; 0x06
							 PushByteToStack(transStack, &transPointer, SEND_FRAME);	
    2f0c:	86 e6       	ldi	r24, 0x66	; 102
    2f0e:	98 e2       	ldi	r25, 0x28	; 40
    2f10:	2d ef       	ldi	r18, 0xFD	; 253
    2f12:	34 e2       	ldi	r19, 0x24	; 36
    2f14:	b9 01       	movw	r22, r18
    2f16:	4b e2       	ldi	r20, 0x2B	; 43
    2f18:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							 PushByteToStack(transStack, &transPointer, TIME_FRAME);	
    2f1c:	86 e6       	ldi	r24, 0x66	; 102
    2f1e:	98 e2       	ldi	r25, 0x28	; 40
    2f20:	2d ef       	ldi	r18, 0xFD	; 253
    2f22:	34 e2       	ldi	r19, 0x24	; 36
    2f24:	b9 01       	movw	r22, r18
    2f26:	41 e2       	ldi	r20, 0x21	; 33
    2f28:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							 //данные
							 PushFrameToStack(transStack, &transPointer, pSend, sizeof(dateStruct))	;		 				 
    2f2c:	86 e6       	ldi	r24, 0x66	; 102
    2f2e:	98 e2       	ldi	r25, 0x28	; 40
    2f30:	4d ef       	ldi	r20, 0xFD	; 253
    2f32:	54 e2       	ldi	r21, 0x24	; 36
    2f34:	2d 81       	ldd	r18, Y+5	; 0x05
    2f36:	3e 81       	ldd	r19, Y+6	; 0x06
    2f38:	ba 01       	movw	r22, r20
    2f3a:	a9 01       	movw	r20, r18
    2f3c:	2a e0       	ldi	r18, 0x0A	; 10
    2f3e:	0e 94 20 19 	call	0x3240	; 0x3240 <PushFrameToStack>
							 //опустим флаг
							 recTransStatus &= ~(1<<TIME_READY_TO_TRANS);
    2f42:	80 91 58 27 	lds	r24, 0x2758
    2f46:	90 91 59 27 	lds	r25, 0x2759
    2f4a:	87 7f       	andi	r24, 0xF7	; 247
    2f4c:	80 93 58 27 	sts	0x2758, r24
    2f50:	90 93 59 27 	sts	0x2759, r25
    2f54:	02 c1       	rjmp	.+516    	; 0x315a <ExchangeServer+0x80c>
						 }
						}
						else if(recTransStatus & (1<<DIAGRAM_STRUCT_READY_TO_TRANS))
    2f56:	80 91 58 27 	lds	r24, 0x2758
    2f5a:	90 91 59 27 	lds	r25, 0x2759
    2f5e:	80 71       	andi	r24, 0x10	; 16
    2f60:	90 70       	andi	r25, 0x00	; 0
    2f62:	00 97       	sbiw	r24, 0x00	; 0
    2f64:	91 f1       	breq	.+100    	; 0x2fca <ExchangeServer+0x67c>
						{//передадим диаграмму формирования
							if(CheckForStack(transPointer, sizeof(DiagramStruct)) == true)
    2f66:	80 91 fd 24 	lds	r24, 0x24FD
    2f6a:	6f e3       	ldi	r22, 0x3F	; 63
    2f6c:	0e 94 01 19 	call	0x3202	; 0x3202 <CheckForStack>
    2f70:	81 30       	cpi	r24, 0x01	; 1
    2f72:	91 05       	cpc	r25, r1
    2f74:	09 f0       	breq	.+2      	; 0x2f78 <ExchangeServer+0x62a>
    2f76:	f1 c0       	rjmp	.+482    	; 0x315a <ExchangeServer+0x80c>
							{//место есть.запихиваем
								unsigned char* pSend = (unsigned char*)&diagramStruct;
    2f78:	8d ed       	ldi	r24, 0xDD	; 221
    2f7a:	97 e2       	ldi	r25, 0x27	; 39
    2f7c:	8f 83       	std	Y+7, r24	; 0x07
    2f7e:	98 87       	std	Y+8, r25	; 0x08
								PushByteToStack(transStack, &transPointer, SEND_FRAME);								
    2f80:	86 e6       	ldi	r24, 0x66	; 102
    2f82:	98 e2       	ldi	r25, 0x28	; 40
    2f84:	2d ef       	ldi	r18, 0xFD	; 253
    2f86:	34 e2       	ldi	r19, 0x24	; 36
    2f88:	b9 01       	movw	r22, r18
    2f8a:	4b e2       	ldi	r20, 0x2B	; 43
    2f8c:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
								PushByteToStack(transStack, &transPointer, DIAGRAM_STRUCT_FRAME);
    2f90:	86 e6       	ldi	r24, 0x66	; 102
    2f92:	98 e2       	ldi	r25, 0x28	; 40
    2f94:	2d ef       	ldi	r18, 0xFD	; 253
    2f96:	34 e2       	ldi	r19, 0x24	; 36
    2f98:	b9 01       	movw	r22, r18
    2f9a:	42 e2       	ldi	r20, 0x22	; 34
    2f9c:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
								//данные
								PushFrameToStack(transStack, &transPointer, pSend, sizeof(DiagramStruct));
    2fa0:	86 e6       	ldi	r24, 0x66	; 102
    2fa2:	98 e2       	ldi	r25, 0x28	; 40
    2fa4:	4d ef       	ldi	r20, 0xFD	; 253
    2fa6:	54 e2       	ldi	r21, 0x24	; 36
    2fa8:	2f 81       	ldd	r18, Y+7	; 0x07
    2faa:	38 85       	ldd	r19, Y+8	; 0x08
    2fac:	ba 01       	movw	r22, r20
    2fae:	a9 01       	movw	r20, r18
    2fb0:	2f e3       	ldi	r18, 0x3F	; 63
    2fb2:	0e 94 20 19 	call	0x3240	; 0x3240 <PushFrameToStack>
								//опустим флах
								recTransStatus &= ~(1<<DIAGRAM_STRUCT_READY_TO_TRANS);
    2fb6:	80 91 58 27 	lds	r24, 0x2758
    2fba:	90 91 59 27 	lds	r25, 0x2759
    2fbe:	8f 7e       	andi	r24, 0xEF	; 239
    2fc0:	80 93 58 27 	sts	0x2758, r24
    2fc4:	90 93 59 27 	sts	0x2759, r25
    2fc8:	c8 c0       	rjmp	.+400    	; 0x315a <ExchangeServer+0x80c>
							}
						}
						else if(recTransStatus & (1<<DIAGRAM_STRUCT_REQUEST))
    2fca:	80 91 58 27 	lds	r24, 0x2758
    2fce:	90 91 59 27 	lds	r25, 0x2759
    2fd2:	80 72       	andi	r24, 0x20	; 32
    2fd4:	90 70       	andi	r25, 0x00	; 0
    2fd6:	00 97       	sbiw	r24, 0x00	; 0
    2fd8:	d1 f0       	breq	.+52     	; 0x300e <ExchangeServer+0x6c0>
						{//запрос данных диаграммы
							if(CheckForStack(transPointer,sizeof(unsigned char)) == true)
    2fda:	80 91 fd 24 	lds	r24, 0x24FD
    2fde:	61 e0       	ldi	r22, 0x01	; 1
    2fe0:	0e 94 01 19 	call	0x3202	; 0x3202 <CheckForStack>
    2fe4:	81 30       	cpi	r24, 0x01	; 1
    2fe6:	91 05       	cpc	r25, r1
    2fe8:	09 f0       	breq	.+2      	; 0x2fec <ExchangeServer+0x69e>
    2fea:	b7 c0       	rjmp	.+366    	; 0x315a <ExchangeServer+0x80c>
							{
								PushByteToStack(transStack, &transPointer, REQUEST_FRAME);
    2fec:	86 e6       	ldi	r24, 0x66	; 102
    2fee:	98 e2       	ldi	r25, 0x28	; 40
    2ff0:	2d ef       	ldi	r18, 0xFD	; 253
    2ff2:	34 e2       	ldi	r19, 0x24	; 36
    2ff4:	b9 01       	movw	r22, r18
    2ff6:	4c e2       	ldi	r20, 0x2C	; 44
    2ff8:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
								PushByteToStack(transStack, &transPointer, DIAGRAM_STRUCT_FRAME);
    2ffc:	86 e6       	ldi	r24, 0x66	; 102
    2ffe:	98 e2       	ldi	r25, 0x28	; 40
    3000:	2d ef       	ldi	r18, 0xFD	; 253
    3002:	34 e2       	ldi	r19, 0x24	; 36
    3004:	b9 01       	movw	r22, r18
    3006:	42 e2       	ldi	r20, 0x22	; 34
    3008:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
    300c:	a6 c0       	rjmp	.+332    	; 0x315a <ExchangeServer+0x80c>
								//recTransStatus &= ~(1<<DIAGRAM_STRUCT_REQUEST);
							}
						}
						else if(recTransStatus & (1<<IMITATOR_ONLINE))
    300e:	80 91 58 27 	lds	r24, 0x2758
    3012:	90 91 59 27 	lds	r25, 0x2759
    3016:	80 74       	andi	r24, 0x40	; 64
    3018:	90 70       	andi	r25, 0x00	; 0
    301a:	00 97       	sbiw	r24, 0x00	; 0
    301c:	19 f1       	breq	.+70     	; 0x3064 <ExchangeServer+0x716>
						{//имитатор на связи
							if(CheckForStack(transPointer,sizeof(unsigned char)) == true)
    301e:	80 91 fd 24 	lds	r24, 0x24FD
    3022:	61 e0       	ldi	r22, 0x01	; 1
    3024:	0e 94 01 19 	call	0x3202	; 0x3202 <CheckForStack>
    3028:	81 30       	cpi	r24, 0x01	; 1
    302a:	91 05       	cpc	r25, r1
    302c:	09 f0       	breq	.+2      	; 0x3030 <ExchangeServer+0x6e2>
    302e:	95 c0       	rjmp	.+298    	; 0x315a <ExchangeServer+0x80c>
							{
								PushByteToStack(transStack, &transPointer, SEND_FRAME);
    3030:	86 e6       	ldi	r24, 0x66	; 102
    3032:	98 e2       	ldi	r25, 0x28	; 40
    3034:	2d ef       	ldi	r18, 0xFD	; 253
    3036:	34 e2       	ldi	r19, 0x24	; 36
    3038:	b9 01       	movw	r22, r18
    303a:	4b e2       	ldi	r20, 0x2B	; 43
    303c:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
								PushByteToStack(transStack, &transPointer, IMITATOR_ONLINE_FRAME);
    3040:	86 e6       	ldi	r24, 0x66	; 102
    3042:	98 e2       	ldi	r25, 0x28	; 40
    3044:	2d ef       	ldi	r18, 0xFD	; 253
    3046:	34 e2       	ldi	r19, 0x24	; 36
    3048:	b9 01       	movw	r22, r18
    304a:	43 e2       	ldi	r20, 0x23	; 35
    304c:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
								recTransStatus &= ~(1<<IMITATOR_ONLINE);
    3050:	80 91 58 27 	lds	r24, 0x2758
    3054:	90 91 59 27 	lds	r25, 0x2759
    3058:	8f 7b       	andi	r24, 0xBF	; 191
    305a:	80 93 58 27 	sts	0x2758, r24
    305e:	90 93 59 27 	sts	0x2759, r25
    3062:	7b c0       	rjmp	.+246    	; 0x315a <ExchangeServer+0x80c>
							}
						}
						else if(recTransStatus & (1<<VERSION_TO_TRANS))
    3064:	80 91 58 27 	lds	r24, 0x2758
    3068:	90 91 59 27 	lds	r25, 0x2759
    306c:	80 78       	andi	r24, 0x80	; 128
    306e:	90 70       	andi	r25, 0x00	; 0
    3070:	00 97       	sbiw	r24, 0x00	; 0
    3072:	51 f1       	breq	.+84     	; 0x30c8 <ExchangeServer+0x77a>
						{//отправим версию
							PushByteToStack(transStack, &transPointer, SEND_FRAME);	
    3074:	86 e6       	ldi	r24, 0x66	; 102
    3076:	98 e2       	ldi	r25, 0x28	; 40
    3078:	2d ef       	ldi	r18, 0xFD	; 253
    307a:	34 e2       	ldi	r19, 0x24	; 36
    307c:	b9 01       	movw	r22, r18
    307e:	4b e2       	ldi	r20, 0x2B	; 43
    3080:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							PushByteToStack(transStack, &transPointer, VERSION_FRAME);
    3084:	86 e6       	ldi	r24, 0x66	; 102
    3086:	98 e2       	ldi	r25, 0x28	; 40
    3088:	2d ef       	ldi	r18, 0xFD	; 253
    308a:	34 e2       	ldi	r19, 0x24	; 36
    308c:	b9 01       	movw	r22, r18
    308e:	48 e2       	ldi	r20, 0x28	; 40
    3090:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							PushByteToStack(transStack, &transPointer, ver_number);
    3094:	86 e6       	ldi	r24, 0x66	; 102
    3096:	98 e2       	ldi	r25, 0x28	; 40
    3098:	2d ef       	ldi	r18, 0xFD	; 253
    309a:	34 e2       	ldi	r19, 0x24	; 36
    309c:	b9 01       	movw	r22, r18
    309e:	41 e0       	ldi	r20, 0x01	; 1
    30a0:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							PushByteToStack(transStack, &transPointer, ver_modification);
    30a4:	86 e6       	ldi	r24, 0x66	; 102
    30a6:	98 e2       	ldi	r25, 0x28	; 40
    30a8:	2d ef       	ldi	r18, 0xFD	; 253
    30aa:	34 e2       	ldi	r19, 0x24	; 36
    30ac:	b9 01       	movw	r22, r18
    30ae:	42 e0       	ldi	r20, 0x02	; 2
    30b0:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							recTransStatus &= ~(1<<VERSION_TO_TRANS);
    30b4:	80 91 58 27 	lds	r24, 0x2758
    30b8:	90 91 59 27 	lds	r25, 0x2759
    30bc:	8f 77       	andi	r24, 0x7F	; 127
    30be:	80 93 58 27 	sts	0x2758, r24
    30c2:	90 93 59 27 	sts	0x2759, r25
    30c6:	49 c0       	rjmp	.+146    	; 0x315a <ExchangeServer+0x80c>
						}
						else if(recTransStatus & (1 <<SERVICE_DIAG_TO_TRANS))
    30c8:	80 91 58 27 	lds	r24, 0x2758
    30cc:	90 91 59 27 	lds	r25, 0x2759
    30d0:	80 70       	andi	r24, 0x00	; 0
    30d2:	91 70       	andi	r25, 0x01	; 1
    30d4:	00 97       	sbiw	r24, 0x00	; 0
    30d6:	49 f1       	breq	.+82     	; 0x312a <ExchangeServer+0x7dc>
						{//отправим служебную структуру
							unsigned char *pSend = (unsigned char*)&serviceStruct;
    30d8:	80 e1       	ldi	r24, 0x10	; 16
    30da:	95 e2       	ldi	r25, 0x25	; 37
    30dc:	89 87       	std	Y+9, r24	; 0x09
    30de:	9a 87       	std	Y+10, r25	; 0x0a
							PushByteToStack(transStack, &transPointer, SEND_FRAME);	
    30e0:	86 e6       	ldi	r24, 0x66	; 102
    30e2:	98 e2       	ldi	r25, 0x28	; 40
    30e4:	2d ef       	ldi	r18, 0xFD	; 253
    30e6:	34 e2       	ldi	r19, 0x24	; 36
    30e8:	b9 01       	movw	r22, r18
    30ea:	4b e2       	ldi	r20, 0x2B	; 43
    30ec:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							PushByteToStack(transStack, &transPointer, SERVICE_STRUCT_FRAME);
    30f0:	86 e6       	ldi	r24, 0x66	; 102
    30f2:	98 e2       	ldi	r25, 0x28	; 40
    30f4:	2d ef       	ldi	r18, 0xFD	; 253
    30f6:	34 e2       	ldi	r19, 0x24	; 36
    30f8:	b9 01       	movw	r22, r18
    30fa:	4c e2       	ldi	r20, 0x2C	; 44
    30fc:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							PushFrameToStack(transStack, &transPointer, pSend, sizeof(serviceStruct));
    3100:	86 e6       	ldi	r24, 0x66	; 102
    3102:	98 e2       	ldi	r25, 0x28	; 40
    3104:	4d ef       	ldi	r20, 0xFD	; 253
    3106:	54 e2       	ldi	r21, 0x24	; 36
    3108:	29 85       	ldd	r18, Y+9	; 0x09
    310a:	3a 85       	ldd	r19, Y+10	; 0x0a
    310c:	ba 01       	movw	r22, r20
    310e:	a9 01       	movw	r20, r18
    3110:	22 e0       	ldi	r18, 0x02	; 2
    3112:	0e 94 20 19 	call	0x3240	; 0x3240 <PushFrameToStack>
							recTransStatus &= ~(1 << SERVICE_DIAG_TO_TRANS);
    3116:	80 91 58 27 	lds	r24, 0x2758
    311a:	90 91 59 27 	lds	r25, 0x2759
    311e:	9e 7f       	andi	r25, 0xFE	; 254
    3120:	80 93 58 27 	sts	0x2758, r24
    3124:	90 93 59 27 	sts	0x2759, r25
    3128:	18 c0       	rjmp	.+48     	; 0x315a <ExchangeServer+0x80c>
						}	
						else if(recTransStatus & (1 << SERVICE_STRUCT_REQUEST))
    312a:	80 91 58 27 	lds	r24, 0x2758
    312e:	90 91 59 27 	lds	r25, 0x2759
    3132:	80 70       	andi	r24, 0x00	; 0
    3134:	92 70       	andi	r25, 0x02	; 2
    3136:	00 97       	sbiw	r24, 0x00	; 0
    3138:	81 f0       	breq	.+32     	; 0x315a <ExchangeServer+0x80c>
						{
							PushByteToStack(transStack, &transPointer, REQUEST_FRAME);
    313a:	86 e6       	ldi	r24, 0x66	; 102
    313c:	98 e2       	ldi	r25, 0x28	; 40
    313e:	2d ef       	ldi	r18, 0xFD	; 253
    3140:	34 e2       	ldi	r19, 0x24	; 36
    3142:	b9 01       	movw	r22, r18
    3144:	4c e2       	ldi	r20, 0x2C	; 44
    3146:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							PushByteToStack(transStack, &transPointer, SERVICE_STRUCT_FRAME);
    314a:	86 e6       	ldi	r24, 0x66	; 102
    314c:	98 e2       	ldi	r25, 0x28	; 40
    314e:	2d ef       	ldi	r18, 0xFD	; 253
    3150:	34 e2       	ldi	r19, 0x24	; 36
    3152:	b9 01       	movw	r22, r18
    3154:	4c e2       	ldi	r20, 0x2C	; 44
    3156:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							//recTransStatus &= ~(1<<SERVICE_STRUCT_REQUEST);
						}
						
						//если только старт фрейм то передавать нечего
						if(transPointer != 1){	
    315a:	80 91 fd 24 	lds	r24, 0x24FD
    315e:	81 30       	cpi	r24, 0x01	; 1
    3160:	b1 f0       	breq	.+44     	; 0x318e <ExchangeServer+0x840>
							//конец фрейм
							PushByteToStack(transStack, &transPointer, END_FRAME);
    3162:	86 e6       	ldi	r24, 0x66	; 102
    3164:	98 e2       	ldi	r25, 0x28	; 40
    3166:	2d ef       	ldi	r18, 0xFD	; 253
    3168:	34 e2       	ldi	r19, 0x24	; 36
    316a:	b9 01       	movw	r22, r18
    316c:	4a e2       	ldi	r20, 0x2A	; 42
    316e:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
							//отправим
							do{
								 if(recTransStatus & (1<<TRANS_ENABLE)){
    3172:	80 91 58 27 	lds	r24, 0x2758
    3176:	90 91 59 27 	lds	r25, 0x2759
    317a:	82 70       	andi	r24, 0x02	; 2
    317c:	90 70       	andi	r25, 0x00	; 0
    317e:	00 97       	sbiw	r24, 0x00	; 0
    3180:	11 f0       	breq	.+4      	; 0x3186 <ExchangeServer+0x838>
									SendData();
    3182:	0e 94 9a 13 	call	0x2734	; 0x2734 <SendData>
								 }
							}while(transPointer != 0);
    3186:	80 91 fd 24 	lds	r24, 0x24FD
    318a:	88 23       	and	r24, r24
    318c:	91 f7       	brne	.-28     	; 0x3172 <ExchangeServer+0x824>
						}	
						//очистить стек передачи
						FlushStack(transStack, &transPointer);					
    318e:	86 e6       	ldi	r24, 0x66	; 102
    3190:	98 e2       	ldi	r25, 0x28	; 40
    3192:	2d ef       	ldi	r18, 0xFD	; 253
    3194:	34 e2       	ldi	r19, 0x24	; 36
    3196:	b9 01       	movw	r22, r18
    3198:	0e 94 d6 18 	call	0x31ac	; 0x31ac <FlushStack>
    319c:	01 c0       	rjmp	.+2      	; 0x31a0 <ExchangeServer+0x852>



void ExchangeServer()
{
	if(!(recTransStatus & (1<<TRANS_ENABLE))) return;
    319e:	00 00       	nop
						//очистить стек передачи
						FlushStack(transStack, &transPointer);					
					}
			}		
		
}
    31a0:	2e 96       	adiw	r28, 0x0e	; 14
    31a2:	cd bf       	out	0x3d, r28	; 61
    31a4:	de bf       	out	0x3e, r29	; 62
    31a6:	df 91       	pop	r29
    31a8:	cf 91       	pop	r28
    31aa:	08 95       	ret

000031ac <FlushStack>:

void FlushStack(unsigned char* stack, unsigned char* stackPtr){
    31ac:	cf 93       	push	r28
    31ae:	df 93       	push	r29
    31b0:	00 d0       	rcall	.+0      	; 0x31b2 <FlushStack+0x6>
    31b2:	00 d0       	rcall	.+0      	; 0x31b4 <FlushStack+0x8>
    31b4:	cd b7       	in	r28, 0x3d	; 61
    31b6:	de b7       	in	r29, 0x3e	; 62
    31b8:	8b 83       	std	Y+3, r24	; 0x03
    31ba:	9c 83       	std	Y+4, r25	; 0x04
    31bc:	6d 83       	std	Y+5, r22	; 0x05
    31be:	7e 83       	std	Y+6, r23	; 0x06
	unsigned char bytesNum = *stackPtr;
    31c0:	8d 81       	ldd	r24, Y+5	; 0x05
    31c2:	9e 81       	ldd	r25, Y+6	; 0x06
    31c4:	fc 01       	movw	r30, r24
    31c6:	80 81       	ld	r24, Z
    31c8:	8a 83       	std	Y+2, r24	; 0x02
	for(unsigned char i = 0; i < bytesNum; i++){
    31ca:	19 82       	std	Y+1, r1	; 0x01
    31cc:	0c c0       	rjmp	.+24     	; 0x31e6 <FlushStack+0x3a>
		stack[i] = 0;
    31ce:	89 81       	ldd	r24, Y+1	; 0x01
    31d0:	88 2f       	mov	r24, r24
    31d2:	90 e0       	ldi	r25, 0x00	; 0
    31d4:	2b 81       	ldd	r18, Y+3	; 0x03
    31d6:	3c 81       	ldd	r19, Y+4	; 0x04
    31d8:	82 0f       	add	r24, r18
    31da:	93 1f       	adc	r25, r19
    31dc:	fc 01       	movw	r30, r24
    31de:	10 82       	st	Z, r1
		
}

void FlushStack(unsigned char* stack, unsigned char* stackPtr){
	unsigned char bytesNum = *stackPtr;
	for(unsigned char i = 0; i < bytesNum; i++){
    31e0:	89 81       	ldd	r24, Y+1	; 0x01
    31e2:	8f 5f       	subi	r24, 0xFF	; 255
    31e4:	89 83       	std	Y+1, r24	; 0x01
    31e6:	99 81       	ldd	r25, Y+1	; 0x01
    31e8:	8a 81       	ldd	r24, Y+2	; 0x02
    31ea:	98 17       	cp	r25, r24
    31ec:	80 f3       	brcs	.-32     	; 0x31ce <FlushStack+0x22>
		stack[i] = 0;
	}
	*stackPtr = 0;
    31ee:	8d 81       	ldd	r24, Y+5	; 0x05
    31f0:	9e 81       	ldd	r25, Y+6	; 0x06
    31f2:	fc 01       	movw	r30, r24
    31f4:	10 82       	st	Z, r1
}
    31f6:	26 96       	adiw	r28, 0x06	; 6
    31f8:	cd bf       	out	0x3d, r28	; 61
    31fa:	de bf       	out	0x3e, r29	; 62
    31fc:	df 91       	pop	r29
    31fe:	cf 91       	pop	r28
    3200:	08 95       	ret

00003202 <CheckForStack>:

boolean CheckForStack(unsigned char sp, unsigned char bytesNeeded)
{//проверим есть ли в стэке место под bytesNeeded байт
    3202:	cf 93       	push	r28
    3204:	df 93       	push	r29
    3206:	0f 92       	push	r0
    3208:	0f 92       	push	r0
    320a:	cd b7       	in	r28, 0x3d	; 61
    320c:	de b7       	in	r29, 0x3e	; 62
    320e:	89 83       	std	Y+1, r24	; 0x01
    3210:	6a 83       	std	Y+2, r22	; 0x02
	if(((stackSize - sp)*sizeof(unsigned char) - 5) > bytesNeeded)
    3212:	89 81       	ldd	r24, Y+1	; 0x01
    3214:	88 2f       	mov	r24, r24
    3216:	90 e0       	ldi	r25, 0x00	; 0
    3218:	2b e7       	ldi	r18, 0x7B	; 123
    321a:	30 e0       	ldi	r19, 0x00	; 0
    321c:	28 1b       	sub	r18, r24
    321e:	39 0b       	sbc	r19, r25
    3220:	8a 81       	ldd	r24, Y+2	; 0x02
    3222:	88 2f       	mov	r24, r24
    3224:	90 e0       	ldi	r25, 0x00	; 0
    3226:	82 17       	cp	r24, r18
    3228:	93 07       	cpc	r25, r19
    322a:	18 f4       	brcc	.+6      	; 0x3232 <CheckForStack+0x30>
	{
		return true;
    322c:	81 e0       	ldi	r24, 0x01	; 1
    322e:	90 e0       	ldi	r25, 0x00	; 0
    3230:	02 c0       	rjmp	.+4      	; 0x3236 <CheckForStack+0x34>
	}
	return false;
    3232:	80 e0       	ldi	r24, 0x00	; 0
    3234:	90 e0       	ldi	r25, 0x00	; 0
}
    3236:	0f 90       	pop	r0
    3238:	0f 90       	pop	r0
    323a:	df 91       	pop	r29
    323c:	cf 91       	pop	r28
    323e:	08 95       	ret

00003240 <PushFrameToStack>:

void PushFrameToStack(unsigned char* stack, unsigned char* stPtr, unsigned char* toPushPtr, unsigned char bytesToSend)
{
    3240:	cf 93       	push	r28
    3242:	df 93       	push	r29
    3244:	cd b7       	in	r28, 0x3d	; 61
    3246:	de b7       	in	r29, 0x3e	; 62
    3248:	28 97       	sbiw	r28, 0x08	; 8
    324a:	cd bf       	out	0x3d, r28	; 61
    324c:	de bf       	out	0x3e, r29	; 62
    324e:	8a 83       	std	Y+2, r24	; 0x02
    3250:	9b 83       	std	Y+3, r25	; 0x03
    3252:	6c 83       	std	Y+4, r22	; 0x04
    3254:	7d 83       	std	Y+5, r23	; 0x05
    3256:	4e 83       	std	Y+6, r20	; 0x06
    3258:	5f 83       	std	Y+7, r21	; 0x07
    325a:	28 87       	std	Y+8, r18	; 0x08
	for(unsigned char i = 0; i<bytesToSend; i++)
    325c:	19 82       	std	Y+1, r1	; 0x01
    325e:	13 c0       	rjmp	.+38     	; 0x3286 <PushFrameToStack+0x46>
	{
		PushByteToStack(stack, stPtr, *(toPushPtr + i));
    3260:	89 81       	ldd	r24, Y+1	; 0x01
    3262:	88 2f       	mov	r24, r24
    3264:	90 e0       	ldi	r25, 0x00	; 0
    3266:	2e 81       	ldd	r18, Y+6	; 0x06
    3268:	3f 81       	ldd	r19, Y+7	; 0x07
    326a:	82 0f       	add	r24, r18
    326c:	93 1f       	adc	r25, r19
    326e:	fc 01       	movw	r30, r24
    3270:	40 81       	ld	r20, Z
    3272:	8a 81       	ldd	r24, Y+2	; 0x02
    3274:	9b 81       	ldd	r25, Y+3	; 0x03
    3276:	2c 81       	ldd	r18, Y+4	; 0x04
    3278:	3d 81       	ldd	r19, Y+5	; 0x05
    327a:	b9 01       	movw	r22, r18
    327c:	0e 94 19 21 	call	0x4232	; 0x4232 <PushByteToStack>
	return false;
}

void PushFrameToStack(unsigned char* stack, unsigned char* stPtr, unsigned char* toPushPtr, unsigned char bytesToSend)
{
	for(unsigned char i = 0; i<bytesToSend; i++)
    3280:	89 81       	ldd	r24, Y+1	; 0x01
    3282:	8f 5f       	subi	r24, 0xFF	; 255
    3284:	89 83       	std	Y+1, r24	; 0x01
    3286:	99 81       	ldd	r25, Y+1	; 0x01
    3288:	88 85       	ldd	r24, Y+8	; 0x08
    328a:	98 17       	cp	r25, r24
    328c:	48 f3       	brcs	.-46     	; 0x3260 <PushFrameToStack+0x20>
	{
		PushByteToStack(stack, stPtr, *(toPushPtr + i));
	}
    328e:	28 96       	adiw	r28, 0x08	; 8
    3290:	cd bf       	out	0x3d, r28	; 61
    3292:	de bf       	out	0x3e, r29	; 62
    3294:	df 91       	pop	r29
    3296:	cf 91       	pop	r28
    3298:	08 95       	ret

0000329a <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    329a:	cf 93       	push	r28
    329c:	df 93       	push	r29
    329e:	0f 92       	push	r0
    32a0:	cd b7       	in	r28, 0x3d	; 61
    32a2:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    32a4:	8f e3       	ldi	r24, 0x3F	; 63
    32a6:	90 e0       	ldi	r25, 0x00	; 0
    32a8:	fc 01       	movw	r30, r24
    32aa:	80 81       	ld	r24, Z
    32ac:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    32ae:	f8 94       	cli
	return flags;
    32b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    32b2:	0f 90       	pop	r0
    32b4:	df 91       	pop	r29
    32b6:	cf 91       	pop	r28
    32b8:	08 95       	ret

000032ba <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    32ba:	cf 93       	push	r28
    32bc:	df 93       	push	r29
    32be:	0f 92       	push	r0
    32c0:	cd b7       	in	r28, 0x3d	; 61
    32c2:	de b7       	in	r29, 0x3e	; 62
    32c4:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    32c6:	8f e3       	ldi	r24, 0x3F	; 63
    32c8:	90 e0       	ldi	r25, 0x00	; 0
    32ca:	29 81       	ldd	r18, Y+1	; 0x01
    32cc:	fc 01       	movw	r30, r24
    32ce:	20 83       	st	Z, r18
}
    32d0:	0f 90       	pop	r0
    32d2:	df 91       	pop	r29
    32d4:	cf 91       	pop	r28
    32d6:	08 95       	ret

000032d8 <osc_enable_internal>:
 * \brief Enable internal oscillator \a id
 *
 * Do not call this function directly. Use osc_enable() instead.
 */
static inline void osc_enable_internal(uint8_t id)
{
    32d8:	cf 93       	push	r28
    32da:	df 93       	push	r29
    32dc:	0f 92       	push	r0
    32de:	0f 92       	push	r0
    32e0:	cd b7       	in	r28, 0x3d	; 61
    32e2:	de b7       	in	r29, 0x3e	; 62
    32e4:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
    32e6:	0e 94 4d 19 	call	0x329a	; 0x329a <cpu_irq_save>
    32ea:	89 83       	std	Y+1, r24	; 0x01
	OSC.CTRL |= id;
    32ec:	80 e5       	ldi	r24, 0x50	; 80
    32ee:	90 e0       	ldi	r25, 0x00	; 0
    32f0:	20 e5       	ldi	r18, 0x50	; 80
    32f2:	30 e0       	ldi	r19, 0x00	; 0
    32f4:	f9 01       	movw	r30, r18
    32f6:	30 81       	ld	r19, Z
    32f8:	2a 81       	ldd	r18, Y+2	; 0x02
    32fa:	23 2b       	or	r18, r19
    32fc:	fc 01       	movw	r30, r24
    32fe:	20 83       	st	Z, r18
	cpu_irq_restore(flags);
    3300:	89 81       	ldd	r24, Y+1	; 0x01
    3302:	0e 94 5d 19 	call	0x32ba	; 0x32ba <cpu_irq_restore>
}
    3306:	0f 90       	pop	r0
    3308:	0f 90       	pop	r0
    330a:	df 91       	pop	r29
    330c:	cf 91       	pop	r28
    330e:	08 95       	ret

00003310 <osc_enable_external>:
	cpu_irq_restore(flags);
}
#else

static inline void osc_enable_external(uint8_t id)
{
    3310:	cf 93       	push	r28
    3312:	df 93       	push	r29
    3314:	0f 92       	push	r0
    3316:	cd b7       	in	r28, 0x3d	; 61
    3318:	de b7       	in	r29, 0x3e	; 62
    331a:	89 83       	std	Y+1, r24	; 0x01
	Assert(false); // No external oscillator on the selected board
}
    331c:	0f 90       	pop	r0
    331e:	df 91       	pop	r29
    3320:	cf 91       	pop	r28
    3322:	08 95       	ret

00003324 <osc_enable>:
	OSC.CTRL &= ~id;
	cpu_irq_restore(flags);
}

static inline void osc_enable(uint8_t id)
{
    3324:	cf 93       	push	r28
    3326:	df 93       	push	r29
    3328:	0f 92       	push	r0
    332a:	cd b7       	in	r28, 0x3d	; 61
    332c:	de b7       	in	r29, 0x3e	; 62
    332e:	89 83       	std	Y+1, r24	; 0x01
	if (id != OSC_ID_XOSC) {
    3330:	89 81       	ldd	r24, Y+1	; 0x01
    3332:	88 30       	cpi	r24, 0x08	; 8
    3334:	21 f0       	breq	.+8      	; 0x333e <osc_enable+0x1a>
		osc_enable_internal(id);
    3336:	89 81       	ldd	r24, Y+1	; 0x01
    3338:	0e 94 6c 19 	call	0x32d8	; 0x32d8 <osc_enable_internal>
    333c:	03 c0       	rjmp	.+6      	; 0x3344 <osc_enable+0x20>
	} else {
		osc_enable_external(id);
    333e:	89 81       	ldd	r24, Y+1	; 0x01
    3340:	0e 94 88 19 	call	0x3310	; 0x3310 <osc_enable_external>
	}
}
    3344:	0f 90       	pop	r0
    3346:	df 91       	pop	r29
    3348:	cf 91       	pop	r28
    334a:	08 95       	ret

0000334c <osc_is_ready>:

static inline bool osc_is_ready(uint8_t id)
{
    334c:	cf 93       	push	r28
    334e:	df 93       	push	r29
    3350:	0f 92       	push	r0
    3352:	cd b7       	in	r28, 0x3d	; 61
    3354:	de b7       	in	r29, 0x3e	; 62
    3356:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    3358:	80 e5       	ldi	r24, 0x50	; 80
    335a:	90 e0       	ldi	r25, 0x00	; 0
    335c:	fc 01       	movw	r30, r24
    335e:	91 81       	ldd	r25, Z+1	; 0x01
    3360:	89 81       	ldd	r24, Y+1	; 0x01
    3362:	98 23       	and	r25, r24
    3364:	81 e0       	ldi	r24, 0x01	; 1
    3366:	99 23       	and	r25, r25
    3368:	09 f4       	brne	.+2      	; 0x336c <osc_is_ready+0x20>
    336a:	80 e0       	ldi	r24, 0x00	; 0
}
    336c:	0f 90       	pop	r0
    336e:	df 91       	pop	r29
    3370:	cf 91       	pop	r28
    3372:	08 95       	ret

00003374 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
    3374:	cf 93       	push	r28
    3376:	df 93       	push	r29
    3378:	0f 92       	push	r0
    337a:	cd b7       	in	r28, 0x3d	; 61
    337c:	de b7       	in	r29, 0x3e	; 62
    337e:	89 83       	std	Y+1, r24	; 0x01
	while (!osc_is_ready(id)) {
    3380:	00 00       	nop
    3382:	89 81       	ldd	r24, Y+1	; 0x01
    3384:	0e 94 a6 19 	call	0x334c	; 0x334c <osc_is_ready>
    3388:	98 2f       	mov	r25, r24
    338a:	81 e0       	ldi	r24, 0x01	; 1
    338c:	89 27       	eor	r24, r25
    338e:	88 23       	and	r24, r24
    3390:	c1 f7       	brne	.-16     	; 0x3382 <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
    3392:	0f 90       	pop	r0
    3394:	df 91       	pop	r29
    3396:	cf 91       	pop	r28
    3398:	08 95       	ret

0000339a <sysclk_init>:
//#  include <nvm.h>
#endif


void sysclk_init(void)
{
    339a:	cf 93       	push	r28
    339c:	df 93       	push	r29
    339e:	00 d0       	rcall	.+0      	; 0x33a0 <sysclk_init+0x6>
    33a0:	cd b7       	in	r28, 0x3d	; 61
    33a2:	de b7       	in	r29, 0x3e	; 62
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
    33a4:	80 e7       	ldi	r24, 0x70	; 112
    33a6:	90 e0       	ldi	r25, 0x00	; 0
    33a8:	89 83       	std	Y+1, r24	; 0x01
    33aa:	9a 83       	std	Y+2, r25	; 0x02
	uint8_t i;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
    33ac:	1b 82       	std	Y+3, r1	; 0x03
    33ae:	0d c0       	rjmp	.+26     	; 0x33ca <sysclk_init+0x30>
		*(reg++) = 0xff;
    33b0:	89 81       	ldd	r24, Y+1	; 0x01
    33b2:	9a 81       	ldd	r25, Y+2	; 0x02
    33b4:	2f ef       	ldi	r18, 0xFF	; 255
    33b6:	fc 01       	movw	r30, r24
    33b8:	20 83       	st	Z, r18
    33ba:	89 81       	ldd	r24, Y+1	; 0x01
    33bc:	9a 81       	ldd	r25, Y+2	; 0x02
    33be:	01 96       	adiw	r24, 0x01	; 1
    33c0:	89 83       	std	Y+1, r24	; 0x01
    33c2:	9a 83       	std	Y+2, r25	; 0x02
{
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
	uint8_t i;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
    33c4:	8b 81       	ldd	r24, Y+3	; 0x03
    33c6:	8f 5f       	subi	r24, 0xFF	; 255
    33c8:	8b 83       	std	Y+3, r24	; 0x03
    33ca:	8b 81       	ldd	r24, Y+3	; 0x03
    33cc:	87 30       	cpi	r24, 0x07	; 7
    33ce:	80 f3       	brcs	.-32     	; 0x33b0 <sysclk_init+0x16>

		if (!need_rc2mhz) {
			osc_disable(OSC_ID_RC2MHZ);
		}
	}
}
    33d0:	23 96       	adiw	r28, 0x03	; 3
    33d2:	cd bf       	out	0x3d, r28	; 61
    33d4:	de bf       	out	0x3e, r29	; 62
    33d6:	df 91       	pop	r29
    33d8:	cf 91       	pop	r28
    33da:	08 95       	ret

000033dc <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    33dc:	cf 93       	push	r28
    33de:	df 93       	push	r29
    33e0:	00 d0       	rcall	.+0      	; 0x33e2 <sysclk_enable_module+0x6>
    33e2:	0f 92       	push	r0
    33e4:	cd b7       	in	r28, 0x3d	; 61
    33e6:	de b7       	in	r29, 0x3e	; 62
    33e8:	8a 83       	std	Y+2, r24	; 0x02
    33ea:	9b 83       	std	Y+3, r25	; 0x03
    33ec:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
    33ee:	0e 94 4d 19 	call	0x329a	; 0x329a <cpu_irq_save>
    33f2:	89 83       	std	Y+1, r24	; 0x01

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    33f4:	8a 81       	ldd	r24, Y+2	; 0x02
    33f6:	9b 81       	ldd	r25, Y+3	; 0x03
    33f8:	80 59       	subi	r24, 0x90	; 144
    33fa:	9f 4f       	sbci	r25, 0xFF	; 255
    33fc:	2a 81       	ldd	r18, Y+2	; 0x02
    33fe:	3b 81       	ldd	r19, Y+3	; 0x03
    3400:	20 59       	subi	r18, 0x90	; 144
    3402:	3f 4f       	sbci	r19, 0xFF	; 255
    3404:	f9 01       	movw	r30, r18
    3406:	20 81       	ld	r18, Z
    3408:	32 2f       	mov	r19, r18
    340a:	2c 81       	ldd	r18, Y+4	; 0x04
    340c:	20 95       	com	r18
    340e:	23 23       	and	r18, r19
    3410:	fc 01       	movw	r30, r24
    3412:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
    3414:	89 81       	ldd	r24, Y+1	; 0x01
    3416:	0e 94 5d 19 	call	0x32ba	; 0x32ba <cpu_irq_restore>
}
    341a:	24 96       	adiw	r28, 0x04	; 4
    341c:	cd bf       	out	0x3d, r28	; 61
    341e:	de bf       	out	0x3e, r29	; 62
    3420:	df 91       	pop	r29
    3422:	cf 91       	pop	r28
    3424:	08 95       	ret

00003426 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    3426:	cf 93       	push	r28
    3428:	df 93       	push	r29
    342a:	00 d0       	rcall	.+0      	; 0x342c <sysclk_disable_module+0x6>
    342c:	0f 92       	push	r0
    342e:	cd b7       	in	r28, 0x3d	; 61
    3430:	de b7       	in	r29, 0x3e	; 62
    3432:	8a 83       	std	Y+2, r24	; 0x02
    3434:	9b 83       	std	Y+3, r25	; 0x03
    3436:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
    3438:	0e 94 4d 19 	call	0x329a	; 0x329a <cpu_irq_save>
    343c:	89 83       	std	Y+1, r24	; 0x01

	*((uint8_t *)&PR.PRGEN + port) |= id;
    343e:	8a 81       	ldd	r24, Y+2	; 0x02
    3440:	9b 81       	ldd	r25, Y+3	; 0x03
    3442:	80 59       	subi	r24, 0x90	; 144
    3444:	9f 4f       	sbci	r25, 0xFF	; 255
    3446:	2a 81       	ldd	r18, Y+2	; 0x02
    3448:	3b 81       	ldd	r19, Y+3	; 0x03
    344a:	20 59       	subi	r18, 0x90	; 144
    344c:	3f 4f       	sbci	r19, 0xFF	; 255
    344e:	f9 01       	movw	r30, r18
    3450:	30 81       	ld	r19, Z
    3452:	2c 81       	ldd	r18, Y+4	; 0x04
    3454:	23 2b       	or	r18, r19
    3456:	fc 01       	movw	r30, r24
    3458:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
    345a:	89 81       	ldd	r24, Y+1	; 0x01
    345c:	0e 94 5d 19 	call	0x32ba	; 0x32ba <cpu_irq_restore>
}
    3460:	24 96       	adiw	r28, 0x04	; 4
    3462:	cd bf       	out	0x3d, r28	; 61
    3464:	de bf       	out	0x3e, r29	; 62
    3466:	df 91       	pop	r29
    3468:	cf 91       	pop	r28
    346a:	08 95       	ret

0000346c <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    346c:	cf 93       	push	r28
    346e:	df 93       	push	r29
    3470:	0f 92       	push	r0
    3472:	0f 92       	push	r0
    3474:	cd b7       	in	r28, 0x3d	; 61
    3476:	de b7       	in	r29, 0x3e	; 62
    3478:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    347a:	8a 81       	ldd	r24, Y+2	; 0x02
    347c:	86 30       	cpi	r24, 0x06	; 6
    347e:	19 f4       	brne	.+6      	; 0x3486 <sysclk_enable_usb+0x1a>
		prescaler = CLK_USBPSDIV_8_gc;
    3480:	88 e1       	ldi	r24, 0x18	; 24
    3482:	89 83       	std	Y+1, r24	; 0x01
    3484:	01 c0       	rjmp	.+2      	; 0x3488 <sysclk_enable_usb+0x1c>
	}
	else {
		prescaler = 0;
    3486:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    3488:	82 e0       	ldi	r24, 0x02	; 2
    348a:	0e 94 a6 19 	call	0x334c	; 0x334c <osc_is_ready>
    348e:	98 2f       	mov	r25, r24
    3490:	81 e0       	ldi	r24, 0x01	; 1
    3492:	89 27       	eor	r24, r25
    3494:	88 23       	and	r24, r24
    3496:	31 f0       	breq	.+12     	; 0x34a4 <sysclk_enable_usb+0x38>
			osc_enable(OSC_ID_RC32MHZ);
    3498:	82 e0       	ldi	r24, 0x02	; 2
    349a:	0e 94 92 19 	call	0x3324	; 0x3324 <osc_enable>
			osc_wait_ready(OSC_ID_RC32MHZ);
    349e:	82 e0       	ldi	r24, 0x02	; 2
    34a0:	0e 94 ba 19 	call	0x3374	; 0x3374 <osc_wait_ready>
#endif
#ifdef CONFIG_OSC_AUTOCAL
			osc_enable_autocalibration(CONFIG_OSC_AUTOCAL,CONFIG_OSC_AUTOCAL_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    34a4:	89 81       	ldd	r24, Y+1	; 0x01
    34a6:	28 2f       	mov	r18, r24
    34a8:	23 60       	ori	r18, 0x03	; 3
    34aa:	84 e4       	ldi	r24, 0x44	; 68
    34ac:	90 e0       	ldi	r25, 0x00	; 0
    34ae:	62 2f       	mov	r22, r18
    34b0:	0e 94 07 37 	call	0x6e0e	; 0x6e0e <ccp_write_io>
				| CLK_USBSRC_RC32M_gc
				| CLK_USBSEN_bm);
		break;
    34b4:	00 00       	nop
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    34b6:	80 e0       	ldi	r24, 0x00	; 0
    34b8:	90 e0       	ldi	r25, 0x00	; 0
    34ba:	60 e4       	ldi	r22, 0x40	; 64
    34bc:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
}
    34c0:	0f 90       	pop	r0
    34c2:	0f 90       	pop	r0
    34c4:	df 91       	pop	r29
    34c6:	cf 91       	pop	r28
    34c8:	08 95       	ret

000034ca <sysclk_disable_usb>:

/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
    34ca:	cf 93       	push	r28
    34cc:	df 93       	push	r29
    34ce:	cd b7       	in	r28, 0x3d	; 61
    34d0:	de b7       	in	r29, 0x3e	; 62
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    34d2:	80 e0       	ldi	r24, 0x00	; 0
    34d4:	90 e0       	ldi	r25, 0x00	; 0
    34d6:	60 e4       	ldi	r22, 0x40	; 64
    34d8:	0e 94 13 1a 	call	0x3426	; 0x3426 <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
    34dc:	84 e4       	ldi	r24, 0x44	; 68
    34de:	90 e0       	ldi	r25, 0x00	; 0
    34e0:	60 e0       	ldi	r22, 0x00	; 0
    34e2:	0e 94 07 37 	call	0x6e0e	; 0x6e0e <ccp_write_io>
}
    34e6:	df 91       	pop	r29
    34e8:	cf 91       	pop	r28
    34ea:	08 95       	ret

000034ec <ioport_configure_port_pin>:
 *
 */
#include "ioport.h"

void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,port_pin_flags_t flags)
{
    34ec:	cf 93       	push	r28
    34ee:	df 93       	push	r29
    34f0:	00 d0       	rcall	.+0      	; 0x34f2 <ioport_configure_port_pin+0x6>
    34f2:	00 d0       	rcall	.+0      	; 0x34f4 <ioport_configure_port_pin+0x8>
    34f4:	cd b7       	in	r28, 0x3d	; 61
    34f6:	de b7       	in	r29, 0x3e	; 62
    34f8:	8a 83       	std	Y+2, r24	; 0x02
    34fa:	9b 83       	std	Y+3, r25	; 0x03
    34fc:	6c 83       	std	Y+4, r22	; 0x04
    34fe:	4d 83       	std	Y+5, r20	; 0x05
    3500:	5e 83       	std	Y+6, r21	; 0x06
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    3502:	19 82       	std	Y+1, r1	; 0x01
    3504:	1e c0       	rjmp	.+60     	; 0x3542 <ioport_configure_port_pin+0x56>
		if (pin_mask & (1 << pin)) {
    3506:	8c 81       	ldd	r24, Y+4	; 0x04
    3508:	88 2f       	mov	r24, r24
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	29 81       	ldd	r18, Y+1	; 0x01
    350e:	22 2f       	mov	r18, r18
    3510:	30 e0       	ldi	r19, 0x00	; 0
    3512:	02 2e       	mov	r0, r18
    3514:	02 c0       	rjmp	.+4      	; 0x351a <ioport_configure_port_pin+0x2e>
    3516:	95 95       	asr	r25
    3518:	87 95       	ror	r24
    351a:	0a 94       	dec	r0
    351c:	e2 f7       	brpl	.-8      	; 0x3516 <ioport_configure_port_pin+0x2a>
    351e:	81 70       	andi	r24, 0x01	; 1
    3520:	90 70       	andi	r25, 0x00	; 0
    3522:	88 23       	and	r24, r24
    3524:	59 f0       	breq	.+22     	; 0x353c <ioport_configure_port_pin+0x50>
			*((uint8_t*)port+PORT_PIN0CTRL+pin)=flags;
    3526:	89 81       	ldd	r24, Y+1	; 0x01
    3528:	88 2f       	mov	r24, r24
    352a:	90 e0       	ldi	r25, 0x00	; 0
    352c:	40 96       	adiw	r24, 0x10	; 16
    352e:	2a 81       	ldd	r18, Y+2	; 0x02
    3530:	3b 81       	ldd	r19, Y+3	; 0x03
    3532:	82 0f       	add	r24, r18
    3534:	93 1f       	adc	r25, r19
    3536:	2d 81       	ldd	r18, Y+5	; 0x05
    3538:	fc 01       	movw	r30, r24
    353a:	20 83       	st	Z, r18

void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    353c:	89 81       	ldd	r24, Y+1	; 0x01
    353e:	8f 5f       	subi	r24, 0xFF	; 255
    3540:	89 83       	std	Y+1, r24	; 0x01
    3542:	89 81       	ldd	r24, Y+1	; 0x01
    3544:	88 30       	cpi	r24, 0x08	; 8
    3546:	f8 f2       	brcs	.-66     	; 0x3506 <ioport_configure_port_pin+0x1a>
		if (pin_mask & (1 << pin)) {
			*((uint8_t*)port+PORT_PIN0CTRL+pin)=flags;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    3548:	8d 81       	ldd	r24, Y+5	; 0x05
    354a:	9e 81       	ldd	r25, Y+6	; 0x06
    354c:	80 70       	andi	r24, 0x00	; 0
    354e:	91 70       	andi	r25, 0x01	; 1
    3550:	00 97       	sbiw	r24, 0x00	; 0
    3552:	d1 f0       	breq	.+52     	; 0x3588 <ioport_configure_port_pin+0x9c>
		if (flags & IOPORT_INIT_HIGH) {
    3554:	8d 81       	ldd	r24, Y+5	; 0x05
    3556:	9e 81       	ldd	r25, Y+6	; 0x06
    3558:	80 70       	andi	r24, 0x00	; 0
    355a:	92 70       	andi	r25, 0x02	; 2
    355c:	00 97       	sbiw	r24, 0x00	; 0
    355e:	39 f0       	breq	.+14     	; 0x356e <ioport_configure_port_pin+0x82>
			*((uint8_t*)port+PORT_OUTSET)=pin_mask;
    3560:	8a 81       	ldd	r24, Y+2	; 0x02
    3562:	9b 81       	ldd	r25, Y+3	; 0x03
    3564:	05 96       	adiw	r24, 0x05	; 5
    3566:	2c 81       	ldd	r18, Y+4	; 0x04
    3568:	fc 01       	movw	r30, r24
    356a:	20 83       	st	Z, r18
    356c:	06 c0       	rjmp	.+12     	; 0x357a <ioport_configure_port_pin+0x8e>
		}
		else {
			*((uint8_t*)port+PORT_OUTCLR)=pin_mask;
    356e:	8a 81       	ldd	r24, Y+2	; 0x02
    3570:	9b 81       	ldd	r25, Y+3	; 0x03
    3572:	06 96       	adiw	r24, 0x06	; 6
    3574:	2c 81       	ldd	r18, Y+4	; 0x04
    3576:	fc 01       	movw	r30, r24
    3578:	20 83       	st	Z, r18
		}
		*((uint8_t*)port+PORT_DIRSET)=pin_mask;
    357a:	8a 81       	ldd	r24, Y+2	; 0x02
    357c:	9b 81       	ldd	r25, Y+3	; 0x03
    357e:	01 96       	adiw	r24, 0x01	; 1
    3580:	2c 81       	ldd	r18, Y+4	; 0x04
    3582:	fc 01       	movw	r30, r24
    3584:	20 83       	st	Z, r18
    3586:	06 c0       	rjmp	.+12     	; 0x3594 <ioport_configure_port_pin+0xa8>
	}
	else {
		*((uint8_t*)port+PORT_DIRCLR)=pin_mask;
    3588:	8a 81       	ldd	r24, Y+2	; 0x02
    358a:	9b 81       	ldd	r25, Y+3	; 0x03
    358c:	02 96       	adiw	r24, 0x02	; 2
    358e:	2c 81       	ldd	r18, Y+4	; 0x04
    3590:	fc 01       	movw	r30, r24
    3592:	20 83       	st	Z, r18
	}
}
    3594:	26 96       	adiw	r28, 0x06	; 6
    3596:	cd bf       	out	0x3d, r28	; 61
    3598:	de bf       	out	0x3e, r29	; 62
    359a:	df 91       	pop	r29
    359c:	cf 91       	pop	r28
    359e:	08 95       	ret

000035a0 <usart_rx_enable>:
 * \brief Enable USART receiver.
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
    35a0:	cf 93       	push	r28
    35a2:	df 93       	push	r29
    35a4:	0f 92       	push	r0
    35a6:	0f 92       	push	r0
    35a8:	cd b7       	in	r28, 0x3d	; 61
    35aa:	de b7       	in	r29, 0x3e	; 62
    35ac:	89 83       	std	Y+1, r24	; 0x01
    35ae:	9a 83       	std	Y+2, r25	; 0x02
	(usart)->CTRLB |= USART_RXEN_bm;
    35b0:	89 81       	ldd	r24, Y+1	; 0x01
    35b2:	9a 81       	ldd	r25, Y+2	; 0x02
    35b4:	fc 01       	movw	r30, r24
    35b6:	84 81       	ldd	r24, Z+4	; 0x04
    35b8:	28 2f       	mov	r18, r24
    35ba:	20 61       	ori	r18, 0x10	; 16
    35bc:	89 81       	ldd	r24, Y+1	; 0x01
    35be:	9a 81       	ldd	r25, Y+2	; 0x02
    35c0:	fc 01       	movw	r30, r24
    35c2:	24 83       	std	Z+4, r18	; 0x04
}
    35c4:	0f 90       	pop	r0
    35c6:	0f 90       	pop	r0
    35c8:	df 91       	pop	r29
    35ca:	cf 91       	pop	r28
    35cc:	08 95       	ret

000035ce <usart_format_set>:
 *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
    35ce:	cf 93       	push	r28
    35d0:	df 93       	push	r29
    35d2:	cd b7       	in	r28, 0x3d	; 61
    35d4:	de b7       	in	r29, 0x3e	; 62
    35d6:	27 97       	sbiw	r28, 0x07	; 7
    35d8:	cd bf       	out	0x3d, r28	; 61
    35da:	de bf       	out	0x3e, r29	; 62
    35dc:	89 83       	std	Y+1, r24	; 0x01
    35de:	9a 83       	std	Y+2, r25	; 0x02
    35e0:	6b 83       	std	Y+3, r22	; 0x03
    35e2:	7c 83       	std	Y+4, r23	; 0x04
    35e4:	4d 83       	std	Y+5, r20	; 0x05
    35e6:	5e 83       	std	Y+6, r21	; 0x06
    35e8:	2f 83       	std	Y+7, r18	; 0x07
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    35ea:	9b 81       	ldd	r25, Y+3	; 0x03
    35ec:	8d 81       	ldd	r24, Y+5	; 0x05
    35ee:	98 2b       	or	r25, r24
    35f0:	8f 81       	ldd	r24, Y+7	; 0x07
    35f2:	88 23       	and	r24, r24
    35f4:	11 f0       	breq	.+4      	; 0x35fa <usart_format_set+0x2c>
    35f6:	88 e0       	ldi	r24, 0x08	; 8
    35f8:	01 c0       	rjmp	.+2      	; 0x35fc <usart_format_set+0x2e>
    35fa:	80 e0       	ldi	r24, 0x00	; 0
    35fc:	29 2f       	mov	r18, r25
    35fe:	28 2b       	or	r18, r24
    3600:	89 81       	ldd	r24, Y+1	; 0x01
    3602:	9a 81       	ldd	r25, Y+2	; 0x02
    3604:	fc 01       	movw	r30, r24
    3606:	25 83       	std	Z+5, r18	; 0x05
		| (twoStopBits ? USART_SBMODE_bm : 0);
}
    3608:	27 96       	adiw	r28, 0x07	; 7
    360a:	cd bf       	out	0x3d, r28	; 61
    360c:	de bf       	out	0x3e, r29	; 62
    360e:	df 91       	pop	r29
    3610:	cf 91       	pop	r28
    3612:	08 95       	ret

00003614 <usart_tx_enable>:
 * \brief Enable USART transmitter.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
    3614:	cf 93       	push	r28
    3616:	df 93       	push	r29
    3618:	0f 92       	push	r0
    361a:	0f 92       	push	r0
    361c:	cd b7       	in	r28, 0x3d	; 61
    361e:	de b7       	in	r29, 0x3e	; 62
    3620:	89 83       	std	Y+1, r24	; 0x01
    3622:	9a 83       	std	Y+2, r25	; 0x02
	(usart)->CTRLB |= USART_TXEN_bm;
    3624:	89 81       	ldd	r24, Y+1	; 0x01
    3626:	9a 81       	ldd	r25, Y+2	; 0x02
    3628:	fc 01       	movw	r30, r24
    362a:	84 81       	ldd	r24, Z+4	; 0x04
    362c:	28 2f       	mov	r18, r24
    362e:	28 60       	ori	r18, 0x08	; 8
    3630:	89 81       	ldd	r24, Y+1	; 0x01
    3632:	9a 81       	ldd	r25, Y+2	; 0x02
    3634:	fc 01       	movw	r30, r24
    3636:	24 83       	std	Z+4, r18	; 0x04
}
    3638:	0f 90       	pop	r0
    363a:	0f 90       	pop	r0
    363c:	df 91       	pop	r29
    363e:	cf 91       	pop	r28
    3640:	08 95       	ret

00003642 <usart_set_mode>:
 * - 0x1        : Synchronous mode.
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
    3642:	cf 93       	push	r28
    3644:	df 93       	push	r29
    3646:	00 d0       	rcall	.+0      	; 0x3648 <usart_set_mode+0x6>
    3648:	0f 92       	push	r0
    364a:	cd b7       	in	r28, 0x3d	; 61
    364c:	de b7       	in	r29, 0x3e	; 62
    364e:	89 83       	std	Y+1, r24	; 0x01
    3650:	9a 83       	std	Y+2, r25	; 0x02
    3652:	6b 83       	std	Y+3, r22	; 0x03
    3654:	7c 83       	std	Y+4, r23	; 0x04
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    3656:	89 81       	ldd	r24, Y+1	; 0x01
    3658:	9a 81       	ldd	r25, Y+2	; 0x02
    365a:	fc 01       	movw	r30, r24
    365c:	85 81       	ldd	r24, Z+5	; 0x05
    365e:	98 2f       	mov	r25, r24
    3660:	9f 73       	andi	r25, 0x3F	; 63
    3662:	8b 81       	ldd	r24, Y+3	; 0x03
    3664:	29 2f       	mov	r18, r25
    3666:	28 2b       	or	r18, r24
    3668:	89 81       	ldd	r24, Y+1	; 0x01
    366a:	9a 81       	ldd	r25, Y+2	; 0x02
    366c:	fc 01       	movw	r30, r24
    366e:	25 83       	std	Z+5, r18	; 0x05
}
    3670:	24 96       	adiw	r28, 0x04	; 4
    3672:	cd bf       	out	0x3d, r28	; 61
    3674:	de bf       	out	0x3e, r29	; 62
    3676:	df 91       	pop	r29
    3678:	cf 91       	pop	r28
    367a:	08 95       	ret

0000367c <usart_data_register_is_empty>:
 * \brief Check if data register empty flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
    367c:	cf 93       	push	r28
    367e:	df 93       	push	r29
    3680:	0f 92       	push	r0
    3682:	0f 92       	push	r0
    3684:	cd b7       	in	r28, 0x3d	; 61
    3686:	de b7       	in	r29, 0x3e	; 62
    3688:	89 83       	std	Y+1, r24	; 0x01
    368a:	9a 83       	std	Y+2, r25	; 0x02
	return (usart)->STATUS & USART_DREIF_bm;
    368c:	89 81       	ldd	r24, Y+1	; 0x01
    368e:	9a 81       	ldd	r25, Y+2	; 0x02
    3690:	fc 01       	movw	r30, r24
    3692:	81 81       	ldd	r24, Z+1	; 0x01
    3694:	88 2f       	mov	r24, r24
    3696:	90 e0       	ldi	r25, 0x00	; 0
    3698:	80 72       	andi	r24, 0x20	; 32
    369a:	90 70       	andi	r25, 0x00	; 0
    369c:	21 e0       	ldi	r18, 0x01	; 1
    369e:	00 97       	sbiw	r24, 0x00	; 0
    36a0:	09 f4       	brne	.+2      	; 0x36a4 <usart_data_register_is_empty+0x28>
    36a2:	20 e0       	ldi	r18, 0x00	; 0
    36a4:	82 2f       	mov	r24, r18
}
    36a6:	0f 90       	pop	r0
    36a8:	0f 90       	pop	r0
    36aa:	df 91       	pop	r29
    36ac:	cf 91       	pop	r28
    36ae:	08 95       	ret

000036b0 <usart_rx_is_complete>:
 * Checks if the RX complete interrupt flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t * usart)
{
    36b0:	cf 93       	push	r28
    36b2:	df 93       	push	r29
    36b4:	0f 92       	push	r0
    36b6:	0f 92       	push	r0
    36b8:	cd b7       	in	r28, 0x3d	; 61
    36ba:	de b7       	in	r29, 0x3e	; 62
    36bc:	89 83       	std	Y+1, r24	; 0x01
    36be:	9a 83       	std	Y+2, r25	; 0x02
	return (usart)->STATUS & USART_RXCIF_bm;
    36c0:	89 81       	ldd	r24, Y+1	; 0x01
    36c2:	9a 81       	ldd	r25, Y+2	; 0x02
    36c4:	fc 01       	movw	r30, r24
    36c6:	81 81       	ldd	r24, Z+1	; 0x01
    36c8:	88 2f       	mov	r24, r24
    36ca:	90 e0       	ldi	r25, 0x00	; 0
    36cc:	80 78       	andi	r24, 0x80	; 128
    36ce:	90 70       	andi	r25, 0x00	; 0
    36d0:	21 e0       	ldi	r18, 0x01	; 1
    36d2:	00 97       	sbiw	r24, 0x00	; 0
    36d4:	09 f4       	brne	.+2      	; 0x36d8 <usart_rx_is_complete+0x28>
    36d6:	20 e0       	ldi	r18, 0x00	; 0
    36d8:	82 2f       	mov	r24, r18
}
    36da:	0f 90       	pop	r0
    36dc:	0f 90       	pop	r0
    36de:	df 91       	pop	r29
    36e0:	cf 91       	pop	r28
    36e2:	08 95       	ret

000036e4 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    36e4:	cf 93       	push	r28
    36e6:	df 93       	push	r29
    36e8:	cd b7       	in	r28, 0x3d	; 61
    36ea:	de b7       	in	r29, 0x3e	; 62
	switch (CONFIG_SYSCLK_SOURCE) {
	case SYSCLK_SRC_RC2MHZ:
		return 2000000UL;
    36ec:	80 e8       	ldi	r24, 0x80	; 128
    36ee:	94 e8       	ldi	r25, 0x84	; 132
    36f0:	ae e1       	ldi	r26, 0x1E	; 30
    36f2:	b0 e0       	ldi	r27, 0x00	; 0

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
    36f4:	bc 01       	movw	r22, r24
    36f6:	cd 01       	movw	r24, r26
    36f8:	df 91       	pop	r29
    36fa:	cf 91       	pop	r28
    36fc:	08 95       	ret

000036fe <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
    36fe:	cf 93       	push	r28
    3700:	df 93       	push	r29
    3702:	0f 92       	push	r0
    3704:	cd b7       	in	r28, 0x3d	; 61
    3706:	de b7       	in	r29, 0x3e	; 62
	uint8_t shift = 0;
    3708:	19 82       	std	Y+1, r1	; 0x01

	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
    370a:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <sysclk_get_main_hz>
    370e:	dc 01       	movw	r26, r24
    3710:	cb 01       	movw	r24, r22
    3712:	29 81       	ldd	r18, Y+1	; 0x01
    3714:	22 2f       	mov	r18, r18
    3716:	30 e0       	ldi	r19, 0x00	; 0
    3718:	02 2e       	mov	r0, r18
    371a:	04 c0       	rjmp	.+8      	; 0x3724 <sysclk_get_per4_hz+0x26>
    371c:	b6 95       	lsr	r27
    371e:	a7 95       	ror	r26
    3720:	97 95       	ror	r25
    3722:	87 95       	ror	r24
    3724:	0a 94       	dec	r0
    3726:	d2 f7       	brpl	.-12     	; 0x371c <sysclk_get_per4_hz+0x1e>
}
    3728:	bc 01       	movw	r22, r24
    372a:	cd 01       	movw	r24, r26
    372c:	0f 90       	pop	r0
    372e:	df 91       	pop	r29
    3730:	cf 91       	pop	r28
    3732:	08 95       	ret

00003734 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
    3734:	cf 93       	push	r28
    3736:	df 93       	push	r29
    3738:	cd b7       	in	r28, 0x3d	; 61
    373a:	de b7       	in	r29, 0x3e	; 62
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
    373c:	0e 94 7f 1b 	call	0x36fe	; 0x36fe <sysclk_get_per4_hz>
    3740:	dc 01       	movw	r26, r24
    3742:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
    3744:	bc 01       	movw	r22, r24
    3746:	cd 01       	movw	r24, r26
    3748:	df 91       	pop	r29
    374a:	cf 91       	pop	r28
    374c:	08 95       	ret

0000374e <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
    374e:	cf 93       	push	r28
    3750:	df 93       	push	r29
    3752:	cd b7       	in	r28, 0x3d	; 61
    3754:	de b7       	in	r29, 0x3e	; 62
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
	else
		return sysclk_get_per2_hz();
    3756:	0e 94 9a 1b 	call	0x3734	; 0x3734 <sysclk_get_per2_hz>
    375a:	dc 01       	movw	r26, r24
    375c:	cb 01       	movw	r24, r22
}
    375e:	bc 01       	movw	r22, r24
    3760:	cd 01       	movw	r24, r26
    3762:	df 91       	pop	r29
    3764:	cf 91       	pop	r28
    3766:	08 95       	ret

00003768 <ioport_pin_to_port>:
 * \param pin PORT pin number. This number can be generated by the macro
 * CREATE_PORT_PIN.
 * \return Pointer to the port on which the pin is located.
 */
static inline PORT_t *ioport_pin_to_port(port_pin_t pin)
{
    3768:	cf 93       	push	r28
    376a:	df 93       	push	r29
    376c:	0f 92       	push	r0
    376e:	cd b7       	in	r28, 0x3d	; 61
    3770:	de b7       	in	r29, 0x3e	; 62
    3772:	89 83       	std	Y+1, r24	; 0x01
	// Each port has an offset of 0x20
	return (PORT_t *)((uintptr_t)&PORTA + (pin >> 3) * 0x20);
    3774:	89 81       	ldd	r24, Y+1	; 0x01
    3776:	86 95       	lsr	r24
    3778:	86 95       	lsr	r24
    377a:	86 95       	lsr	r24
    377c:	88 2f       	mov	r24, r24
    377e:	90 e0       	ldi	r25, 0x00	; 0
    3780:	c0 96       	adiw	r24, 0x30	; 48
    3782:	88 0f       	add	r24, r24
    3784:	99 1f       	adc	r25, r25
    3786:	82 95       	swap	r24
    3788:	92 95       	swap	r25
    378a:	90 7f       	andi	r25, 0xF0	; 240
    378c:	98 27       	eor	r25, r24
    378e:	80 7f       	andi	r24, 0xF0	; 240
    3790:	98 27       	eor	r25, r24
}
    3792:	0f 90       	pop	r0
    3794:	df 91       	pop	r29
    3796:	cf 91       	pop	r28
    3798:	08 95       	ret

0000379a <ioport_pin_to_mask>:
 *
 * \param pin PORT pin number.
 * \return Pin mask.
 */
static inline pin_mask_t ioport_pin_to_mask(port_pin_t pin)
{
    379a:	cf 93       	push	r28
    379c:	df 93       	push	r29
    379e:	0f 92       	push	r0
    37a0:	cd b7       	in	r28, 0x3d	; 61
    37a2:	de b7       	in	r29, 0x3e	; 62
    37a4:	89 83       	std	Y+1, r24	; 0x01
	return 1U << (pin & 0x7);
    37a6:	89 81       	ldd	r24, Y+1	; 0x01
    37a8:	88 2f       	mov	r24, r24
    37aa:	90 e0       	ldi	r25, 0x00	; 0
    37ac:	9c 01       	movw	r18, r24
    37ae:	27 70       	andi	r18, 0x07	; 7
    37b0:	30 70       	andi	r19, 0x00	; 0
    37b2:	81 e0       	ldi	r24, 0x01	; 1
    37b4:	90 e0       	ldi	r25, 0x00	; 0
    37b6:	02 2e       	mov	r0, r18
    37b8:	02 c0       	rjmp	.+4      	; 0x37be <ioport_pin_to_mask+0x24>
    37ba:	88 0f       	add	r24, r24
    37bc:	99 1f       	adc	r25, r25
    37be:	0a 94       	dec	r0
    37c0:	e2 f7       	brpl	.-8      	; 0x37ba <ioport_pin_to_mask+0x20>
}
    37c2:	0f 90       	pop	r0
    37c4:	df 91       	pop	r29
    37c6:	cf 91       	pop	r28
    37c8:	08 95       	ret

000037ca <usart_enable_module_clock>:
 * module.
 *
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
    37ca:	cf 93       	push	r28
    37cc:	df 93       	push	r29
    37ce:	0f 92       	push	r0
    37d0:	0f 92       	push	r0
    37d2:	cd b7       	in	r28, 0x3d	; 61
    37d4:	de b7       	in	r29, 0x3e	; 62
    37d6:	89 83       	std	Y+1, r24	; 0x01
    37d8:	9a 83       	std	Y+2, r25	; 0x02
#ifdef USARTC0
	if ((uintptr_t)usart == (uintptr_t)&USARTC0) {
    37da:	89 81       	ldd	r24, Y+1	; 0x01
    37dc:	9a 81       	ldd	r25, Y+2	; 0x02
    37de:	28 e0       	ldi	r18, 0x08	; 8
    37e0:	80 3a       	cpi	r24, 0xA0	; 160
    37e2:	92 07       	cpc	r25, r18
    37e4:	29 f4       	brne	.+10     	; 0x37f0 <usart_enable_module_clock+0x26>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    37e6:	83 e0       	ldi	r24, 0x03	; 3
    37e8:	90 e0       	ldi	r25, 0x00	; 0
    37ea:	60 e1       	ldi	r22, 0x10	; 16
    37ec:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
	}
#endif
#ifdef USARTC1
	if ((uintptr_t)usart == (uintptr_t)&USARTC1) {
    37f0:	89 81       	ldd	r24, Y+1	; 0x01
    37f2:	9a 81       	ldd	r25, Y+2	; 0x02
    37f4:	28 e0       	ldi	r18, 0x08	; 8
    37f6:	80 3b       	cpi	r24, 0xB0	; 176
    37f8:	92 07       	cpc	r25, r18
    37fa:	29 f4       	brne	.+10     	; 0x3806 <usart_enable_module_clock+0x3c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    37fc:	83 e0       	ldi	r24, 0x03	; 3
    37fe:	90 e0       	ldi	r25, 0x00	; 0
    3800:	60 e2       	ldi	r22, 0x20	; 32
    3802:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
	}
#endif
#ifdef USARTD0
	if ((uintptr_t)usart == (uintptr_t)&USARTD0) {
    3806:	89 81       	ldd	r24, Y+1	; 0x01
    3808:	9a 81       	ldd	r25, Y+2	; 0x02
    380a:	29 e0       	ldi	r18, 0x09	; 9
    380c:	80 3a       	cpi	r24, 0xA0	; 160
    380e:	92 07       	cpc	r25, r18
    3810:	29 f4       	brne	.+10     	; 0x381c <usart_enable_module_clock+0x52>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    3812:	84 e0       	ldi	r24, 0x04	; 4
    3814:	90 e0       	ldi	r25, 0x00	; 0
    3816:	60 e1       	ldi	r22, 0x10	; 16
    3818:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
	}
#endif
#ifdef USARTD1
	if ((uintptr_t)usart == (uintptr_t)&USARTD1) {
    381c:	89 81       	ldd	r24, Y+1	; 0x01
    381e:	9a 81       	ldd	r25, Y+2	; 0x02
    3820:	29 e0       	ldi	r18, 0x09	; 9
    3822:	80 3b       	cpi	r24, 0xB0	; 176
    3824:	92 07       	cpc	r25, r18
    3826:	29 f4       	brne	.+10     	; 0x3832 <usart_enable_module_clock+0x68>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    3828:	84 e0       	ldi	r24, 0x04	; 4
    382a:	90 e0       	ldi	r25, 0x00	; 0
    382c:	60 e2       	ldi	r22, 0x20	; 32
    382e:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
	}
#endif
#ifdef USARTE0
	if ((uintptr_t)usart == (uintptr_t)&USARTE0) {
    3832:	89 81       	ldd	r24, Y+1	; 0x01
    3834:	9a 81       	ldd	r25, Y+2	; 0x02
    3836:	2a e0       	ldi	r18, 0x0A	; 10
    3838:	80 3a       	cpi	r24, 0xA0	; 160
    383a:	92 07       	cpc	r25, r18
    383c:	29 f4       	brne	.+10     	; 0x3848 <usart_enable_module_clock+0x7e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    383e:	85 e0       	ldi	r24, 0x05	; 5
    3840:	90 e0       	ldi	r25, 0x00	; 0
    3842:	60 e1       	ldi	r22, 0x10	; 16
    3844:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
	}
#endif
#ifdef USARTE1
	if ((uintptr_t)usart == (uintptr_t)&USARTE1) {
    3848:	89 81       	ldd	r24, Y+1	; 0x01
    384a:	9a 81       	ldd	r25, Y+2	; 0x02
    384c:	2a e0       	ldi	r18, 0x0A	; 10
    384e:	80 3b       	cpi	r24, 0xB0	; 176
    3850:	92 07       	cpc	r25, r18
    3852:	29 f4       	brne	.+10     	; 0x385e <usart_enable_module_clock+0x94>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    3854:	85 e0       	ldi	r24, 0x05	; 5
    3856:	90 e0       	ldi	r25, 0x00	; 0
    3858:	60 e2       	ldi	r22, 0x20	; 32
    385a:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
	}
#endif
#ifdef USARTF0
	if ((uintptr_t)usart == (uintptr_t)&USARTF0) {
    385e:	89 81       	ldd	r24, Y+1	; 0x01
    3860:	9a 81       	ldd	r25, Y+2	; 0x02
    3862:	2b e0       	ldi	r18, 0x0B	; 11
    3864:	80 3a       	cpi	r24, 0xA0	; 160
    3866:	92 07       	cpc	r25, r18
    3868:	29 f4       	brne	.+10     	; 0x3874 <usart_enable_module_clock+0xaa>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    386a:	86 e0       	ldi	r24, 0x06	; 6
    386c:	90 e0       	ldi	r25, 0x00	; 0
    386e:	60 e1       	ldi	r22, 0x10	; 16
    3870:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
	}
#endif
#ifdef USARTF1
	if ((uintptr_t)usart == (uintptr_t)&USARTF1) {
    3874:	89 81       	ldd	r24, Y+1	; 0x01
    3876:	9a 81       	ldd	r25, Y+2	; 0x02
    3878:	2b e0       	ldi	r18, 0x0B	; 11
    387a:	80 3b       	cpi	r24, 0xB0	; 176
    387c:	92 07       	cpc	r25, r18
    387e:	29 f4       	brne	.+10     	; 0x388a <usart_enable_module_clock+0xc0>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    3880:	86 e0       	ldi	r24, 0x06	; 6
    3882:	90 e0       	ldi	r25, 0x00	; 0
    3884:	60 e2       	ldi	r22, 0x20	; 32
    3886:	0e 94 ee 19 	call	0x33dc	; 0x33dc <sysclk_enable_module>
	}
#endif
}
    388a:	0f 90       	pop	r0
    388c:	0f 90       	pop	r0
    388e:	df 91       	pop	r29
    3890:	cf 91       	pop	r28
    3892:	08 95       	ret

00003894 <usart_init_rs232>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    3894:	cf 92       	push	r12
    3896:	df 92       	push	r13
    3898:	ef 92       	push	r14
    389a:	ff 92       	push	r15
    389c:	0f 93       	push	r16
    389e:	1f 93       	push	r17
    38a0:	cf 93       	push	r28
    38a2:	df 93       	push	r29
    38a4:	00 d0       	rcall	.+0      	; 0x38a6 <usart_init_rs232+0x12>
    38a6:	0f 92       	push	r0
    38a8:	cd b7       	in	r28, 0x3d	; 61
    38aa:	de b7       	in	r29, 0x3e	; 62
    38ac:	89 83       	std	Y+1, r24	; 0x01
    38ae:	9a 83       	std	Y+2, r25	; 0x02
    38b0:	6b 83       	std	Y+3, r22	; 0x03
    38b2:	7c 83       	std	Y+4, r23	; 0x04
	usart_enable_module_clock(usart);
    38b4:	89 81       	ldd	r24, Y+1	; 0x01
    38b6:	9a 81       	ldd	r25, Y+2	; 0x02
    38b8:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
    38bc:	89 81       	ldd	r24, Y+1	; 0x01
    38be:	9a 81       	ldd	r25, Y+2	; 0x02
    38c0:	60 e0       	ldi	r22, 0x00	; 0
    38c2:	70 e0       	ldi	r23, 0x00	; 0
    38c4:	0e 94 21 1b 	call	0x3642	; 0x3642 <usart_set_mode>
	usart_format_set(usart, opt->charlength, opt->paritytype,
    38c8:	8b 81       	ldd	r24, Y+3	; 0x03
    38ca:	9c 81       	ldd	r25, Y+4	; 0x04
    38cc:	dc 01       	movw	r26, r24
    38ce:	14 96       	adiw	r26, 0x04	; 4
    38d0:	4d 91       	ld	r20, X+
    38d2:	5c 91       	ld	r21, X
    38d4:	15 97       	sbiw	r26, 0x05	; 5
    38d6:	8b 81       	ldd	r24, Y+3	; 0x03
    38d8:	9c 81       	ldd	r25, Y+4	; 0x04
    38da:	fc 01       	movw	r30, r24
    38dc:	26 81       	ldd	r18, Z+6	; 0x06
    38de:	37 81       	ldd	r19, Z+7	; 0x07
			opt->stopbits);
    38e0:	8b 81       	ldd	r24, Y+3	; 0x03
    38e2:	9c 81       	ldd	r25, Y+4	; 0x04
 */
void usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
	usart_enable_module_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
    38e4:	dc 01       	movw	r26, r24
    38e6:	18 96       	adiw	r26, 0x08	; 8
    38e8:	ec 91       	ld	r30, X
    38ea:	89 81       	ldd	r24, Y+1	; 0x01
    38ec:	9a 81       	ldd	r25, Y+2	; 0x02
    38ee:	ba 01       	movw	r22, r20
    38f0:	a9 01       	movw	r20, r18
    38f2:	2e 2f       	mov	r18, r30
    38f4:	0e 94 e7 1a 	call	0x35ce	; 0x35ce <usart_format_set>
			opt->stopbits);
	usart_set_baudrate(usart, opt->baudrate, /*(uint32_t)20000000*/sysclk_get_per_hz());
    38f8:	8b 81       	ldd	r24, Y+3	; 0x03
    38fa:	9c 81       	ldd	r25, Y+4	; 0x04
    38fc:	fc 01       	movw	r30, r24
    38fe:	c0 80       	ld	r12, Z
    3900:	d1 80       	ldd	r13, Z+1	; 0x01
    3902:	e2 80       	ldd	r14, Z+2	; 0x02
    3904:	f3 80       	ldd	r15, Z+3	; 0x03
    3906:	0e 94 a7 1b 	call	0x374e	; 0x374e <sysclk_get_per_hz>
    390a:	8b 01       	movw	r16, r22
    390c:	9c 01       	movw	r18, r24
    390e:	89 81       	ldd	r24, Y+1	; 0x01
    3910:	9a 81       	ldd	r25, Y+2	; 0x02
    3912:	b7 01       	movw	r22, r14
    3914:	a6 01       	movw	r20, r12
    3916:	0e 94 09 1f 	call	0x3e12	; 0x3e12 <usart_set_baudrate>
	usart_tx_enable(usart);
    391a:	89 81       	ldd	r24, Y+1	; 0x01
    391c:	9a 81       	ldd	r25, Y+2	; 0x02
    391e:	0e 94 0a 1b 	call	0x3614	; 0x3614 <usart_tx_enable>
	usart_rx_enable(usart);
    3922:	89 81       	ldd	r24, Y+1	; 0x01
    3924:	9a 81       	ldd	r25, Y+2	; 0x02
    3926:	0e 94 d0 1a 	call	0x35a0	; 0x35a0 <usart_rx_enable>
}
    392a:	24 96       	adiw	r28, 0x04	; 4
    392c:	cd bf       	out	0x3d, r28	; 61
    392e:	de bf       	out	0x3e, r29	; 62
    3930:	df 91       	pop	r29
    3932:	cf 91       	pop	r28
    3934:	1f 91       	pop	r17
    3936:	0f 91       	pop	r16
    3938:	ff 90       	pop	r15
    393a:	ef 90       	pop	r14
    393c:	df 90       	pop	r13
    393e:	cf 90       	pop	r12
    3940:	08 95       	ret

00003942 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    3942:	cf 92       	push	r12
    3944:	df 92       	push	r13
    3946:	ef 92       	push	r14
    3948:	ff 92       	push	r15
    394a:	0f 93       	push	r16
    394c:	1f 93       	push	r17
    394e:	cf 93       	push	r28
    3950:	df 93       	push	r29
    3952:	cd b7       	in	r28, 0x3d	; 61
    3954:	de b7       	in	r29, 0x3e	; 62
    3956:	25 97       	sbiw	r28, 0x05	; 5
    3958:	cd bf       	out	0x3d, r28	; 61
    395a:	de bf       	out	0x3e, r29	; 62
    395c:	8a 83       	std	Y+2, r24	; 0x02
    395e:	9b 83       	std	Y+3, r25	; 0x03
    3960:	6c 83       	std	Y+4, r22	; 0x04
    3962:	7d 83       	std	Y+5, r23	; 0x05
	usart_enable_module_clock(usart);
    3964:	8a 81       	ldd	r24, Y+2	; 0x02
    3966:	9b 81       	ldd	r25, Y+3	; 0x03
    3968:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_MSPI_gc);
    396c:	8a 81       	ldd	r24, Y+2	; 0x02
    396e:	9b 81       	ldd	r25, Y+3	; 0x03
    3970:	60 ec       	ldi	r22, 0xC0	; 192
    3972:	70 e0       	ldi	r23, 0x00	; 0
    3974:	0e 94 21 1b 	call	0x3642	; 0x3642 <usart_set_mode>
	port_pin_t sck_pin;

	if (opt->spimode == 1 || opt->spimode == 3) {
    3978:	8c 81       	ldd	r24, Y+4	; 0x04
    397a:	9d 81       	ldd	r25, Y+5	; 0x05
    397c:	fc 01       	movw	r30, r24
    397e:	84 81       	ldd	r24, Z+4	; 0x04
    3980:	81 30       	cpi	r24, 0x01	; 1
    3982:	31 f0       	breq	.+12     	; 0x3990 <usart_init_spi+0x4e>
    3984:	8c 81       	ldd	r24, Y+4	; 0x04
    3986:	9d 81       	ldd	r25, Y+5	; 0x05
    3988:	fc 01       	movw	r30, r24
    398a:	84 81       	ldd	r24, Z+4	; 0x04
    398c:	83 30       	cpi	r24, 0x03	; 3
    398e:	59 f4       	brne	.+22     	; 0x39a6 <usart_init_spi+0x64>
		//! \todo Fix when UCPHA_bm is added to header file.
		usart->CTRLC |= 0x02;
    3990:	8a 81       	ldd	r24, Y+2	; 0x02
    3992:	9b 81       	ldd	r25, Y+3	; 0x03
    3994:	fc 01       	movw	r30, r24
    3996:	85 81       	ldd	r24, Z+5	; 0x05
    3998:	28 2f       	mov	r18, r24
    399a:	22 60       	ori	r18, 0x02	; 2
    399c:	8a 81       	ldd	r24, Y+2	; 0x02
    399e:	9b 81       	ldd	r25, Y+3	; 0x03
    39a0:	fc 01       	movw	r30, r24
    39a2:	25 83       	std	Z+5, r18	; 0x05
    39a4:	0a c0       	rjmp	.+20     	; 0x39ba <usart_init_spi+0x78>
	} else {
		//! \todo Fix when UCPHA_bm is added to header file.
		usart->CTRLC &= ~0x02;
    39a6:	8a 81       	ldd	r24, Y+2	; 0x02
    39a8:	9b 81       	ldd	r25, Y+3	; 0x03
    39aa:	fc 01       	movw	r30, r24
    39ac:	85 81       	ldd	r24, Z+5	; 0x05
    39ae:	28 2f       	mov	r18, r24
    39b0:	2d 7f       	andi	r18, 0xFD	; 253
    39b2:	8a 81       	ldd	r24, Y+2	; 0x02
    39b4:	9b 81       	ldd	r25, Y+3	; 0x03
    39b6:	fc 01       	movw	r30, r24
    39b8:	25 83       	std	Z+5, r18	; 0x05
	}

	// configure Clock polarity using INVEN bit of the correct SCK I/O port
	if (opt->spimode == 2 || opt->spimode == 3) {
    39ba:	8c 81       	ldd	r24, Y+4	; 0x04
    39bc:	9d 81       	ldd	r25, Y+5	; 0x05
    39be:	fc 01       	movw	r30, r24
    39c0:	84 81       	ldd	r24, Z+4	; 0x04
    39c2:	82 30       	cpi	r24, 0x02	; 2
    39c4:	39 f0       	breq	.+14     	; 0x39d4 <usart_init_spi+0x92>
    39c6:	8c 81       	ldd	r24, Y+4	; 0x04
    39c8:	9d 81       	ldd	r25, Y+5	; 0x05
    39ca:	fc 01       	movw	r30, r24
    39cc:	84 81       	ldd	r24, Z+4	; 0x04
    39ce:	83 30       	cpi	r24, 0x03	; 3
    39d0:	09 f0       	breq	.+2      	; 0x39d4 <usart_init_spi+0x92>
    39d2:	b0 c0       	rjmp	.+352    	; 0x3b34 <usart_init_spi+0x1f2>
#ifdef USARTC0
		if ((uint16_t)usart == (uint16_t)&USARTC0) {
    39d4:	8a 81       	ldd	r24, Y+2	; 0x02
    39d6:	9b 81       	ldd	r25, Y+3	; 0x03
    39d8:	f8 e0       	ldi	r31, 0x08	; 8
    39da:	80 3a       	cpi	r24, 0xA0	; 160
    39dc:	9f 07       	cpc	r25, r31
    39de:	81 f4       	brne	.+32     	; 0x3a00 <usart_init_spi+0xbe>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    39e0:	81 e1       	ldi	r24, 0x11	; 17
    39e2:	89 83       	std	Y+1, r24	; 0x01
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    39e4:	89 81       	ldd	r24, Y+1	; 0x01
    39e6:	0e 94 b4 1b 	call	0x3768	; 0x3768 <ioport_pin_to_port>
    39ea:	8c 01       	movw	r16, r24
    39ec:	89 81       	ldd	r24, Y+1	; 0x01
    39ee:	0e 94 cd 1b 	call	0x379a	; 0x379a <ioport_pin_to_mask>
    39f2:	28 2f       	mov	r18, r24
    39f4:	c8 01       	movw	r24, r16
    39f6:	62 2f       	mov	r22, r18
    39f8:	40 e4       	ldi	r20, 0x40	; 64
    39fa:	53 e0       	ldi	r21, 0x03	; 3
    39fc:	0e 94 76 1a 	call	0x34ec	; 0x34ec <ioport_configure_port_pin>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTC1
		if ((uint16_t)usart == (uint16_t)&USARTC1) {
    3a00:	8a 81       	ldd	r24, Y+2	; 0x02
    3a02:	9b 81       	ldd	r25, Y+3	; 0x03
    3a04:	28 e0       	ldi	r18, 0x08	; 8
    3a06:	80 3b       	cpi	r24, 0xB0	; 176
    3a08:	92 07       	cpc	r25, r18
    3a0a:	81 f4       	brne	.+32     	; 0x3a2c <usart_init_spi+0xea>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    3a0c:	85 e1       	ldi	r24, 0x15	; 21
    3a0e:	89 83       	std	Y+1, r24	; 0x01
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    3a10:	89 81       	ldd	r24, Y+1	; 0x01
    3a12:	0e 94 b4 1b 	call	0x3768	; 0x3768 <ioport_pin_to_port>
    3a16:	8c 01       	movw	r16, r24
    3a18:	89 81       	ldd	r24, Y+1	; 0x01
    3a1a:	0e 94 cd 1b 	call	0x379a	; 0x379a <ioport_pin_to_mask>
    3a1e:	28 2f       	mov	r18, r24
    3a20:	c8 01       	movw	r24, r16
    3a22:	62 2f       	mov	r22, r18
    3a24:	40 e4       	ldi	r20, 0x40	; 64
    3a26:	53 e0       	ldi	r21, 0x03	; 3
    3a28:	0e 94 76 1a 	call	0x34ec	; 0x34ec <ioport_configure_port_pin>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTD0
		if ((uint16_t)usart == (uint16_t)&USARTD0) {
    3a2c:	8a 81       	ldd	r24, Y+2	; 0x02
    3a2e:	9b 81       	ldd	r25, Y+3	; 0x03
    3a30:	e9 e0       	ldi	r30, 0x09	; 9
    3a32:	80 3a       	cpi	r24, 0xA0	; 160
    3a34:	9e 07       	cpc	r25, r30
    3a36:	81 f4       	brne	.+32     	; 0x3a58 <usart_init_spi+0x116>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    3a38:	89 e1       	ldi	r24, 0x19	; 25
    3a3a:	89 83       	std	Y+1, r24	; 0x01
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    3a3c:	89 81       	ldd	r24, Y+1	; 0x01
    3a3e:	0e 94 b4 1b 	call	0x3768	; 0x3768 <ioport_pin_to_port>
    3a42:	8c 01       	movw	r16, r24
    3a44:	89 81       	ldd	r24, Y+1	; 0x01
    3a46:	0e 94 cd 1b 	call	0x379a	; 0x379a <ioport_pin_to_mask>
    3a4a:	28 2f       	mov	r18, r24
    3a4c:	c8 01       	movw	r24, r16
    3a4e:	62 2f       	mov	r22, r18
    3a50:	40 e4       	ldi	r20, 0x40	; 64
    3a52:	53 e0       	ldi	r21, 0x03	; 3
    3a54:	0e 94 76 1a 	call	0x34ec	; 0x34ec <ioport_configure_port_pin>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTD1
		if ((uint16_t)usart == (uint16_t)&USARTD1) {
    3a58:	8a 81       	ldd	r24, Y+2	; 0x02
    3a5a:	9b 81       	ldd	r25, Y+3	; 0x03
    3a5c:	f9 e0       	ldi	r31, 0x09	; 9
    3a5e:	80 3b       	cpi	r24, 0xB0	; 176
    3a60:	9f 07       	cpc	r25, r31
    3a62:	81 f4       	brne	.+32     	; 0x3a84 <usart_init_spi+0x142>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    3a64:	8d e1       	ldi	r24, 0x1D	; 29
    3a66:	89 83       	std	Y+1, r24	; 0x01
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    3a68:	89 81       	ldd	r24, Y+1	; 0x01
    3a6a:	0e 94 b4 1b 	call	0x3768	; 0x3768 <ioport_pin_to_port>
    3a6e:	8c 01       	movw	r16, r24
    3a70:	89 81       	ldd	r24, Y+1	; 0x01
    3a72:	0e 94 cd 1b 	call	0x379a	; 0x379a <ioport_pin_to_mask>
    3a76:	28 2f       	mov	r18, r24
    3a78:	c8 01       	movw	r24, r16
    3a7a:	62 2f       	mov	r22, r18
    3a7c:	40 e4       	ldi	r20, 0x40	; 64
    3a7e:	53 e0       	ldi	r21, 0x03	; 3
    3a80:	0e 94 76 1a 	call	0x34ec	; 0x34ec <ioport_configure_port_pin>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTE0
		if ((uint16_t)usart == (uint16_t)&USARTE0) {
    3a84:	8a 81       	ldd	r24, Y+2	; 0x02
    3a86:	9b 81       	ldd	r25, Y+3	; 0x03
    3a88:	2a e0       	ldi	r18, 0x0A	; 10
    3a8a:	80 3a       	cpi	r24, 0xA0	; 160
    3a8c:	92 07       	cpc	r25, r18
    3a8e:	81 f4       	brne	.+32     	; 0x3ab0 <usart_init_spi+0x16e>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    3a90:	81 e2       	ldi	r24, 0x21	; 33
    3a92:	89 83       	std	Y+1, r24	; 0x01
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    3a94:	89 81       	ldd	r24, Y+1	; 0x01
    3a96:	0e 94 b4 1b 	call	0x3768	; 0x3768 <ioport_pin_to_port>
    3a9a:	8c 01       	movw	r16, r24
    3a9c:	89 81       	ldd	r24, Y+1	; 0x01
    3a9e:	0e 94 cd 1b 	call	0x379a	; 0x379a <ioport_pin_to_mask>
    3aa2:	28 2f       	mov	r18, r24
    3aa4:	c8 01       	movw	r24, r16
    3aa6:	62 2f       	mov	r22, r18
    3aa8:	40 e4       	ldi	r20, 0x40	; 64
    3aaa:	53 e0       	ldi	r21, 0x03	; 3
    3aac:	0e 94 76 1a 	call	0x34ec	; 0x34ec <ioport_configure_port_pin>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTE1
		if ((uint16_t)usart == (uint16_t)&USARTE1) {
    3ab0:	8a 81       	ldd	r24, Y+2	; 0x02
    3ab2:	9b 81       	ldd	r25, Y+3	; 0x03
    3ab4:	ea e0       	ldi	r30, 0x0A	; 10
    3ab6:	80 3b       	cpi	r24, 0xB0	; 176
    3ab8:	9e 07       	cpc	r25, r30
    3aba:	81 f4       	brne	.+32     	; 0x3adc <usart_init_spi+0x19a>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    3abc:	85 e2       	ldi	r24, 0x25	; 37
    3abe:	89 83       	std	Y+1, r24	; 0x01
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    3ac0:	89 81       	ldd	r24, Y+1	; 0x01
    3ac2:	0e 94 b4 1b 	call	0x3768	; 0x3768 <ioport_pin_to_port>
    3ac6:	8c 01       	movw	r16, r24
    3ac8:	89 81       	ldd	r24, Y+1	; 0x01
    3aca:	0e 94 cd 1b 	call	0x379a	; 0x379a <ioport_pin_to_mask>
    3ace:	28 2f       	mov	r18, r24
    3ad0:	c8 01       	movw	r24, r16
    3ad2:	62 2f       	mov	r22, r18
    3ad4:	40 e4       	ldi	r20, 0x40	; 64
    3ad6:	53 e0       	ldi	r21, 0x03	; 3
    3ad8:	0e 94 76 1a 	call	0x34ec	; 0x34ec <ioport_configure_port_pin>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTF0
		if ((uint16_t)usart == (uint16_t)&USARTF0) {
    3adc:	8a 81       	ldd	r24, Y+2	; 0x02
    3ade:	9b 81       	ldd	r25, Y+3	; 0x03
    3ae0:	fb e0       	ldi	r31, 0x0B	; 11
    3ae2:	80 3a       	cpi	r24, 0xA0	; 160
    3ae4:	9f 07       	cpc	r25, r31
    3ae6:	81 f4       	brne	.+32     	; 0x3b08 <usart_init_spi+0x1c6>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    3ae8:	89 e2       	ldi	r24, 0x29	; 41
    3aea:	89 83       	std	Y+1, r24	; 0x01
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    3aec:	89 81       	ldd	r24, Y+1	; 0x01
    3aee:	0e 94 b4 1b 	call	0x3768	; 0x3768 <ioport_pin_to_port>
    3af2:	8c 01       	movw	r16, r24
    3af4:	89 81       	ldd	r24, Y+1	; 0x01
    3af6:	0e 94 cd 1b 	call	0x379a	; 0x379a <ioport_pin_to_mask>
    3afa:	28 2f       	mov	r18, r24
    3afc:	c8 01       	movw	r24, r16
    3afe:	62 2f       	mov	r22, r18
    3b00:	40 e4       	ldi	r20, 0x40	; 64
    3b02:	53 e0       	ldi	r21, 0x03	; 3
    3b04:	0e 94 76 1a 	call	0x34ec	; 0x34ec <ioport_configure_port_pin>
					ioport_pin_to_mask(sck_pin),
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
#ifdef USARTF1
		if ((uint16_t)usart == (uint16_t)&USARTF1) {
    3b08:	8a 81       	ldd	r24, Y+2	; 0x02
    3b0a:	9b 81       	ldd	r25, Y+3	; 0x03
    3b0c:	2b e0       	ldi	r18, 0x0B	; 11
    3b0e:	80 3b       	cpi	r24, 0xB0	; 176
    3b10:	92 07       	cpc	r25, r18
    3b12:	81 f4       	brne	.+32     	; 0x3b34 <usart_init_spi+0x1f2>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    3b14:	8d e2       	ldi	r24, 0x2D	; 45
    3b16:	89 83       	std	Y+1, r24	; 0x01
			ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    3b18:	89 81       	ldd	r24, Y+1	; 0x01
    3b1a:	0e 94 b4 1b 	call	0x3768	; 0x3768 <ioport_pin_to_port>
    3b1e:	8c 01       	movw	r16, r24
    3b20:	89 81       	ldd	r24, Y+1	; 0x01
    3b22:	0e 94 cd 1b 	call	0x379a	; 0x379a <ioport_pin_to_mask>
    3b26:	28 2f       	mov	r18, r24
    3b28:	c8 01       	movw	r24, r16
    3b2a:	62 2f       	mov	r22, r18
    3b2c:	40 e4       	ldi	r20, 0x40	; 64
    3b2e:	53 e0       	ldi	r21, 0x03	; 3
    3b30:	0e 94 76 1a 	call	0x34ec	; 0x34ec <ioport_configure_port_pin>
					IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH | IOPORT_INV_ENABLED);
		}
#endif
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    3b34:	8c 81       	ldd	r24, Y+4	; 0x04
    3b36:	9d 81       	ldd	r25, Y+5	; 0x05
    3b38:	fc 01       	movw	r30, r24
    3b3a:	c0 80       	ld	r12, Z
    3b3c:	d1 80       	ldd	r13, Z+1	; 0x01
    3b3e:	e2 80       	ldd	r14, Z+2	; 0x02
    3b40:	f3 80       	ldd	r15, Z+3	; 0x03
    3b42:	0e 94 a7 1b 	call	0x374e	; 0x374e <sysclk_get_per_hz>
    3b46:	8b 01       	movw	r16, r22
    3b48:	9c 01       	movw	r18, r24
    3b4a:	8a 81       	ldd	r24, Y+2	; 0x02
    3b4c:	9b 81       	ldd	r25, Y+3	; 0x03
    3b4e:	b7 01       	movw	r22, r14
    3b50:	a6 01       	movw	r20, r12
    3b52:	0e 94 cf 20 	call	0x419e	; 0x419e <usart_spi_set_baudrate>
	usart_tx_enable(usart);
    3b56:	8a 81       	ldd	r24, Y+2	; 0x02
    3b58:	9b 81       	ldd	r25, Y+3	; 0x03
    3b5a:	0e 94 0a 1b 	call	0x3614	; 0x3614 <usart_tx_enable>
	usart_rx_enable(usart);
    3b5e:	8a 81       	ldd	r24, Y+2	; 0x02
    3b60:	9b 81       	ldd	r25, Y+3	; 0x03
    3b62:	0e 94 d0 1a 	call	0x35a0	; 0x35a0 <usart_rx_enable>
}
    3b66:	25 96       	adiw	r28, 0x05	; 5
    3b68:	cd bf       	out	0x3d, r28	; 61
    3b6a:	de bf       	out	0x3e, r29	; 62
    3b6c:	df 91       	pop	r29
    3b6e:	cf 91       	pop	r28
    3b70:	1f 91       	pop	r17
    3b72:	0f 91       	pop	r16
    3b74:	ff 90       	pop	r15
    3b76:	ef 90       	pop	r14
    3b78:	df 90       	pop	r13
    3b7a:	cf 90       	pop	r12
    3b7c:	08 95       	ret

00003b7e <usart_putchar>:
 * \param c The data to send.
 *
 * \return STATUS_OK
 */
enum status_code usart_putchar(USART_t *usart, uint8_t c)
{
    3b7e:	cf 93       	push	r28
    3b80:	df 93       	push	r29
    3b82:	00 d0       	rcall	.+0      	; 0x3b84 <usart_putchar+0x6>
    3b84:	cd b7       	in	r28, 0x3d	; 61
    3b86:	de b7       	in	r29, 0x3e	; 62
    3b88:	89 83       	std	Y+1, r24	; 0x01
    3b8a:	9a 83       	std	Y+2, r25	; 0x02
    3b8c:	6b 83       	std	Y+3, r22	; 0x03
	while (usart_data_register_is_empty(usart) == false);
    3b8e:	00 00       	nop
    3b90:	89 81       	ldd	r24, Y+1	; 0x01
    3b92:	9a 81       	ldd	r25, Y+2	; 0x02
    3b94:	0e 94 3e 1b 	call	0x367c	; 0x367c <usart_data_register_is_empty>
    3b98:	98 2f       	mov	r25, r24
    3b9a:	81 e0       	ldi	r24, 0x01	; 1
    3b9c:	89 27       	eor	r24, r25
    3b9e:	88 23       	and	r24, r24
    3ba0:	b9 f7       	brne	.-18     	; 0x3b90 <usart_putchar+0x12>
	(usart)->DATA = c;
    3ba2:	89 81       	ldd	r24, Y+1	; 0x01
    3ba4:	9a 81       	ldd	r25, Y+2	; 0x02
    3ba6:	2b 81       	ldd	r18, Y+3	; 0x03
    3ba8:	fc 01       	movw	r30, r24
    3baa:	20 83       	st	Z, r18
	return STATUS_OK;
    3bac:	80 e0       	ldi	r24, 0x00	; 0
    3bae:	90 e0       	ldi	r25, 0x00	; 0
}
    3bb0:	23 96       	adiw	r28, 0x03	; 3
    3bb2:	cd bf       	out	0x3d, r28	; 61
    3bb4:	de bf       	out	0x3e, r29	; 62
    3bb6:	df 91       	pop	r29
    3bb8:	cf 91       	pop	r28
    3bba:	08 95       	ret

00003bbc <usart_getchar>:
 * \param usart The USART module.
 *
 * \return The received data.
 */
uint8_t usart_getchar(USART_t *usart)
{
    3bbc:	cf 93       	push	r28
    3bbe:	df 93       	push	r29
    3bc0:	0f 92       	push	r0
    3bc2:	0f 92       	push	r0
    3bc4:	cd b7       	in	r28, 0x3d	; 61
    3bc6:	de b7       	in	r29, 0x3e	; 62
    3bc8:	89 83       	std	Y+1, r24	; 0x01
    3bca:	9a 83       	std	Y+2, r25	; 0x02
	while (usart_rx_is_complete(usart) == false);
    3bcc:	00 00       	nop
    3bce:	89 81       	ldd	r24, Y+1	; 0x01
    3bd0:	9a 81       	ldd	r25, Y+2	; 0x02
    3bd2:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <usart_rx_is_complete>
    3bd6:	98 2f       	mov	r25, r24
    3bd8:	81 e0       	ldi	r24, 0x01	; 1
    3bda:	89 27       	eor	r24, r25
    3bdc:	88 23       	and	r24, r24
    3bde:	b9 f7       	brne	.-18     	; 0x3bce <usart_getchar+0x12>
	return ((uint8_t) (usart)->DATA);
    3be0:	89 81       	ldd	r24, Y+1	; 0x01
    3be2:	9a 81       	ldd	r25, Y+2	; 0x02
    3be4:	fc 01       	movw	r30, r24
    3be6:	80 81       	ld	r24, Z
}
    3be8:	0f 90       	pop	r0
    3bea:	0f 90       	pop	r0
    3bec:	df 91       	pop	r29
    3bee:	cf 91       	pop	r28
    3bf0:	08 95       	ret

00003bf2 <usart_get_baud_offset>:
 *
 * \return The baudrate offset in PROGMEM table
 * \retval USART_BAUD_UNDEFINED for baudrates not in lookup table
 */
static uint8_t usart_get_baud_offset(uint32_t baud)
{
    3bf2:	cf 93       	push	r28
    3bf4:	df 93       	push	r29
    3bf6:	00 d0       	rcall	.+0      	; 0x3bf8 <usart_get_baud_offset+0x6>
    3bf8:	0f 92       	push	r0
    3bfa:	cd b7       	in	r28, 0x3d	; 61
    3bfc:	de b7       	in	r29, 0x3e	; 62
    3bfe:	69 83       	std	Y+1, r22	; 0x01
    3c00:	7a 83       	std	Y+2, r23	; 0x02
    3c02:	8b 83       	std	Y+3, r24	; 0x03
    3c04:	9c 83       	std	Y+4, r25	; 0x04
	switch(baud) {
    3c06:	89 81       	ldd	r24, Y+1	; 0x01
    3c08:	9a 81       	ldd	r25, Y+2	; 0x02
    3c0a:	ab 81       	ldd	r26, Y+3	; 0x03
    3c0c:	bc 81       	ldd	r27, Y+4	; 0x04
    3c0e:	80 38       	cpi	r24, 0x80	; 128
    3c10:	25 e2       	ldi	r18, 0x25	; 37
    3c12:	92 07       	cpc	r25, r18
    3c14:	20 e0       	ldi	r18, 0x00	; 0
    3c16:	a2 07       	cpc	r26, r18
    3c18:	20 e0       	ldi	r18, 0x00	; 0
    3c1a:	b2 07       	cpc	r27, r18
    3c1c:	09 f4       	brne	.+2      	; 0x3c20 <usart_get_baud_offset+0x2e>
    3c1e:	40 c0       	rjmp	.+128    	; 0x3ca0 <usart_get_baud_offset+0xae>
    3c20:	81 38       	cpi	r24, 0x81	; 129
    3c22:	25 e2       	ldi	r18, 0x25	; 37
    3c24:	92 07       	cpc	r25, r18
    3c26:	20 e0       	ldi	r18, 0x00	; 0
    3c28:	a2 07       	cpc	r26, r18
    3c2a:	20 e0       	ldi	r18, 0x00	; 0
    3c2c:	b2 07       	cpc	r27, r18
    3c2e:	c8 f4       	brcc	.+50     	; 0x3c62 <usart_get_baud_offset+0x70>
    3c30:	80 36       	cpi	r24, 0x60	; 96
    3c32:	29 e0       	ldi	r18, 0x09	; 9
    3c34:	92 07       	cpc	r25, r18
    3c36:	20 e0       	ldi	r18, 0x00	; 0
    3c38:	a2 07       	cpc	r26, r18
    3c3a:	20 e0       	ldi	r18, 0x00	; 0
    3c3c:	b2 07       	cpc	r27, r18
    3c3e:	61 f1       	breq	.+88     	; 0x3c98 <usart_get_baud_offset+0xa6>
    3c40:	80 3c       	cpi	r24, 0xC0	; 192
    3c42:	22 e1       	ldi	r18, 0x12	; 18
    3c44:	92 07       	cpc	r25, r18
    3c46:	20 e0       	ldi	r18, 0x00	; 0
    3c48:	a2 07       	cpc	r26, r18
    3c4a:	20 e0       	ldi	r18, 0x00	; 0
    3c4c:	b2 07       	cpc	r27, r18
    3c4e:	31 f1       	breq	.+76     	; 0x3c9c <usart_get_baud_offset+0xaa>
    3c50:	80 3b       	cpi	r24, 0xB0	; 176
    3c52:	24 e0       	ldi	r18, 0x04	; 4
    3c54:	92 07       	cpc	r25, r18
    3c56:	20 e0       	ldi	r18, 0x00	; 0
    3c58:	a2 07       	cpc	r26, r18
    3c5a:	20 e0       	ldi	r18, 0x00	; 0
    3c5c:	b2 07       	cpc	r27, r18
    3c5e:	d1 f0       	breq	.+52     	; 0x3c94 <usart_get_baud_offset+0xa2>
    3c60:	27 c0       	rjmp	.+78     	; 0x3cb0 <usart_get_baud_offset+0xbe>
    3c62:	80 30       	cpi	r24, 0x00	; 0
    3c64:	26 e9       	ldi	r18, 0x96	; 150
    3c66:	92 07       	cpc	r25, r18
    3c68:	20 e0       	ldi	r18, 0x00	; 0
    3c6a:	a2 07       	cpc	r26, r18
    3c6c:	20 e0       	ldi	r18, 0x00	; 0
    3c6e:	b2 07       	cpc	r27, r18
    3c70:	d9 f0       	breq	.+54     	; 0x3ca8 <usart_get_baud_offset+0xb6>
    3c72:	80 30       	cpi	r24, 0x00	; 0
    3c74:	21 ee       	ldi	r18, 0xE1	; 225
    3c76:	92 07       	cpc	r25, r18
    3c78:	20 e0       	ldi	r18, 0x00	; 0
    3c7a:	a2 07       	cpc	r26, r18
    3c7c:	20 e0       	ldi	r18, 0x00	; 0
    3c7e:	b2 07       	cpc	r27, r18
    3c80:	a9 f0       	breq	.+42     	; 0x3cac <usart_get_baud_offset+0xba>
    3c82:	80 30       	cpi	r24, 0x00	; 0
    3c84:	2b e4       	ldi	r18, 0x4B	; 75
    3c86:	92 07       	cpc	r25, r18
    3c88:	20 e0       	ldi	r18, 0x00	; 0
    3c8a:	a2 07       	cpc	r26, r18
    3c8c:	20 e0       	ldi	r18, 0x00	; 0
    3c8e:	b2 07       	cpc	r27, r18
    3c90:	49 f0       	breq	.+18     	; 0x3ca4 <usart_get_baud_offset+0xb2>
    3c92:	0e c0       	rjmp	.+28     	; 0x3cb0 <usart_get_baud_offset+0xbe>
	case 1200:
		return (uint8_t)USART_BAUD_1200;
    3c94:	80 e0       	ldi	r24, 0x00	; 0
    3c96:	0d c0       	rjmp	.+26     	; 0x3cb2 <usart_get_baud_offset+0xc0>
	case 2400:
		return (uint8_t)USART_BAUD_2400;
    3c98:	81 e0       	ldi	r24, 0x01	; 1
    3c9a:	0b c0       	rjmp	.+22     	; 0x3cb2 <usart_get_baud_offset+0xc0>
	case 4800:
		return (uint8_t)USART_BAUD_4800;
    3c9c:	82 e0       	ldi	r24, 0x02	; 2
    3c9e:	09 c0       	rjmp	.+18     	; 0x3cb2 <usart_get_baud_offset+0xc0>
	case 9600:
		return (uint8_t)USART_BAUD_9600;
    3ca0:	83 e0       	ldi	r24, 0x03	; 3
    3ca2:	07 c0       	rjmp	.+14     	; 0x3cb2 <usart_get_baud_offset+0xc0>
	case 19200:
		return (uint8_t)USART_BAUD_19200;
    3ca4:	84 e0       	ldi	r24, 0x04	; 4
    3ca6:	05 c0       	rjmp	.+10     	; 0x3cb2 <usart_get_baud_offset+0xc0>
	case 38400:
		return (uint8_t)USART_BAUD_38400;
    3ca8:	85 e0       	ldi	r24, 0x05	; 5
    3caa:	03 c0       	rjmp	.+6      	; 0x3cb2 <usart_get_baud_offset+0xc0>
	case 57600:
		return (uint8_t)USART_BAUD_57600;
    3cac:	86 e0       	ldi	r24, 0x06	; 6
    3cae:	01 c0       	rjmp	.+2      	; 0x3cb2 <usart_get_baud_offset+0xc0>
	default:
		return (uint8_t)USART_BAUD_UNDEFINED;
    3cb0:	8f ef       	ldi	r24, 0xFF	; 255
	}
}
    3cb2:	24 96       	adiw	r28, 0x04	; 4
    3cb4:	cd bf       	out	0x3d, r28	; 61
    3cb6:	de bf       	out	0x3e, r29	; 62
    3cb8:	df 91       	pop	r29
    3cba:	cf 91       	pop	r28
    3cbc:	08 95       	ret

00003cbe <usart_set_bsel_bscale_value>:
 * \param bsel   Calculated BSEL value.
 * \param bscale Calculated BSEL value.
 *
 */
void usart_set_bsel_bscale_value(USART_t *usart, uint16_t bsel, uint8_t bscale)
{
    3cbe:	cf 93       	push	r28
    3cc0:	df 93       	push	r29
    3cc2:	cd b7       	in	r28, 0x3d	; 61
    3cc4:	de b7       	in	r29, 0x3e	; 62
    3cc6:	25 97       	sbiw	r28, 0x05	; 5
    3cc8:	cd bf       	out	0x3d, r28	; 61
    3cca:	de bf       	out	0x3e, r29	; 62
    3ccc:	89 83       	std	Y+1, r24	; 0x01
    3cce:	9a 83       	std	Y+2, r25	; 0x02
    3cd0:	6b 83       	std	Y+3, r22	; 0x03
    3cd2:	7c 83       	std	Y+4, r23	; 0x04
    3cd4:	4d 83       	std	Y+5, r20	; 0x05
	(usart)->BAUDCTRLA = (uint8_t) (bsel);
    3cd6:	2b 81       	ldd	r18, Y+3	; 0x03
    3cd8:	89 81       	ldd	r24, Y+1	; 0x01
    3cda:	9a 81       	ldd	r25, Y+2	; 0x02
    3cdc:	fc 01       	movw	r30, r24
    3cde:	26 83       	std	Z+6, r18	; 0x06
	(usart)->BAUDCTRLB = (uint8_t)(((bsel >> 8) & 0X0F) | (bscale << 4));
    3ce0:	8b 81       	ldd	r24, Y+3	; 0x03
    3ce2:	9c 81       	ldd	r25, Y+4	; 0x04
    3ce4:	89 2f       	mov	r24, r25
    3ce6:	99 27       	eor	r25, r25
    3ce8:	98 2f       	mov	r25, r24
    3cea:	9f 70       	andi	r25, 0x0F	; 15
    3cec:	8d 81       	ldd	r24, Y+5	; 0x05
    3cee:	82 95       	swap	r24
    3cf0:	80 7f       	andi	r24, 0xF0	; 240
    3cf2:	29 2f       	mov	r18, r25
    3cf4:	28 2b       	or	r18, r24
    3cf6:	89 81       	ldd	r24, Y+1	; 0x01
    3cf8:	9a 81       	ldd	r25, Y+2	; 0x02
    3cfa:	fc 01       	movw	r30, r24
    3cfc:	27 83       	std	Z+7, r18	; 0x07
}
    3cfe:	25 96       	adiw	r28, 0x05	; 5
    3d00:	cd bf       	out	0x3d, r28	; 61
    3d02:	de bf       	out	0x3e, r29	; 62
    3d04:	df 91       	pop	r29
    3d06:	cf 91       	pop	r28
    3d08:	08 95       	ret

00003d0a <usart_set_baudrate_precalculated>:
 * \param cpu_hz The CPU frequency.
 *
 */
void usart_set_baudrate_precalculated(USART_t *usart, uint32_t baud,
		uint32_t cpu_hz)
{
    3d0a:	ef 92       	push	r14
    3d0c:	ff 92       	push	r15
    3d0e:	0f 93       	push	r16
    3d10:	1f 93       	push	r17
    3d12:	cf 93       	push	r28
    3d14:	df 93       	push	r29
    3d16:	cd b7       	in	r28, 0x3d	; 61
    3d18:	de b7       	in	r29, 0x3e	; 62
    3d1a:	65 97       	sbiw	r28, 0x15	; 21
    3d1c:	cd bf       	out	0x3d, r28	; 61
    3d1e:	de bf       	out	0x3e, r29	; 62
    3d20:	8c 87       	std	Y+12, r24	; 0x0c
    3d22:	9d 87       	std	Y+13, r25	; 0x0d
    3d24:	4e 87       	std	Y+14, r20	; 0x0e
    3d26:	5f 87       	std	Y+15, r21	; 0x0f
    3d28:	68 8b       	std	Y+16, r22	; 0x10
    3d2a:	79 8b       	std	Y+17, r23	; 0x11
    3d2c:	0a 8b       	std	Y+18, r16	; 0x12
    3d2e:	1b 8b       	std	Y+19, r17	; 0x13
    3d30:	2c 8b       	std	Y+20, r18	; 0x14
    3d32:	3d 8b       	std	Y+21, r19	; 0x15
	uint8_t baud_offset;
	uint16_t baudctrl = 0;
    3d34:	19 82       	std	Y+1, r1	; 0x01
    3d36:	1a 82       	std	Y+2, r1	; 0x02

	baud_offset = usart_get_baud_offset(baud);
    3d38:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d3a:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d3c:	a8 89       	ldd	r26, Y+16	; 0x10
    3d3e:	b9 89       	ldd	r27, Y+17	; 0x11
    3d40:	bc 01       	movw	r22, r24
    3d42:	cd 01       	movw	r24, r26
    3d44:	0e 94 f9 1d 	call	0x3bf2	; 0x3bf2 <usart_get_baud_offset>
    3d48:	8b 83       	std	Y+3, r24	; 0x03

	if (cpu_hz == 2000000UL) {
    3d4a:	8a 89       	ldd	r24, Y+18	; 0x12
    3d4c:	9b 89       	ldd	r25, Y+19	; 0x13
    3d4e:	ac 89       	ldd	r26, Y+20	; 0x14
    3d50:	bd 89       	ldd	r27, Y+21	; 0x15
    3d52:	80 38       	cpi	r24, 0x80	; 128
    3d54:	24 e8       	ldi	r18, 0x84	; 132
    3d56:	92 07       	cpc	r25, r18
    3d58:	2e e1       	ldi	r18, 0x1E	; 30
    3d5a:	a2 07       	cpc	r26, r18
    3d5c:	20 e0       	ldi	r18, 0x00	; 0
    3d5e:	b2 07       	cpc	r27, r18
    3d60:	c9 f4       	brne	.+50     	; 0x3d94 <usart_set_baudrate_precalculated+0x8a>
		baudctrl = PROGMEM_READ_WORD(baudctrl_2mhz + baud_offset);
    3d62:	8b 81       	ldd	r24, Y+3	; 0x03
    3d64:	88 2f       	mov	r24, r24
    3d66:	90 e0       	ldi	r25, 0x00	; 0
    3d68:	88 0f       	add	r24, r24
    3d6a:	99 1f       	adc	r25, r25
    3d6c:	84 59       	subi	r24, 0x94	; 148
    3d6e:	9d 4f       	sbci	r25, 0xFD	; 253
    3d70:	8c 83       	std	Y+4, r24	; 0x04
    3d72:	9d 83       	std	Y+5, r25	; 0x05
    3d74:	8c 81       	ldd	r24, Y+4	; 0x04
    3d76:	9d 81       	ldd	r25, Y+5	; 0x05
    3d78:	8c 01       	movw	r16, r24
    3d7a:	f8 01       	movw	r30, r16
    3d7c:	e5 90       	lpm	r14, Z+
    3d7e:	f4 90       	lpm	r15, Z
    3d80:	8f 01       	movw	r16, r30
    3d82:	ee 82       	std	Y+6, r14	; 0x06
    3d84:	ff 82       	std	Y+7, r15	; 0x07
    3d86:	0c 83       	std	Y+4, r16	; 0x04
    3d88:	1d 83       	std	Y+5, r17	; 0x05
    3d8a:	8e 81       	ldd	r24, Y+6	; 0x06
    3d8c:	9f 81       	ldd	r25, Y+7	; 0x07
    3d8e:	89 83       	std	Y+1, r24	; 0x01
    3d90:	9a 83       	std	Y+2, r25	; 0x02
    3d92:	24 c0       	rjmp	.+72     	; 0x3ddc <usart_set_baudrate_precalculated+0xd2>
	} else if (cpu_hz == 32000000UL){
    3d94:	8a 89       	ldd	r24, Y+18	; 0x12
    3d96:	9b 89       	ldd	r25, Y+19	; 0x13
    3d98:	ac 89       	ldd	r26, Y+20	; 0x14
    3d9a:	bd 89       	ldd	r27, Y+21	; 0x15
    3d9c:	80 30       	cpi	r24, 0x00	; 0
    3d9e:	f8 e4       	ldi	r31, 0x48	; 72
    3da0:	9f 07       	cpc	r25, r31
    3da2:	f8 ee       	ldi	r31, 0xE8	; 232
    3da4:	af 07       	cpc	r26, r31
    3da6:	f1 e0       	ldi	r31, 0x01	; 1
    3da8:	bf 07       	cpc	r27, r31
    3daa:	c1 f4       	brne	.+48     	; 0x3ddc <usart_set_baudrate_precalculated+0xd2>
		baudctrl = PROGMEM_READ_WORD(baudctrl_32mhz + baud_offset);
    3dac:	8b 81       	ldd	r24, Y+3	; 0x03
    3dae:	88 2f       	mov	r24, r24
    3db0:	90 e0       	ldi	r25, 0x00	; 0
    3db2:	88 0f       	add	r24, r24
    3db4:	99 1f       	adc	r25, r25
    3db6:	86 58       	subi	r24, 0x86	; 134
    3db8:	9d 4f       	sbci	r25, 0xFD	; 253
    3dba:	88 87       	std	Y+8, r24	; 0x08
    3dbc:	99 87       	std	Y+9, r25	; 0x09
    3dbe:	88 85       	ldd	r24, Y+8	; 0x08
    3dc0:	99 85       	ldd	r25, Y+9	; 0x09
    3dc2:	8c 01       	movw	r16, r24
    3dc4:	f8 01       	movw	r30, r16
    3dc6:	e5 90       	lpm	r14, Z+
    3dc8:	f4 90       	lpm	r15, Z
    3dca:	8f 01       	movw	r16, r30
    3dcc:	ea 86       	std	Y+10, r14	; 0x0a
    3dce:	fb 86       	std	Y+11, r15	; 0x0b
    3dd0:	08 87       	std	Y+8, r16	; 0x08
    3dd2:	19 87       	std	Y+9, r17	; 0x09
    3dd4:	8a 85       	ldd	r24, Y+10	; 0x0a
    3dd6:	9b 85       	ldd	r25, Y+11	; 0x0b
    3dd8:	89 83       	std	Y+1, r24	; 0x01
    3dda:	9a 83       	std	Y+2, r25	; 0x02
	} else {
		/* Error, system clock speed or USART baud rate is not supported
		by the look-up table */
		Assert(false);
	}
	if (baud_offset != USART_BAUD_UNDEFINED) {
    3ddc:	8b 81       	ldd	r24, Y+3	; 0x03
    3dde:	8f 3f       	cpi	r24, 0xFF	; 255
    3de0:	71 f0       	breq	.+28     	; 0x3dfe <usart_set_baudrate_precalculated+0xf4>
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
    3de2:	29 81       	ldd	r18, Y+1	; 0x01
    3de4:	8c 85       	ldd	r24, Y+12	; 0x0c
    3de6:	9d 85       	ldd	r25, Y+13	; 0x0d
    3de8:	fc 01       	movw	r30, r24
    3dea:	27 83       	std	Z+7, r18	; 0x07
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
    3dec:	89 81       	ldd	r24, Y+1	; 0x01
    3dee:	9a 81       	ldd	r25, Y+2	; 0x02
    3df0:	89 2f       	mov	r24, r25
    3df2:	99 27       	eor	r25, r25
    3df4:	28 2f       	mov	r18, r24
    3df6:	8c 85       	ldd	r24, Y+12	; 0x0c
    3df8:	9d 85       	ldd	r25, Y+13	; 0x0d
    3dfa:	fc 01       	movw	r30, r24
    3dfc:	26 83       	std	Z+6, r18	; 0x06
	}
}
    3dfe:	65 96       	adiw	r28, 0x15	; 21
    3e00:	cd bf       	out	0x3d, r28	; 61
    3e02:	de bf       	out	0x3e, r29	; 62
    3e04:	df 91       	pop	r29
    3e06:	cf 91       	pop	r28
    3e08:	1f 91       	pop	r17
    3e0a:	0f 91       	pop	r16
    3e0c:	ff 90       	pop	r15
    3e0e:	ef 90       	pop	r14
    3e10:	08 95       	ret

00003e12 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud,volatile uint32_t cpu_hz)
{
    3e12:	ef 92       	push	r14
    3e14:	ff 92       	push	r15
    3e16:	0f 93       	push	r16
    3e18:	1f 93       	push	r17
    3e1a:	cf 93       	push	r28
    3e1c:	df 93       	push	r29
    3e1e:	cd b7       	in	r28, 0x3d	; 61
    3e20:	de b7       	in	r29, 0x3e	; 62
    3e22:	6f 97       	sbiw	r28, 0x1f	; 31
    3e24:	cd bf       	out	0x3d, r28	; 61
    3e26:	de bf       	out	0x3e, r29	; 62
    3e28:	8e 8b       	std	Y+22, r24	; 0x16
    3e2a:	9f 8b       	std	Y+23, r25	; 0x17
    3e2c:	48 8f       	std	Y+24, r20	; 0x18
    3e2e:	59 8f       	std	Y+25, r21	; 0x19
    3e30:	6a 8f       	std	Y+26, r22	; 0x1a
    3e32:	7b 8f       	std	Y+27, r23	; 0x1b
    3e34:	0c 8f       	std	Y+28, r16	; 0x1c
    3e36:	1d 8f       	std	Y+29, r17	; 0x1d
    3e38:	2e 8f       	std	Y+30, r18	; 0x1e
    3e3a:	3f 8f       	std	Y+31, r19	; 0x1f

	/*
	 * Check if the hardware supports the given baud rate
	 */
	// 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN)
	max_rate = cpu_hz / 8;
    3e3c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3e3e:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3e40:	ae 8d       	ldd	r26, Y+30	; 0x1e
    3e42:	bf 8d       	ldd	r27, Y+31	; 0x1f
    3e44:	68 94       	set
    3e46:	12 f8       	bld	r1, 2
    3e48:	b6 95       	lsr	r27
    3e4a:	a7 95       	ror	r26
    3e4c:	97 95       	ror	r25
    3e4e:	87 95       	ror	r24
    3e50:	16 94       	lsr	r1
    3e52:	d1 f7       	brne	.-12     	; 0x3e48 <usart_set_baudrate+0x36>
    3e54:	8a 8b       	std	Y+18, r24	; 0x12
    3e56:	9b 8b       	std	Y+19, r25	; 0x13
    3e58:	ac 8b       	std	Y+20, r26	; 0x14
    3e5a:	bd 8b       	std	Y+21, r27	; 0x15
	// 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1)
	min_rate = cpu_hz / 4194304;
    3e5c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3e5e:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3e60:	ae 8d       	ldd	r26, Y+30	; 0x1e
    3e62:	bf 8d       	ldd	r27, Y+31	; 0x1f
    3e64:	07 2e       	mov	r0, r23
    3e66:	76 e1       	ldi	r23, 0x16	; 22
    3e68:	b6 95       	lsr	r27
    3e6a:	a7 95       	ror	r26
    3e6c:	97 95       	ror	r25
    3e6e:	87 95       	ror	r24
    3e70:	7a 95       	dec	r23
    3e72:	d1 f7       	brne	.-12     	; 0x3e68 <usart_set_baudrate+0x56>
    3e74:	70 2d       	mov	r23, r0
    3e76:	8e 87       	std	Y+14, r24	; 0x0e
    3e78:	9f 87       	std	Y+15, r25	; 0x0f
    3e7a:	a8 8b       	std	Y+16, r26	; 0x10
    3e7c:	b9 8b       	std	Y+17, r27	; 0x11

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    3e7e:	8e 89       	ldd	r24, Y+22	; 0x16
    3e80:	9f 89       	ldd	r25, Y+23	; 0x17
    3e82:	fc 01       	movw	r30, r24
    3e84:	84 81       	ldd	r24, Z+4	; 0x04
    3e86:	88 2f       	mov	r24, r24
    3e88:	90 e0       	ldi	r25, 0x00	; 0
    3e8a:	84 70       	andi	r24, 0x04	; 4
    3e8c:	90 70       	andi	r25, 0x00	; 0
    3e8e:	00 97       	sbiw	r24, 0x00	; 0
    3e90:	c1 f4       	brne	.+48     	; 0x3ec2 <usart_set_baudrate+0xb0>
		max_rate /= 2;
    3e92:	8a 89       	ldd	r24, Y+18	; 0x12
    3e94:	9b 89       	ldd	r25, Y+19	; 0x13
    3e96:	ac 89       	ldd	r26, Y+20	; 0x14
    3e98:	bd 89       	ldd	r27, Y+21	; 0x15
    3e9a:	b6 95       	lsr	r27
    3e9c:	a7 95       	ror	r26
    3e9e:	97 95       	ror	r25
    3ea0:	87 95       	ror	r24
    3ea2:	8a 8b       	std	Y+18, r24	; 0x12
    3ea4:	9b 8b       	std	Y+19, r25	; 0x13
    3ea6:	ac 8b       	std	Y+20, r26	; 0x14
    3ea8:	bd 8b       	std	Y+21, r27	; 0x15
		min_rate /= 2;
    3eaa:	8e 85       	ldd	r24, Y+14	; 0x0e
    3eac:	9f 85       	ldd	r25, Y+15	; 0x0f
    3eae:	a8 89       	ldd	r26, Y+16	; 0x10
    3eb0:	b9 89       	ldd	r27, Y+17	; 0x11
    3eb2:	b6 95       	lsr	r27
    3eb4:	a7 95       	ror	r26
    3eb6:	97 95       	ror	r25
    3eb8:	87 95       	ror	r24
    3eba:	8e 87       	std	Y+14, r24	; 0x0e
    3ebc:	9f 87       	std	Y+15, r25	; 0x0f
    3ebe:	a8 8b       	std	Y+16, r26	; 0x10
    3ec0:	b9 8b       	std	Y+17, r27	; 0x11
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    3ec2:	8a 89       	ldd	r24, Y+18	; 0x12
    3ec4:	9b 89       	ldd	r25, Y+19	; 0x13
    3ec6:	ac 89       	ldd	r26, Y+20	; 0x14
    3ec8:	bd 89       	ldd	r27, Y+21	; 0x15
    3eca:	28 8d       	ldd	r18, Y+24	; 0x18
    3ecc:	39 8d       	ldd	r19, Y+25	; 0x19
    3ece:	4a 8d       	ldd	r20, Y+26	; 0x1a
    3ed0:	5b 8d       	ldd	r21, Y+27	; 0x1b
    3ed2:	82 17       	cp	r24, r18
    3ed4:	93 07       	cpc	r25, r19
    3ed6:	a4 07       	cpc	r26, r20
    3ed8:	b5 07       	cpc	r27, r21
    3eda:	68 f0       	brcs	.+26     	; 0x3ef6 <usart_set_baudrate+0xe4>
    3edc:	8e 85       	ldd	r24, Y+14	; 0x0e
    3ede:	9f 85       	ldd	r25, Y+15	; 0x0f
    3ee0:	a8 89       	ldd	r26, Y+16	; 0x10
    3ee2:	b9 89       	ldd	r27, Y+17	; 0x11
    3ee4:	28 8d       	ldd	r18, Y+24	; 0x18
    3ee6:	39 8d       	ldd	r19, Y+25	; 0x19
    3ee8:	4a 8d       	ldd	r20, Y+26	; 0x1a
    3eea:	5b 8d       	ldd	r21, Y+27	; 0x1b
    3eec:	28 17       	cp	r18, r24
    3eee:	39 07       	cpc	r19, r25
    3ef0:	4a 07       	cpc	r20, r26
    3ef2:	5b 07       	cpc	r21, r27
    3ef4:	10 f4       	brcc	.+4      	; 0x3efa <usart_set_baudrate+0xe8>
		return false;
    3ef6:	80 e0       	ldi	r24, 0x00	; 0
    3ef8:	48 c1       	rjmp	.+656    	; 0x418a <__stack+0x18a>
	}

	/*
	 * Check if double speed is enabled.
	 */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    3efa:	8e 89       	ldd	r24, Y+22	; 0x16
    3efc:	9f 89       	ldd	r25, Y+23	; 0x17
    3efe:	fc 01       	movw	r30, r24
    3f00:	84 81       	ldd	r24, Z+4	; 0x04
    3f02:	88 2f       	mov	r24, r24
    3f04:	90 e0       	ldi	r25, 0x00	; 0
    3f06:	84 70       	andi	r24, 0x04	; 4
    3f08:	90 70       	andi	r25, 0x00	; 0
    3f0a:	00 97       	sbiw	r24, 0x00	; 0
    3f0c:	61 f4       	brne	.+24     	; 0x3f26 <usart_set_baudrate+0x114>
		baud *= 2;
    3f0e:	88 8d       	ldd	r24, Y+24	; 0x18
    3f10:	99 8d       	ldd	r25, Y+25	; 0x19
    3f12:	aa 8d       	ldd	r26, Y+26	; 0x1a
    3f14:	bb 8d       	ldd	r27, Y+27	; 0x1b
    3f16:	88 0f       	add	r24, r24
    3f18:	99 1f       	adc	r25, r25
    3f1a:	aa 1f       	adc	r26, r26
    3f1c:	bb 1f       	adc	r27, r27
    3f1e:	88 8f       	std	Y+24, r24	; 0x18
    3f20:	99 8f       	std	Y+25, r25	; 0x19
    3f22:	aa 8f       	std	Y+26, r26	; 0x1a
    3f24:	bb 8f       	std	Y+27, r27	; 0x1b
	}

	/*
	 * Find the lowest possible exponent.
	 */
	limit = 0xfffU >> 4;
    3f26:	8f ef       	ldi	r24, 0xFF	; 255
    3f28:	90 e0       	ldi	r25, 0x00	; 0
    3f2a:	a0 e0       	ldi	r26, 0x00	; 0
    3f2c:	b0 e0       	ldi	r27, 0x00	; 0
    3f2e:	8e 83       	std	Y+6, r24	; 0x06
    3f30:	9f 83       	std	Y+7, r25	; 0x07
    3f32:	a8 87       	std	Y+8, r26	; 0x08
    3f34:	b9 87       	std	Y+9, r27	; 0x09
	ratio = cpu_hz / baud;
    3f36:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3f38:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3f3a:	ae 8d       	ldd	r26, Y+30	; 0x1e
    3f3c:	bf 8d       	ldd	r27, Y+31	; 0x1f
    3f3e:	28 8d       	ldd	r18, Y+24	; 0x18
    3f40:	39 8d       	ldd	r19, Y+25	; 0x19
    3f42:	4a 8d       	ldd	r20, Y+26	; 0x1a
    3f44:	5b 8d       	ldd	r21, Y+27	; 0x1b
    3f46:	bc 01       	movw	r22, r24
    3f48:	cd 01       	movw	r24, r26
    3f4a:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    3f4e:	da 01       	movw	r26, r20
    3f50:	c9 01       	movw	r24, r18
    3f52:	8a 87       	std	Y+10, r24	; 0x0a
    3f54:	9b 87       	std	Y+11, r25	; 0x0b
    3f56:	ac 87       	std	Y+12, r26	; 0x0c
    3f58:	bd 87       	std	Y+13, r27	; 0x0d

	for (exp = -7; exp < 7; exp++) {
    3f5a:	89 ef       	ldi	r24, 0xF9	; 249
    3f5c:	89 83       	std	Y+1, r24	; 0x01
    3f5e:	28 c0       	rjmp	.+80     	; 0x3fb0 <usart_set_baudrate+0x19e>
		if (ratio < limit) {
    3f60:	2a 85       	ldd	r18, Y+10	; 0x0a
    3f62:	3b 85       	ldd	r19, Y+11	; 0x0b
    3f64:	4c 85       	ldd	r20, Y+12	; 0x0c
    3f66:	5d 85       	ldd	r21, Y+13	; 0x0d
    3f68:	8e 81       	ldd	r24, Y+6	; 0x06
    3f6a:	9f 81       	ldd	r25, Y+7	; 0x07
    3f6c:	a8 85       	ldd	r26, Y+8	; 0x08
    3f6e:	b9 85       	ldd	r27, Y+9	; 0x09
    3f70:	28 17       	cp	r18, r24
    3f72:	39 07       	cpc	r19, r25
    3f74:	4a 07       	cpc	r20, r26
    3f76:	5b 07       	cpc	r21, r27
    3f78:	f8 f0       	brcs	.+62     	; 0x3fb8 <usart_set_baudrate+0x1a6>
			break;
		}

		limit <<= 1;
    3f7a:	8e 81       	ldd	r24, Y+6	; 0x06
    3f7c:	9f 81       	ldd	r25, Y+7	; 0x07
    3f7e:	a8 85       	ldd	r26, Y+8	; 0x08
    3f80:	b9 85       	ldd	r27, Y+9	; 0x09
    3f82:	88 0f       	add	r24, r24
    3f84:	99 1f       	adc	r25, r25
    3f86:	aa 1f       	adc	r26, r26
    3f88:	bb 1f       	adc	r27, r27
    3f8a:	8e 83       	std	Y+6, r24	; 0x06
    3f8c:	9f 83       	std	Y+7, r25	; 0x07
    3f8e:	a8 87       	std	Y+8, r26	; 0x08
    3f90:	b9 87       	std	Y+9, r27	; 0x09

		if (exp < -3) {
    3f92:	89 81       	ldd	r24, Y+1	; 0x01
    3f94:	8d 3f       	cpi	r24, 0xFD	; 253
    3f96:	4c f4       	brge	.+18     	; 0x3faa <usart_set_baudrate+0x198>
			limit |= 1;
    3f98:	8e 81       	ldd	r24, Y+6	; 0x06
    3f9a:	9f 81       	ldd	r25, Y+7	; 0x07
    3f9c:	a8 85       	ldd	r26, Y+8	; 0x08
    3f9e:	b9 85       	ldd	r27, Y+9	; 0x09
    3fa0:	81 60       	ori	r24, 0x01	; 1
    3fa2:	8e 83       	std	Y+6, r24	; 0x06
    3fa4:	9f 83       	std	Y+7, r25	; 0x07
    3fa6:	a8 87       	std	Y+8, r26	; 0x08
    3fa8:	b9 87       	std	Y+9, r27	; 0x09
	 * Find the lowest possible exponent.
	 */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    3faa:	89 81       	ldd	r24, Y+1	; 0x01
    3fac:	8f 5f       	subi	r24, 0xFF	; 255
    3fae:	89 83       	std	Y+1, r24	; 0x01
    3fb0:	89 81       	ldd	r24, Y+1	; 0x01
    3fb2:	87 30       	cpi	r24, 0x07	; 7
    3fb4:	ac f2       	brlt	.-86     	; 0x3f60 <usart_set_baudrate+0x14e>
    3fb6:	01 c0       	rjmp	.+2      	; 0x3fba <usart_set_baudrate+0x1a8>
		if (ratio < limit) {
			break;
    3fb8:	00 00       	nop
	 * operation as it ensures that we never exceeed 2**32 at any point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    3fba:	89 81       	ldd	r24, Y+1	; 0x01
    3fbc:	88 23       	and	r24, r24
    3fbe:	0c f0       	brlt	.+2      	; 0x3fc2 <usart_set_baudrate+0x1b0>
    3fc0:	8e c0       	rjmp	.+284    	; 0x40de <__stack+0xde>
		/*
		 * We are supposed to subtract 1, then apply BSCALE. We want to apply
		 * BSCALE first, so we need to turn everything inside the parenthesis
		 * into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    3fc2:	2c 8d       	ldd	r18, Y+28	; 0x1c
    3fc4:	3d 8d       	ldd	r19, Y+29	; 0x1d
    3fc6:	4e 8d       	ldd	r20, Y+30	; 0x1e
    3fc8:	5f 8d       	ldd	r21, Y+31	; 0x1f
    3fca:	88 8d       	ldd	r24, Y+24	; 0x18
    3fcc:	99 8d       	ldd	r25, Y+25	; 0x19
    3fce:	aa 8d       	ldd	r26, Y+26	; 0x1a
    3fd0:	bb 8d       	ldd	r27, Y+27	; 0x1b
    3fd2:	88 0f       	add	r24, r24
    3fd4:	99 1f       	adc	r25, r25
    3fd6:	aa 1f       	adc	r26, r26
    3fd8:	bb 1f       	adc	r27, r27
    3fda:	88 0f       	add	r24, r24
    3fdc:	99 1f       	adc	r25, r25
    3fde:	aa 1f       	adc	r26, r26
    3fe0:	bb 1f       	adc	r27, r27
    3fe2:	88 0f       	add	r24, r24
    3fe4:	99 1f       	adc	r25, r25
    3fe6:	aa 1f       	adc	r26, r26
    3fe8:	bb 1f       	adc	r27, r27
    3fea:	79 01       	movw	r14, r18
    3fec:	8a 01       	movw	r16, r20
    3fee:	e8 1a       	sub	r14, r24
    3ff0:	f9 0a       	sbc	r15, r25
    3ff2:	0a 0b       	sbc	r16, r26
    3ff4:	1b 0b       	sbc	r17, r27
    3ff6:	d8 01       	movw	r26, r16
    3ff8:	c7 01       	movw	r24, r14
    3ffa:	8c 8f       	std	Y+28, r24	; 0x1c
    3ffc:	9d 8f       	std	Y+29, r25	; 0x1d
    3ffe:	ae 8f       	std	Y+30, r26	; 0x1e
    4000:	bf 8f       	std	Y+31, r27	; 0x1f
		 * If we end up with a left-shift after taking the final divide-by-8
		 * into account, do the shift before the divide. Otherwise, left-shift
		 * the denominator instead (effectively resulting in an overall right
		 * shift.)
		 */
		if (exp <= -3) {
    4002:	89 81       	ldd	r24, Y+1	; 0x01
    4004:	8e 3f       	cpi	r24, 0xFE	; 254
    4006:	a4 f5       	brge	.+104    	; 0x4070 <__stack+0x70>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    4008:	8c 8d       	ldd	r24, Y+28	; 0x1c
    400a:	9d 8d       	ldd	r25, Y+29	; 0x1d
    400c:	ae 8d       	ldd	r26, Y+30	; 0x1e
    400e:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4010:	29 81       	ldd	r18, Y+1	; 0x01
    4012:	33 27       	eor	r19, r19
    4014:	27 fd       	sbrc	r18, 7
    4016:	30 95       	com	r19
    4018:	4d ef       	ldi	r20, 0xFD	; 253
    401a:	5f ef       	ldi	r21, 0xFF	; 255
    401c:	8a 01       	movw	r16, r20
    401e:	02 1b       	sub	r16, r18
    4020:	13 0b       	sbc	r17, r19
    4022:	98 01       	movw	r18, r16
    4024:	7c 01       	movw	r14, r24
    4026:	8d 01       	movw	r16, r26
    4028:	04 c0       	rjmp	.+8      	; 0x4032 <__stack+0x32>
    402a:	ee 0c       	add	r14, r14
    402c:	ff 1c       	adc	r15, r15
    402e:	00 1f       	adc	r16, r16
    4030:	11 1f       	adc	r17, r17
    4032:	2a 95       	dec	r18
    4034:	d2 f7       	brpl	.-12     	; 0x402a <__stack+0x2a>
    4036:	a8 01       	movw	r20, r16
    4038:	97 01       	movw	r18, r14
    403a:	88 8d       	ldd	r24, Y+24	; 0x18
    403c:	99 8d       	ldd	r25, Y+25	; 0x19
    403e:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4040:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4042:	b6 95       	lsr	r27
    4044:	a7 95       	ror	r26
    4046:	97 95       	ror	r25
    4048:	87 95       	ror	r24
    404a:	82 0f       	add	r24, r18
    404c:	93 1f       	adc	r25, r19
    404e:	a4 1f       	adc	r26, r20
    4050:	b5 1f       	adc	r27, r21
    4052:	28 8d       	ldd	r18, Y+24	; 0x18
    4054:	39 8d       	ldd	r19, Y+25	; 0x19
    4056:	4a 8d       	ldd	r20, Y+26	; 0x1a
    4058:	5b 8d       	ldd	r21, Y+27	; 0x1b
    405a:	bc 01       	movw	r22, r24
    405c:	cd 01       	movw	r24, r26
    405e:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    4062:	da 01       	movw	r26, r20
    4064:	c9 01       	movw	r24, r18
    4066:	8a 83       	std	Y+2, r24	; 0x02
    4068:	9b 83       	std	Y+3, r25	; 0x03
    406a:	ac 83       	std	Y+4, r26	; 0x04
    406c:	bd 83       	std	Y+5, r27	; 0x05
    406e:	70 c0       	rjmp	.+224    	; 0x4150 <__stack+0x150>
		} else {
			baud <<= exp + 3;
    4070:	89 81       	ldd	r24, Y+1	; 0x01
    4072:	99 27       	eor	r25, r25
    4074:	87 fd       	sbrc	r24, 7
    4076:	90 95       	com	r25
    4078:	9c 01       	movw	r18, r24
    407a:	2d 5f       	subi	r18, 0xFD	; 253
    407c:	3f 4f       	sbci	r19, 0xFF	; 255
    407e:	88 8d       	ldd	r24, Y+24	; 0x18
    4080:	99 8d       	ldd	r25, Y+25	; 0x19
    4082:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4084:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4086:	04 c0       	rjmp	.+8      	; 0x4090 <__stack+0x90>
    4088:	88 0f       	add	r24, r24
    408a:	99 1f       	adc	r25, r25
    408c:	aa 1f       	adc	r26, r26
    408e:	bb 1f       	adc	r27, r27
    4090:	2a 95       	dec	r18
    4092:	d2 f7       	brpl	.-12     	; 0x4088 <__stack+0x88>
    4094:	88 8f       	std	Y+24, r24	; 0x18
    4096:	99 8f       	std	Y+25, r25	; 0x19
    4098:	aa 8f       	std	Y+26, r26	; 0x1a
    409a:	bb 8f       	std	Y+27, r27	; 0x1b
			div = (cpu_hz + baud / 2) / baud;
    409c:	88 8d       	ldd	r24, Y+24	; 0x18
    409e:	99 8d       	ldd	r25, Y+25	; 0x19
    40a0:	aa 8d       	ldd	r26, Y+26	; 0x1a
    40a2:	bb 8d       	ldd	r27, Y+27	; 0x1b
    40a4:	9c 01       	movw	r18, r24
    40a6:	ad 01       	movw	r20, r26
    40a8:	56 95       	lsr	r21
    40aa:	47 95       	ror	r20
    40ac:	37 95       	ror	r19
    40ae:	27 95       	ror	r18
    40b0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    40b2:	9d 8d       	ldd	r25, Y+29	; 0x1d
    40b4:	ae 8d       	ldd	r26, Y+30	; 0x1e
    40b6:	bf 8d       	ldd	r27, Y+31	; 0x1f
    40b8:	82 0f       	add	r24, r18
    40ba:	93 1f       	adc	r25, r19
    40bc:	a4 1f       	adc	r26, r20
    40be:	b5 1f       	adc	r27, r21
    40c0:	28 8d       	ldd	r18, Y+24	; 0x18
    40c2:	39 8d       	ldd	r19, Y+25	; 0x19
    40c4:	4a 8d       	ldd	r20, Y+26	; 0x1a
    40c6:	5b 8d       	ldd	r21, Y+27	; 0x1b
    40c8:	bc 01       	movw	r22, r24
    40ca:	cd 01       	movw	r24, r26
    40cc:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    40d0:	da 01       	movw	r26, r20
    40d2:	c9 01       	movw	r24, r18
    40d4:	8a 83       	std	Y+2, r24	; 0x02
    40d6:	9b 83       	std	Y+3, r25	; 0x03
    40d8:	ac 83       	std	Y+4, r26	; 0x04
    40da:	bd 83       	std	Y+5, r27	; 0x05
    40dc:	39 c0       	rjmp	.+114    	; 0x4150 <__stack+0x150>
	} else {
		/*
		 * We will always do a right shift in this case, but we need to shift
		 * three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    40de:	89 81       	ldd	r24, Y+1	; 0x01
    40e0:	99 27       	eor	r25, r25
    40e2:	87 fd       	sbrc	r24, 7
    40e4:	90 95       	com	r25
    40e6:	9c 01       	movw	r18, r24
    40e8:	2d 5f       	subi	r18, 0xFD	; 253
    40ea:	3f 4f       	sbci	r19, 0xFF	; 255
    40ec:	88 8d       	ldd	r24, Y+24	; 0x18
    40ee:	99 8d       	ldd	r25, Y+25	; 0x19
    40f0:	aa 8d       	ldd	r26, Y+26	; 0x1a
    40f2:	bb 8d       	ldd	r27, Y+27	; 0x1b
    40f4:	04 c0       	rjmp	.+8      	; 0x40fe <__stack+0xfe>
    40f6:	88 0f       	add	r24, r24
    40f8:	99 1f       	adc	r25, r25
    40fa:	aa 1f       	adc	r26, r26
    40fc:	bb 1f       	adc	r27, r27
    40fe:	2a 95       	dec	r18
    4100:	d2 f7       	brpl	.-12     	; 0x40f6 <__stack+0xf6>
    4102:	88 8f       	std	Y+24, r24	; 0x18
    4104:	99 8f       	std	Y+25, r25	; 0x19
    4106:	aa 8f       	std	Y+26, r26	; 0x1a
    4108:	bb 8f       	std	Y+27, r27	; 0x1b
		div = (cpu_hz + baud / 2) / baud - 1;
    410a:	88 8d       	ldd	r24, Y+24	; 0x18
    410c:	99 8d       	ldd	r25, Y+25	; 0x19
    410e:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4110:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4112:	9c 01       	movw	r18, r24
    4114:	ad 01       	movw	r20, r26
    4116:	56 95       	lsr	r21
    4118:	47 95       	ror	r20
    411a:	37 95       	ror	r19
    411c:	27 95       	ror	r18
    411e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4120:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4122:	ae 8d       	ldd	r26, Y+30	; 0x1e
    4124:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4126:	82 0f       	add	r24, r18
    4128:	93 1f       	adc	r25, r19
    412a:	a4 1f       	adc	r26, r20
    412c:	b5 1f       	adc	r27, r21
    412e:	28 8d       	ldd	r18, Y+24	; 0x18
    4130:	39 8d       	ldd	r19, Y+25	; 0x19
    4132:	4a 8d       	ldd	r20, Y+26	; 0x1a
    4134:	5b 8d       	ldd	r21, Y+27	; 0x1b
    4136:	bc 01       	movw	r22, r24
    4138:	cd 01       	movw	r24, r26
    413a:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    413e:	da 01       	movw	r26, r20
    4140:	c9 01       	movw	r24, r18
    4142:	01 97       	sbiw	r24, 0x01	; 1
    4144:	a1 09       	sbc	r26, r1
    4146:	b1 09       	sbc	r27, r1
    4148:	8a 83       	std	Y+2, r24	; 0x02
    414a:	9b 83       	std	Y+3, r25	; 0x03
    414c:	ac 83       	std	Y+4, r26	; 0x04
    414e:	bd 83       	std	Y+5, r27	; 0x05
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    4150:	8a 81       	ldd	r24, Y+2	; 0x02
    4152:	9b 81       	ldd	r25, Y+3	; 0x03
    4154:	ac 81       	ldd	r26, Y+4	; 0x04
    4156:	bd 81       	ldd	r27, Y+5	; 0x05
    4158:	89 2f       	mov	r24, r25
    415a:	9a 2f       	mov	r25, r26
    415c:	ab 2f       	mov	r26, r27
    415e:	bb 27       	eor	r27, r27
    4160:	98 2f       	mov	r25, r24
    4162:	9f 70       	andi	r25, 0x0F	; 15
    4164:	89 81       	ldd	r24, Y+1	; 0x01
    4166:	82 95       	swap	r24
    4168:	80 7f       	andi	r24, 0xF0	; 240
    416a:	29 2f       	mov	r18, r25
    416c:	28 2b       	or	r18, r24
    416e:	8e 89       	ldd	r24, Y+22	; 0x16
    4170:	9f 89       	ldd	r25, Y+23	; 0x17
    4172:	fc 01       	movw	r30, r24
    4174:	27 83       	std	Z+7, r18	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    4176:	8a 81       	ldd	r24, Y+2	; 0x02
    4178:	9b 81       	ldd	r25, Y+3	; 0x03
    417a:	ac 81       	ldd	r26, Y+4	; 0x04
    417c:	bd 81       	ldd	r27, Y+5	; 0x05
    417e:	28 2f       	mov	r18, r24
    4180:	8e 89       	ldd	r24, Y+22	; 0x16
    4182:	9f 89       	ldd	r25, Y+23	; 0x17
    4184:	fc 01       	movw	r30, r24
    4186:	26 83       	std	Z+6, r18	; 0x06

	return true;
    4188:	81 e0       	ldi	r24, 0x01	; 1
}
    418a:	6f 96       	adiw	r28, 0x1f	; 31
    418c:	cd bf       	out	0x3d, r28	; 61
    418e:	de bf       	out	0x3e, r29	; 62
    4190:	df 91       	pop	r29
    4192:	cf 91       	pop	r28
    4194:	1f 91       	pop	r17
    4196:	0f 91       	pop	r16
    4198:	ff 90       	pop	r15
    419a:	ef 90       	pop	r14
    419c:	08 95       	ret

0000419e <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    419e:	0f 93       	push	r16
    41a0:	1f 93       	push	r17
    41a2:	cf 93       	push	r28
    41a4:	df 93       	push	r29
    41a6:	cd b7       	in	r28, 0x3d	; 61
    41a8:	de b7       	in	r29, 0x3e	; 62
    41aa:	2c 97       	sbiw	r28, 0x0c	; 12
    41ac:	cd bf       	out	0x3d, r28	; 61
    41ae:	de bf       	out	0x3e, r29	; 62
    41b0:	8b 83       	std	Y+3, r24	; 0x03
    41b2:	9c 83       	std	Y+4, r25	; 0x04
    41b4:	4d 83       	std	Y+5, r20	; 0x05
    41b6:	5e 83       	std	Y+6, r21	; 0x06
    41b8:	6f 83       	std	Y+7, r22	; 0x07
    41ba:	78 87       	std	Y+8, r23	; 0x08
    41bc:	09 87       	std	Y+9, r16	; 0x09
    41be:	1a 87       	std	Y+10, r17	; 0x0a
    41c0:	2b 87       	std	Y+11, r18	; 0x0b
    41c2:	3c 87       	std	Y+12, r19	; 0x0c
	uint16_t bsel_value = (uint16_t)((((((cpu_hz) << 1)
    41c4:	89 85       	ldd	r24, Y+9	; 0x09
    41c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    41c8:	ab 85       	ldd	r26, Y+11	; 0x0b
    41ca:	bc 85       	ldd	r27, Y+12	; 0x0c
    41cc:	88 0f       	add	r24, r24
    41ce:	99 1f       	adc	r25, r25
    41d0:	aa 1f       	adc	r26, r26
    41d2:	bb 1f       	adc	r27, r27
						/ (baud * 2)) + 1) >> 1) - 1);
    41d4:	2d 81       	ldd	r18, Y+5	; 0x05
    41d6:	3e 81       	ldd	r19, Y+6	; 0x06
    41d8:	4f 81       	ldd	r20, Y+7	; 0x07
    41da:	58 85       	ldd	r21, Y+8	; 0x08
    41dc:	22 0f       	add	r18, r18
    41de:	33 1f       	adc	r19, r19
    41e0:	44 1f       	adc	r20, r20
    41e2:	55 1f       	adc	r21, r21
    41e4:	bc 01       	movw	r22, r24
    41e6:	cd 01       	movw	r24, r26
    41e8:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    41ec:	da 01       	movw	r26, r20
    41ee:	c9 01       	movw	r24, r18
    41f0:	01 96       	adiw	r24, 0x01	; 1
    41f2:	a1 1d       	adc	r26, r1
    41f4:	b1 1d       	adc	r27, r1
    41f6:	b6 95       	lsr	r27
    41f8:	a7 95       	ror	r26
    41fa:	97 95       	ror	r25
    41fc:	87 95       	ror	r24
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
	uint16_t bsel_value = (uint16_t)((((((cpu_hz) << 1)
    41fe:	01 97       	sbiw	r24, 0x01	; 1
    4200:	89 83       	std	Y+1, r24	; 0x01
    4202:	9a 83       	std	Y+2, r25	; 0x02
						/ (baud * 2)) + 1) >> 1) - 1);
	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    4204:	89 81       	ldd	r24, Y+1	; 0x01
    4206:	9a 81       	ldd	r25, Y+2	; 0x02
    4208:	89 2f       	mov	r24, r25
    420a:	99 27       	eor	r25, r25
    420c:	28 2f       	mov	r18, r24
    420e:	2f 70       	andi	r18, 0x0F	; 15
    4210:	8b 81       	ldd	r24, Y+3	; 0x03
    4212:	9c 81       	ldd	r25, Y+4	; 0x04
    4214:	fc 01       	movw	r30, r24
    4216:	27 83       	std	Z+7, r18	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    4218:	29 81       	ldd	r18, Y+1	; 0x01
    421a:	8b 81       	ldd	r24, Y+3	; 0x03
    421c:	9c 81       	ldd	r25, Y+4	; 0x04
    421e:	fc 01       	movw	r30, r24
    4220:	26 83       	std	Z+6, r18	; 0x06
}
    4222:	2c 96       	adiw	r28, 0x0c	; 12
    4224:	cd bf       	out	0x3d, r28	; 61
    4226:	de bf       	out	0x3e, r29	; 62
    4228:	df 91       	pop	r29
    422a:	cf 91       	pop	r28
    422c:	1f 91       	pop	r17
    422e:	0f 91       	pop	r16
    4230:	08 95       	ret

00004232 <PushByteToStack>:
#include <stdlib.h>


//добавление элемента в очередь
 boolean PushByteToStack(unsigned char* stack, unsigned char* sp, unsigned char msg)
 {
    4232:	cf 93       	push	r28
    4234:	df 93       	push	r29
    4236:	cd b7       	in	r28, 0x3d	; 61
    4238:	de b7       	in	r29, 0x3e	; 62
    423a:	25 97       	sbiw	r28, 0x05	; 5
    423c:	cd bf       	out	0x3d, r28	; 61
    423e:	de bf       	out	0x3e, r29	; 62
    4240:	89 83       	std	Y+1, r24	; 0x01
    4242:	9a 83       	std	Y+2, r25	; 0x02
    4244:	6b 83       	std	Y+3, r22	; 0x03
    4246:	7c 83       	std	Y+4, r23	; 0x04
    4248:	4d 83       	std	Y+5, r20	; 0x05
	 //увеличим указатель стека
	 if(((*sp)) < stackSize-1)
    424a:	8b 81       	ldd	r24, Y+3	; 0x03
    424c:	9c 81       	ldd	r25, Y+4	; 0x04
    424e:	fc 01       	movw	r30, r24
    4250:	80 81       	ld	r24, Z
    4252:	8f 37       	cpi	r24, 0x7F	; 127
    4254:	d0 f4       	brcc	.+52     	; 0x428a <PushByteToStack+0x58>
	 {
		 //записали по указателю
		 *(stack + *sp) = msg;
    4256:	8b 81       	ldd	r24, Y+3	; 0x03
    4258:	9c 81       	ldd	r25, Y+4	; 0x04
    425a:	fc 01       	movw	r30, r24
    425c:	80 81       	ld	r24, Z
    425e:	88 2f       	mov	r24, r24
    4260:	90 e0       	ldi	r25, 0x00	; 0
    4262:	29 81       	ldd	r18, Y+1	; 0x01
    4264:	3a 81       	ldd	r19, Y+2	; 0x02
    4266:	82 0f       	add	r24, r18
    4268:	93 1f       	adc	r25, r19
    426a:	2d 81       	ldd	r18, Y+5	; 0x05
    426c:	fc 01       	movw	r30, r24
    426e:	20 83       	st	Z, r18
		 (*sp)++;
    4270:	8b 81       	ldd	r24, Y+3	; 0x03
    4272:	9c 81       	ldd	r25, Y+4	; 0x04
    4274:	fc 01       	movw	r30, r24
    4276:	80 81       	ld	r24, Z
    4278:	28 2f       	mov	r18, r24
    427a:	2f 5f       	subi	r18, 0xFF	; 255
    427c:	8b 81       	ldd	r24, Y+3	; 0x03
    427e:	9c 81       	ldd	r25, Y+4	; 0x04
    4280:	fc 01       	movw	r30, r24
    4282:	20 83       	st	Z, r18
		 return true;
    4284:	81 e0       	ldi	r24, 0x01	; 1
    4286:	90 e0       	ldi	r25, 0x00	; 0
    4288:	02 c0       	rjmp	.+4      	; 0x428e <PushByteToStack+0x5c>
	 }
	 else
	 {
		return false;	 		 
    428a:	80 e0       	ldi	r24, 0x00	; 0
    428c:	90 e0       	ldi	r25, 0x00	; 0
	 }
	 
 }
    428e:	25 96       	adiw	r28, 0x05	; 5
    4290:	cd bf       	out	0x3d, r28	; 61
    4292:	de bf       	out	0x3e, r29	; 62
    4294:	df 91       	pop	r29
    4296:	cf 91       	pop	r28
    4298:	08 95       	ret

0000429a <PushToQueueBottom>:

//добавление элемента в начало очереди (на дно)
boolean PushToQueueBottom(unsigned char* arr, unsigned char* p, unsigned char msg)
{
    429a:	cf 93       	push	r28
    429c:	df 93       	push	r29
    429e:	cd b7       	in	r28, 0x3d	; 61
    42a0:	de b7       	in	r29, 0x3e	; 62
    42a2:	25 97       	sbiw	r28, 0x05	; 5
    42a4:	cd bf       	out	0x3d, r28	; 61
    42a6:	de bf       	out	0x3e, r29	; 62
    42a8:	89 83       	std	Y+1, r24	; 0x01
    42aa:	9a 83       	std	Y+2, r25	; 0x02
    42ac:	6b 83       	std	Y+3, r22	; 0x03
    42ae:	7c 83       	std	Y+4, r23	; 0x04
    42b0:	4d 83       	std	Y+5, r20	; 0x05
	
}
    42b2:	25 96       	adiw	r28, 0x05	; 5
    42b4:	cd bf       	out	0x3d, r28	; 61
    42b6:	de bf       	out	0x3e, r29	; 62
    42b8:	df 91       	pop	r29
    42ba:	cf 91       	pop	r28
    42bc:	08 95       	ret

000042be <PopByteFromStack>:

//вытащить из стека (всегда с головы)
unsigned char PopByteFromStack(unsigned char* stack, volatile unsigned char* sp)
{
    42be:	cf 93       	push	r28
    42c0:	df 93       	push	r29
    42c2:	cd b7       	in	r28, 0x3d	; 61
    42c4:	de b7       	in	r29, 0x3e	; 62
    42c6:	25 97       	sbiw	r28, 0x05	; 5
    42c8:	cd bf       	out	0x3d, r28	; 61
    42ca:	de bf       	out	0x3e, r29	; 62
    42cc:	8a 83       	std	Y+2, r24	; 0x02
    42ce:	9b 83       	std	Y+3, r25	; 0x03
    42d0:	6c 83       	std	Y+4, r22	; 0x04
    42d2:	7d 83       	std	Y+5, r23	; 0x05
	unsigned char pT;
	if(*sp != 0)
    42d4:	8c 81       	ldd	r24, Y+4	; 0x04
    42d6:	9d 81       	ldd	r25, Y+5	; 0x05
    42d8:	fc 01       	movw	r30, r24
    42da:	80 81       	ld	r24, Z
    42dc:	88 23       	and	r24, r24
    42de:	29 f1       	breq	.+74     	; 0x432a <PopByteFromStack+0x6c>
	{
		(*sp)--;
    42e0:	8c 81       	ldd	r24, Y+4	; 0x04
    42e2:	9d 81       	ldd	r25, Y+5	; 0x05
    42e4:	fc 01       	movw	r30, r24
    42e6:	80 81       	ld	r24, Z
    42e8:	28 2f       	mov	r18, r24
    42ea:	21 50       	subi	r18, 0x01	; 1
    42ec:	8c 81       	ldd	r24, Y+4	; 0x04
    42ee:	9d 81       	ldd	r25, Y+5	; 0x05
    42f0:	fc 01       	movw	r30, r24
    42f2:	20 83       	st	Z, r18
		pT = *(stack + *sp);
    42f4:	8c 81       	ldd	r24, Y+4	; 0x04
    42f6:	9d 81       	ldd	r25, Y+5	; 0x05
    42f8:	fc 01       	movw	r30, r24
    42fa:	80 81       	ld	r24, Z
    42fc:	88 2f       	mov	r24, r24
    42fe:	90 e0       	ldi	r25, 0x00	; 0
    4300:	2a 81       	ldd	r18, Y+2	; 0x02
    4302:	3b 81       	ldd	r19, Y+3	; 0x03
    4304:	82 0f       	add	r24, r18
    4306:	93 1f       	adc	r25, r19
    4308:	fc 01       	movw	r30, r24
    430a:	80 81       	ld	r24, Z
    430c:	89 83       	std	Y+1, r24	; 0x01
		*(stack + *sp) = 0;
    430e:	8c 81       	ldd	r24, Y+4	; 0x04
    4310:	9d 81       	ldd	r25, Y+5	; 0x05
    4312:	fc 01       	movw	r30, r24
    4314:	80 81       	ld	r24, Z
    4316:	88 2f       	mov	r24, r24
    4318:	90 e0       	ldi	r25, 0x00	; 0
    431a:	2a 81       	ldd	r18, Y+2	; 0x02
    431c:	3b 81       	ldd	r19, Y+3	; 0x03
    431e:	82 0f       	add	r24, r18
    4320:	93 1f       	adc	r25, r19
    4322:	fc 01       	movw	r30, r24
    4324:	10 82       	st	Z, r1
		return pT;
    4326:	89 81       	ldd	r24, Y+1	; 0x01
    4328:	01 c0       	rjmp	.+2      	; 0x432c <PopByteFromStack+0x6e>
	}
	else
	{
		return 0;
    432a:	80 e0       	ldi	r24, 0x00	; 0
	}
    432c:	25 96       	adiw	r28, 0x05	; 5
    432e:	cd bf       	out	0x3d, r28	; 61
    4330:	de bf       	out	0x3e, r29	; 62
    4332:	df 91       	pop	r29
    4334:	cf 91       	pop	r28
    4336:	08 95       	ret

00004338 <_crc16_update>:

    \endcode */

static __inline__ uint16_t
_crc16_update(uint16_t __crc, uint8_t __data)
{
    4338:	ff 92       	push	r15
    433a:	0f 93       	push	r16
    433c:	1f 93       	push	r17
    433e:	cf 93       	push	r28
    4340:	df 93       	push	r29
    4342:	00 d0       	rcall	.+0      	; 0x4344 <_crc16_update+0xc>
    4344:	00 d0       	rcall	.+0      	; 0x4346 <_crc16_update+0xe>
    4346:	cd b7       	in	r28, 0x3d	; 61
    4348:	de b7       	in	r29, 0x3e	; 62
    434a:	8c 83       	std	Y+4, r24	; 0x04
    434c:	9d 83       	std	Y+5, r25	; 0x05
    434e:	6e 83       	std	Y+6, r22	; 0x06
	uint8_t __tmp;
	uint16_t __ret;

	__asm__ __volatile__ (
    4350:	2e 81       	ldd	r18, Y+6	; 0x06
    4352:	8c 81       	ldd	r24, Y+4	; 0x04
    4354:	9d 81       	ldd	r25, Y+5	; 0x05
    4356:	8c 01       	movw	r16, r24
    4358:	02 27       	eor	r16, r18
    435a:	80 2f       	mov	r24, r16
    435c:	82 95       	swap	r24
    435e:	80 27       	eor	r24, r16
    4360:	08 2e       	mov	r0, r24
    4362:	86 95       	lsr	r24
    4364:	86 95       	lsr	r24
    4366:	80 25       	eor	r24, r0
    4368:	08 2e       	mov	r0, r24
    436a:	86 95       	lsr	r24
    436c:	80 25       	eor	r24, r0
    436e:	87 70       	andi	r24, 0x07	; 7
    4370:	00 2e       	mov	r0, r16
    4372:	01 2f       	mov	r16, r17
    4374:	86 95       	lsr	r24
    4376:	07 94       	ror	r0
    4378:	87 95       	ror	r24
    437a:	10 2d       	mov	r17, r0
    437c:	08 27       	eor	r16, r24
    437e:	06 94       	lsr	r0
    4380:	87 95       	ror	r24
    4382:	10 25       	eor	r17, r0
    4384:	08 27       	eor	r16, r24
    4386:	f8 2e       	mov	r15, r24
    4388:	09 83       	std	Y+1, r16	; 0x01
    438a:	1a 83       	std	Y+2, r17	; 0x02
    438c:	fb 82       	std	Y+3, r15	; 0x03
		"eor %A0,%1"
		: "=r" (__ret), "=d" (__tmp)
		: "r" (__data), "0" (__crc)
		: "r0"
	);
	return __ret;
    438e:	89 81       	ldd	r24, Y+1	; 0x01
    4390:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4392:	26 96       	adiw	r28, 0x06	; 6
    4394:	cd bf       	out	0x3d, r28	; 61
    4396:	de bf       	out	0x3e, r29	; 62
    4398:	df 91       	pop	r29
    439a:	cf 91       	pop	r28
    439c:	1f 91       	pop	r17
    439e:	0f 91       	pop	r16
    43a0:	ff 90       	pop	r15
    43a2:	08 95       	ret

000043a4 <GetCRC>:
								   2678400+2419200+2678400+2592000+2678400+2592000+2678400+2678400+2592000+2678400,
								   2678400+2419200+2678400+2592000+2678400+2592000+2678400+2678400+2592000+2678400+2592000};

//проверка структуры
unsigned int GetCRC(void* trgt, unsigned char size)
{//вычислим CRC16
    43a4:	cf 93       	push	r28
    43a6:	df 93       	push	r29
    43a8:	cd b7       	in	r28, 0x3d	; 61
    43aa:	de b7       	in	r29, 0x3e	; 62
    43ac:	28 97       	sbiw	r28, 0x08	; 8
    43ae:	cd bf       	out	0x3d, r28	; 61
    43b0:	de bf       	out	0x3e, r29	; 62
    43b2:	8e 83       	std	Y+6, r24	; 0x06
    43b4:	9f 83       	std	Y+7, r25	; 0x07
    43b6:	68 87       	std	Y+8, r22	; 0x08
	unsigned char* in = (unsigned char*)trgt;
    43b8:	8e 81       	ldd	r24, Y+6	; 0x06
    43ba:	9f 81       	ldd	r25, Y+7	; 0x07
    43bc:	8c 83       	std	Y+4, r24	; 0x04
    43be:	9d 83       	std	Y+5, r25	; 0x05
	unsigned int crc = 0;
    43c0:	19 82       	std	Y+1, r1	; 0x01
    43c2:	1a 82       	std	Y+2, r1	; 0x02
	for(unsigned char i = 0; i < size; i++)
    43c4:	1b 82       	std	Y+3, r1	; 0x03
    43c6:	13 c0       	rjmp	.+38     	; 0x43ee <GetCRC+0x4a>
	{
		crc =_crc16_update(crc,in[i]);
    43c8:	8b 81       	ldd	r24, Y+3	; 0x03
    43ca:	88 2f       	mov	r24, r24
    43cc:	90 e0       	ldi	r25, 0x00	; 0
    43ce:	2c 81       	ldd	r18, Y+4	; 0x04
    43d0:	3d 81       	ldd	r19, Y+5	; 0x05
    43d2:	82 0f       	add	r24, r18
    43d4:	93 1f       	adc	r25, r19
    43d6:	fc 01       	movw	r30, r24
    43d8:	20 81       	ld	r18, Z
    43da:	89 81       	ldd	r24, Y+1	; 0x01
    43dc:	9a 81       	ldd	r25, Y+2	; 0x02
    43de:	62 2f       	mov	r22, r18
    43e0:	0e 94 9c 21 	call	0x4338	; 0x4338 <_crc16_update>
    43e4:	89 83       	std	Y+1, r24	; 0x01
    43e6:	9a 83       	std	Y+2, r25	; 0x02
//проверка структуры
unsigned int GetCRC(void* trgt, unsigned char size)
{//вычислим CRC16
	unsigned char* in = (unsigned char*)trgt;
	unsigned int crc = 0;
	for(unsigned char i = 0; i < size; i++)
    43e8:	8b 81       	ldd	r24, Y+3	; 0x03
    43ea:	8f 5f       	subi	r24, 0xFF	; 255
    43ec:	8b 83       	std	Y+3, r24	; 0x03
    43ee:	9b 81       	ldd	r25, Y+3	; 0x03
    43f0:	88 85       	ldd	r24, Y+8	; 0x08
    43f2:	98 17       	cp	r25, r24
    43f4:	48 f3       	brcs	.-46     	; 0x43c8 <GetCRC+0x24>
	{
		crc =_crc16_update(crc,in[i]);
	}
	return crc;
    43f6:	89 81       	ldd	r24, Y+1	; 0x01
    43f8:	9a 81       	ldd	r25, Y+2	; 0x02
}
    43fa:	28 96       	adiw	r28, 0x08	; 8
    43fc:	cd bf       	out	0x3d, r28	; 61
    43fe:	de bf       	out	0x3e, r29	; 62
    4400:	df 91       	pop	r29
    4402:	cf 91       	pop	r28
    4404:	08 95       	ret

00004406 <CalculatePerAndCal>:

//рассчитаем значения регистров PER и CCA таймера
boolean CalculatePerAndCal()
{
    4406:	ef 92       	push	r14
    4408:	ff 92       	push	r15
    440a:	0f 93       	push	r16
    440c:	1f 93       	push	r17
    440e:	cf 93       	push	r28
    4410:	df 93       	push	r29
    4412:	cd b7       	in	r28, 0x3d	; 61
    4414:	de b7       	in	r29, 0x3e	; 62
    4416:	62 97       	sbiw	r28, 0x12	; 18
    4418:	cd bf       	out	0x3d, r28	; 61
    441a:	de bf       	out	0x3e, r29	; 62
	if(freq == 0)
    441c:	80 91 fe 24 	lds	r24, 0x24FE
    4420:	90 91 ff 24 	lds	r25, 0x24FF
    4424:	a0 91 00 25 	lds	r26, 0x2500
    4428:	b0 91 01 25 	lds	r27, 0x2501
    442c:	00 97       	sbiw	r24, 0x00	; 0
    442e:	a1 05       	cpc	r26, r1
    4430:	b1 05       	cpc	r27, r1
    4432:	69 f4       	brne	.+26     	; 0x444e <CalculatePerAndCal+0x48>
	{
		freq = 10;
    4434:	8a e0       	ldi	r24, 0x0A	; 10
    4436:	90 e0       	ldi	r25, 0x00	; 0
    4438:	a0 e0       	ldi	r26, 0x00	; 0
    443a:	b0 e0       	ldi	r27, 0x00	; 0
    443c:	80 93 fe 24 	sts	0x24FE, r24
    4440:	90 93 ff 24 	sts	0x24FF, r25
    4444:	a0 93 00 25 	sts	0x2500, r26
    4448:	b0 93 01 25 	sts	0x2501, r27
    444c:	a7 c2       	rjmp	.+1358   	; 0x499c <CalculatePerAndCal+0x596>
		//InitializeHardwareSystem(CLK_SCLKSEL_RC32M_gc, OSC_RC32MEN_bm, 0, 1, 0, 0,PORTJADDR,PORTKADDR,PORTQADDR,PORTRADDR,PORTHADDR,1);
	}
	else if(1)
	{
		/*double div = (pow(2,TCF0.CTRLA-1));*/
		stageStruct.perPack = (freq / 1/*pow(2,TCF0.CTRLA-1)*/)*(diagramStruct.T1n /*/ 1000000*/)-1; //период в пачке из n импульсов
    444e:	40 91 e8 27 	lds	r20, 0x27E8
    4452:	50 91 e9 27 	lds	r21, 0x27E9
    4456:	80 91 fe 24 	lds	r24, 0x24FE
    445a:	90 91 ff 24 	lds	r25, 0x24FF
    445e:	a0 91 00 25 	lds	r26, 0x2500
    4462:	b0 91 01 25 	lds	r27, 0x2501
    4466:	9c 01       	movw	r18, r24
    4468:	42 9f       	mul	r20, r18
    446a:	c0 01       	movw	r24, r0
    446c:	43 9f       	mul	r20, r19
    446e:	90 0d       	add	r25, r0
    4470:	52 9f       	mul	r21, r18
    4472:	90 0d       	add	r25, r0
    4474:	11 24       	eor	r1, r1
    4476:	01 97       	sbiw	r24, 0x01	; 1
    4478:	80 93 e6 28 	sts	0x28E6, r24
    447c:	90 93 e7 28 	sts	0x28E7, r25
		stageStruct.ccaPack = (freq / 1/*pow(2,TCF0.CTRLA-1)*/)* (diagramStruct.T1n/* / 1000000*/)  - (freq/ 1/*pow(2,TCF0.CTRLA-1)*/)* (diagramStruct.tau/* / 1000000*/); //длительность импульса
    4480:	80 91 e8 27 	lds	r24, 0x27E8
    4484:	90 91 e9 27 	lds	r25, 0x27E9
    4488:	9c 01       	movw	r18, r24
    448a:	40 e0       	ldi	r20, 0x00	; 0
    448c:	50 e0       	ldi	r21, 0x00	; 0
    448e:	80 91 e7 27 	lds	r24, 0x27E7
    4492:	88 2f       	mov	r24, r24
    4494:	90 e0       	ldi	r25, 0x00	; 0
    4496:	a0 e0       	ldi	r26, 0x00	; 0
    4498:	b0 e0       	ldi	r27, 0x00	; 0
    449a:	79 01       	movw	r14, r18
    449c:	8a 01       	movw	r16, r20
    449e:	e8 1a       	sub	r14, r24
    44a0:	f9 0a       	sbc	r15, r25
    44a2:	0a 0b       	sbc	r16, r26
    44a4:	1b 0b       	sbc	r17, r27
    44a6:	d8 01       	movw	r26, r16
    44a8:	c7 01       	movw	r24, r14
    44aa:	ac 01       	movw	r20, r24
    44ac:	80 91 fe 24 	lds	r24, 0x24FE
    44b0:	90 91 ff 24 	lds	r25, 0x24FF
    44b4:	a0 91 00 25 	lds	r26, 0x2500
    44b8:	b0 91 01 25 	lds	r27, 0x2501
    44bc:	9c 01       	movw	r18, r24
    44be:	42 9f       	mul	r20, r18
    44c0:	c0 01       	movw	r24, r0
    44c2:	43 9f       	mul	r20, r19
    44c4:	90 0d       	add	r25, r0
    44c6:	52 9f       	mul	r21, r18
    44c8:	90 0d       	add	r25, r0
    44ca:	11 24       	eor	r1, r1
    44cc:	80 93 e8 28 	sts	0x28E8, r24
    44d0:	90 93 e9 28 	sts	0x28E9, r25
				
		
//ведомая №1. рассчитаем кол-во шагов до ведомой от конца импульса опознавания ведущей**************************************
		
			unsigned int *ms1 = FindLengthAndNumberOfSteps(diagramStruct.masterSlave1 - diagramStruct.T1n*diagramStruct.n  - diagramStruct.Tmas , 1);
    44d4:	20 91 f0 27 	lds	r18, 0x27F0
    44d8:	30 91 f1 27 	lds	r19, 0x27F1
    44dc:	40 91 f2 27 	lds	r20, 0x27F2
    44e0:	50 91 f3 27 	lds	r21, 0x27F3
    44e4:	e0 91 e8 27 	lds	r30, 0x27E8
    44e8:	f0 91 e9 27 	lds	r31, 0x27E9
    44ec:	80 91 ee 27 	lds	r24, 0x27EE
    44f0:	68 2f       	mov	r22, r24
    44f2:	70 e0       	ldi	r23, 0x00	; 0
    44f4:	e6 9f       	mul	r30, r22
    44f6:	c0 01       	movw	r24, r0
    44f8:	e7 9f       	mul	r30, r23
    44fa:	90 0d       	add	r25, r0
    44fc:	f6 9f       	mul	r31, r22
    44fe:	90 0d       	add	r25, r0
    4500:	11 24       	eor	r1, r1
    4502:	cc 01       	movw	r24, r24
    4504:	a0 e0       	ldi	r26, 0x00	; 0
    4506:	b0 e0       	ldi	r27, 0x00	; 0
    4508:	28 1b       	sub	r18, r24
    450a:	39 0b       	sbc	r19, r25
    450c:	4a 0b       	sbc	r20, r26
    450e:	5b 0b       	sbc	r21, r27
    4510:	80 91 ea 27 	lds	r24, 0x27EA
    4514:	90 91 eb 27 	lds	r25, 0x27EB
    4518:	cc 01       	movw	r24, r24
    451a:	a0 e0       	ldi	r26, 0x00	; 0
    451c:	b0 e0       	ldi	r27, 0x00	; 0
    451e:	79 01       	movw	r14, r18
    4520:	8a 01       	movw	r16, r20
    4522:	e8 1a       	sub	r14, r24
    4524:	f9 0a       	sbc	r15, r25
    4526:	0a 0b       	sbc	r16, r26
    4528:	1b 0b       	sbc	r17, r27
    452a:	d8 01       	movw	r26, r16
    452c:	c7 01       	movw	r24, r14
    452e:	bc 01       	movw	r22, r24
    4530:	cd 01       	movw	r24, r26
    4532:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4536:	dc 01       	movw	r26, r24
    4538:	cb 01       	movw	r24, r22
    453a:	bc 01       	movw	r22, r24
    453c:	cd 01       	movw	r24, r26
    453e:	41 e0       	ldi	r20, 0x01	; 1
    4540:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    4544:	89 83       	std	Y+1, r24	; 0x01
    4546:	9a 83       	std	Y+2, r25	; 0x02
			stageStruct.nNoNMasterSlave1 = *(ms1+1);
    4548:	89 81       	ldd	r24, Y+1	; 0x01
    454a:	9a 81       	ldd	r25, Y+2	; 0x02
    454c:	fc 01       	movw	r30, r24
    454e:	82 81       	ldd	r24, Z+2	; 0x02
    4550:	93 81       	ldd	r25, Z+3	; 0x03
    4552:	80 93 ee 28 	sts	0x28EE, r24
    4556:	90 93 ef 28 	sts	0x28EF, r25
			stageStruct.perNoNMasterSlave1 = (*ms1) - 1;
    455a:	89 81       	ldd	r24, Y+1	; 0x01
    455c:	9a 81       	ldd	r25, Y+2	; 0x02
    455e:	fc 01       	movw	r30, r24
    4560:	80 81       	ld	r24, Z
    4562:	91 81       	ldd	r25, Z+1	; 0x01
    4564:	01 97       	sbiw	r24, 0x01	; 1
    4566:	80 93 ec 28 	sts	0x28EC, r24
    456a:	90 93 ed 28 	sts	0x28ED, r25
				
//ведомая №2. рассчитаем кол-во шагов до ведомой от конца импульса n********************************************************
		
			unsigned int *ms2 = FindLengthAndNumberOfSteps(diagramStruct.masterSlave2 - diagramStruct.masterSlave1 - diagramStruct.T1n*diagramStruct.n, 1);
    456e:	20 91 f4 27 	lds	r18, 0x27F4
    4572:	30 91 f5 27 	lds	r19, 0x27F5
    4576:	40 91 f6 27 	lds	r20, 0x27F6
    457a:	50 91 f7 27 	lds	r21, 0x27F7
    457e:	80 91 f0 27 	lds	r24, 0x27F0
    4582:	90 91 f1 27 	lds	r25, 0x27F1
    4586:	a0 91 f2 27 	lds	r26, 0x27F2
    458a:	b0 91 f3 27 	lds	r27, 0x27F3
    458e:	28 1b       	sub	r18, r24
    4590:	39 0b       	sbc	r19, r25
    4592:	4a 0b       	sbc	r20, r26
    4594:	5b 0b       	sbc	r21, r27
    4596:	e0 91 e8 27 	lds	r30, 0x27E8
    459a:	f0 91 e9 27 	lds	r31, 0x27E9
    459e:	80 91 ee 27 	lds	r24, 0x27EE
    45a2:	68 2f       	mov	r22, r24
    45a4:	70 e0       	ldi	r23, 0x00	; 0
    45a6:	e6 9f       	mul	r30, r22
    45a8:	c0 01       	movw	r24, r0
    45aa:	e7 9f       	mul	r30, r23
    45ac:	90 0d       	add	r25, r0
    45ae:	f6 9f       	mul	r31, r22
    45b0:	90 0d       	add	r25, r0
    45b2:	11 24       	eor	r1, r1
    45b4:	cc 01       	movw	r24, r24
    45b6:	a0 e0       	ldi	r26, 0x00	; 0
    45b8:	b0 e0       	ldi	r27, 0x00	; 0
    45ba:	79 01       	movw	r14, r18
    45bc:	8a 01       	movw	r16, r20
    45be:	e8 1a       	sub	r14, r24
    45c0:	f9 0a       	sbc	r15, r25
    45c2:	0a 0b       	sbc	r16, r26
    45c4:	1b 0b       	sbc	r17, r27
    45c6:	d8 01       	movw	r26, r16
    45c8:	c7 01       	movw	r24, r14
    45ca:	bc 01       	movw	r22, r24
    45cc:	cd 01       	movw	r24, r26
    45ce:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    45d2:	dc 01       	movw	r26, r24
    45d4:	cb 01       	movw	r24, r22
    45d6:	bc 01       	movw	r22, r24
    45d8:	cd 01       	movw	r24, r26
    45da:	41 e0       	ldi	r20, 0x01	; 1
    45dc:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    45e0:	8b 83       	std	Y+3, r24	; 0x03
    45e2:	9c 83       	std	Y+4, r25	; 0x04
			stageStruct.nNoNMasterSlave2 = *(ms2+1);
    45e4:	8b 81       	ldd	r24, Y+3	; 0x03
    45e6:	9c 81       	ldd	r25, Y+4	; 0x04
    45e8:	fc 01       	movw	r30, r24
    45ea:	82 81       	ldd	r24, Z+2	; 0x02
    45ec:	93 81       	ldd	r25, Z+3	; 0x03
    45ee:	80 93 f2 28 	sts	0x28F2, r24
    45f2:	90 93 f3 28 	sts	0x28F3, r25
			stageStruct.perNoNMasterSlave2 = (*ms2) - 1;
    45f6:	8b 81       	ldd	r24, Y+3	; 0x03
    45f8:	9c 81       	ldd	r25, Y+4	; 0x04
    45fa:	fc 01       	movw	r30, r24
    45fc:	80 81       	ld	r24, Z
    45fe:	91 81       	ldd	r25, Z+1	; 0x01
    4600:	01 97       	sbiw	r24, 0x01	; 1
    4602:	80 93 f0 28 	sts	0x28F0, r24
    4606:	90 93 f1 28 	sts	0x28F1, r25
		
//ведомая №3. рассчитаем кол-во шагов до ведомой от конца импульса n*******************************************************
		
			unsigned int *ms3 = FindLengthAndNumberOfSteps(diagramStruct.masterSlave3 - diagramStruct.masterSlave2 - diagramStruct.T1n*diagramStruct.n, 1);
    460a:	20 91 f8 27 	lds	r18, 0x27F8
    460e:	30 91 f9 27 	lds	r19, 0x27F9
    4612:	40 91 fa 27 	lds	r20, 0x27FA
    4616:	50 91 fb 27 	lds	r21, 0x27FB
    461a:	80 91 f4 27 	lds	r24, 0x27F4
    461e:	90 91 f5 27 	lds	r25, 0x27F5
    4622:	a0 91 f6 27 	lds	r26, 0x27F6
    4626:	b0 91 f7 27 	lds	r27, 0x27F7
    462a:	28 1b       	sub	r18, r24
    462c:	39 0b       	sbc	r19, r25
    462e:	4a 0b       	sbc	r20, r26
    4630:	5b 0b       	sbc	r21, r27
    4632:	e0 91 e8 27 	lds	r30, 0x27E8
    4636:	f0 91 e9 27 	lds	r31, 0x27E9
    463a:	80 91 ee 27 	lds	r24, 0x27EE
    463e:	68 2f       	mov	r22, r24
    4640:	70 e0       	ldi	r23, 0x00	; 0
    4642:	e6 9f       	mul	r30, r22
    4644:	c0 01       	movw	r24, r0
    4646:	e7 9f       	mul	r30, r23
    4648:	90 0d       	add	r25, r0
    464a:	f6 9f       	mul	r31, r22
    464c:	90 0d       	add	r25, r0
    464e:	11 24       	eor	r1, r1
    4650:	cc 01       	movw	r24, r24
    4652:	a0 e0       	ldi	r26, 0x00	; 0
    4654:	b0 e0       	ldi	r27, 0x00	; 0
    4656:	79 01       	movw	r14, r18
    4658:	8a 01       	movw	r16, r20
    465a:	e8 1a       	sub	r14, r24
    465c:	f9 0a       	sbc	r15, r25
    465e:	0a 0b       	sbc	r16, r26
    4660:	1b 0b       	sbc	r17, r27
    4662:	d8 01       	movw	r26, r16
    4664:	c7 01       	movw	r24, r14
    4666:	bc 01       	movw	r22, r24
    4668:	cd 01       	movw	r24, r26
    466a:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    466e:	dc 01       	movw	r26, r24
    4670:	cb 01       	movw	r24, r22
    4672:	bc 01       	movw	r22, r24
    4674:	cd 01       	movw	r24, r26
    4676:	41 e0       	ldi	r20, 0x01	; 1
    4678:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    467c:	8d 83       	std	Y+5, r24	; 0x05
    467e:	9e 83       	std	Y+6, r25	; 0x06
			stageStruct.nNoNMasterSlave3 = *(ms3+1);
    4680:	8d 81       	ldd	r24, Y+5	; 0x05
    4682:	9e 81       	ldd	r25, Y+6	; 0x06
    4684:	fc 01       	movw	r30, r24
    4686:	82 81       	ldd	r24, Z+2	; 0x02
    4688:	93 81       	ldd	r25, Z+3	; 0x03
    468a:	80 93 f6 28 	sts	0x28F6, r24
    468e:	90 93 f7 28 	sts	0x28F7, r25
			stageStruct.perNoNMasterSlave3 = (*ms3) - 1;
    4692:	8d 81       	ldd	r24, Y+5	; 0x05
    4694:	9e 81       	ldd	r25, Y+6	; 0x06
    4696:	fc 01       	movw	r30, r24
    4698:	80 81       	ld	r24, Z
    469a:	91 81       	ldd	r25, Z+1	; 0x01
    469c:	01 97       	sbiw	r24, 0x01	; 1
    469e:	80 93 f4 28 	sts	0x28F4, r24
    46a2:	90 93 f5 28 	sts	0x28F5, r25
		
//ведомая №4. рассчитаем кол-во шагов до ведомой от конца импульса n*******************************************************
		
			unsigned int *ms4 = FindLengthAndNumberOfSteps(diagramStruct.masterSlave4 - diagramStruct.masterSlave3 - diagramStruct.T1n*diagramStruct.n, 1);
    46a6:	20 91 fc 27 	lds	r18, 0x27FC
    46aa:	30 91 fd 27 	lds	r19, 0x27FD
    46ae:	40 91 fe 27 	lds	r20, 0x27FE
    46b2:	50 91 ff 27 	lds	r21, 0x27FF
    46b6:	80 91 f8 27 	lds	r24, 0x27F8
    46ba:	90 91 f9 27 	lds	r25, 0x27F9
    46be:	a0 91 fa 27 	lds	r26, 0x27FA
    46c2:	b0 91 fb 27 	lds	r27, 0x27FB
    46c6:	28 1b       	sub	r18, r24
    46c8:	39 0b       	sbc	r19, r25
    46ca:	4a 0b       	sbc	r20, r26
    46cc:	5b 0b       	sbc	r21, r27
    46ce:	e0 91 e8 27 	lds	r30, 0x27E8
    46d2:	f0 91 e9 27 	lds	r31, 0x27E9
    46d6:	80 91 ee 27 	lds	r24, 0x27EE
    46da:	68 2f       	mov	r22, r24
    46dc:	70 e0       	ldi	r23, 0x00	; 0
    46de:	e6 9f       	mul	r30, r22
    46e0:	c0 01       	movw	r24, r0
    46e2:	e7 9f       	mul	r30, r23
    46e4:	90 0d       	add	r25, r0
    46e6:	f6 9f       	mul	r31, r22
    46e8:	90 0d       	add	r25, r0
    46ea:	11 24       	eor	r1, r1
    46ec:	cc 01       	movw	r24, r24
    46ee:	a0 e0       	ldi	r26, 0x00	; 0
    46f0:	b0 e0       	ldi	r27, 0x00	; 0
    46f2:	79 01       	movw	r14, r18
    46f4:	8a 01       	movw	r16, r20
    46f6:	e8 1a       	sub	r14, r24
    46f8:	f9 0a       	sbc	r15, r25
    46fa:	0a 0b       	sbc	r16, r26
    46fc:	1b 0b       	sbc	r17, r27
    46fe:	d8 01       	movw	r26, r16
    4700:	c7 01       	movw	r24, r14
    4702:	bc 01       	movw	r22, r24
    4704:	cd 01       	movw	r24, r26
    4706:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    470a:	dc 01       	movw	r26, r24
    470c:	cb 01       	movw	r24, r22
    470e:	bc 01       	movw	r22, r24
    4710:	cd 01       	movw	r24, r26
    4712:	41 e0       	ldi	r20, 0x01	; 1
    4714:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    4718:	8f 83       	std	Y+7, r24	; 0x07
    471a:	98 87       	std	Y+8, r25	; 0x08
			stageStruct.nNoNMasterSlave4 = *(ms4+1);
    471c:	8f 81       	ldd	r24, Y+7	; 0x07
    471e:	98 85       	ldd	r25, Y+8	; 0x08
    4720:	fc 01       	movw	r30, r24
    4722:	82 81       	ldd	r24, Z+2	; 0x02
    4724:	93 81       	ldd	r25, Z+3	; 0x03
    4726:	80 93 fa 28 	sts	0x28FA, r24
    472a:	90 93 fb 28 	sts	0x28FB, r25
			stageStruct.perNoNMasterSlave4 = (*ms4) - 1;
    472e:	8f 81       	ldd	r24, Y+7	; 0x07
    4730:	98 85       	ldd	r25, Y+8	; 0x08
    4732:	fc 01       	movw	r30, r24
    4734:	80 81       	ld	r24, Z
    4736:	91 81       	ldd	r25, Z+1	; 0x01
    4738:	01 97       	sbiw	r24, 0x01	; 1
    473a:	80 93 f8 28 	sts	0x28F8, r24
    473e:	90 93 f9 28 	sts	0x28F9, r25
//наличие ведомой проверяется в прерывании!
//!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
			
//от последней ведомой до начала периода***************************************************************************

		unsigned int *q = FindLengthAndNumberOfSteps(diagramStruct.Tpack - diagramStruct.masterSlave4 - diagramStruct.T1n*diagramStruct.n, 1);
    4742:	20 91 e3 27 	lds	r18, 0x27E3
    4746:	30 91 e4 27 	lds	r19, 0x27E4
    474a:	40 91 e5 27 	lds	r20, 0x27E5
    474e:	50 91 e6 27 	lds	r21, 0x27E6
    4752:	80 91 fc 27 	lds	r24, 0x27FC
    4756:	90 91 fd 27 	lds	r25, 0x27FD
    475a:	a0 91 fe 27 	lds	r26, 0x27FE
    475e:	b0 91 ff 27 	lds	r27, 0x27FF
    4762:	28 1b       	sub	r18, r24
    4764:	39 0b       	sbc	r19, r25
    4766:	4a 0b       	sbc	r20, r26
    4768:	5b 0b       	sbc	r21, r27
    476a:	e0 91 e8 27 	lds	r30, 0x27E8
    476e:	f0 91 e9 27 	lds	r31, 0x27E9
    4772:	80 91 ee 27 	lds	r24, 0x27EE
    4776:	68 2f       	mov	r22, r24
    4778:	70 e0       	ldi	r23, 0x00	; 0
    477a:	e6 9f       	mul	r30, r22
    477c:	c0 01       	movw	r24, r0
    477e:	e7 9f       	mul	r30, r23
    4780:	90 0d       	add	r25, r0
    4782:	f6 9f       	mul	r31, r22
    4784:	90 0d       	add	r25, r0
    4786:	11 24       	eor	r1, r1
    4788:	cc 01       	movw	r24, r24
    478a:	a0 e0       	ldi	r26, 0x00	; 0
    478c:	b0 e0       	ldi	r27, 0x00	; 0
    478e:	79 01       	movw	r14, r18
    4790:	8a 01       	movw	r16, r20
    4792:	e8 1a       	sub	r14, r24
    4794:	f9 0a       	sbc	r15, r25
    4796:	0a 0b       	sbc	r16, r26
    4798:	1b 0b       	sbc	r17, r27
    479a:	d8 01       	movw	r26, r16
    479c:	c7 01       	movw	r24, r14
    479e:	bc 01       	movw	r22, r24
    47a0:	cd 01       	movw	r24, r26
    47a2:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    47a6:	dc 01       	movw	r26, r24
    47a8:	cb 01       	movw	r24, r22
    47aa:	bc 01       	movw	r22, r24
    47ac:	cd 01       	movw	r24, r26
    47ae:	41 e0       	ldi	r20, 0x01	; 1
    47b0:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    47b4:	89 87       	std	Y+9, r24	; 0x09
    47b6:	9a 87       	std	Y+10, r25	; 0x0a
		
		stageStruct.nNoN = *(q+1);
    47b8:	89 85       	ldd	r24, Y+9	; 0x09
    47ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    47bc:	fc 01       	movw	r30, r24
    47be:	82 81       	ldd	r24, Z+2	; 0x02
    47c0:	93 81       	ldd	r25, Z+3	; 0x03
    47c2:	80 93 00 29 	sts	0x2900, r24
    47c6:	90 93 01 29 	sts	0x2901, r25
		stageStruct.perNoN = (*q)-1;
    47ca:	89 85       	ldd	r24, Y+9	; 0x09
    47cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    47ce:	fc 01       	movw	r30, r24
    47d0:	80 81       	ld	r24, Z
    47d2:	91 81       	ldd	r25, Z+1	; 0x01
    47d4:	01 97       	sbiw	r24, 0x01	; 1
    47d6:	80 93 fc 28 	sts	0x28FC, r24
    47da:	90 93 fd 28 	sts	0x28FD, r25
		
		
//поиск кол-ва шагов и длину шага от импульса опознавания ведущей до импульса окраса*************************************************
		
		unsigned int *p = FindLengthAndNumberOfSteps(diagramStruct.Tn - diagramStruct.Tmas, 0);
    47de:	20 91 ec 27 	lds	r18, 0x27EC
    47e2:	30 91 ed 27 	lds	r19, 0x27ED
    47e6:	80 91 ea 27 	lds	r24, 0x27EA
    47ea:	90 91 eb 27 	lds	r25, 0x27EB
    47ee:	79 01       	movw	r14, r18
    47f0:	e8 1a       	sub	r14, r24
    47f2:	f9 0a       	sbc	r15, r25
    47f4:	c7 01       	movw	r24, r14
    47f6:	cc 01       	movw	r24, r24
    47f8:	a0 e0       	ldi	r26, 0x00	; 0
    47fa:	b0 e0       	ldi	r27, 0x00	; 0
    47fc:	bc 01       	movw	r22, r24
    47fe:	cd 01       	movw	r24, r26
    4800:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4804:	dc 01       	movw	r26, r24
    4806:	cb 01       	movw	r24, r22
    4808:	bc 01       	movw	r22, r24
    480a:	cd 01       	movw	r24, r26
    480c:	40 e0       	ldi	r20, 0x00	; 0
    480e:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    4812:	8b 87       	std	Y+11, r24	; 0x0b
    4814:	9c 87       	std	Y+12, r25	; 0x0c
		
		stageStruct.nNoNLabel = *(p+1);
    4816:	8b 85       	ldd	r24, Y+11	; 0x0b
    4818:	9c 85       	ldd	r25, Y+12	; 0x0c
    481a:	fc 01       	movw	r30, r24
    481c:	82 81       	ldd	r24, Z+2	; 0x02
    481e:	93 81       	ldd	r25, Z+3	; 0x03
    4820:	80 93 08 29 	sts	0x2908, r24
    4824:	90 93 09 29 	sts	0x2909, r25
		stageStruct.perNoNLabel = (*p)-1;
    4828:	8b 85       	ldd	r24, Y+11	; 0x0b
    482a:	9c 85       	ldd	r25, Y+12	; 0x0c
    482c:	fc 01       	movw	r30, r24
    482e:	80 81       	ld	r24, Z
    4830:	91 81       	ldd	r25, Z+1	; 0x01
    4832:	01 97       	sbiw	r24, 0x01	; 1
    4834:	80 93 06 29 	sts	0x2906, r24
    4838:	90 93 07 29 	sts	0x2907, r25

		
//поиск кол-ва шагов и длину шага от импульса окраса до след пачки*************************************************

		unsigned int* v = FindLengthAndNumberOfSteps(diagramStruct.masterSlave1 - diagramStruct.n * diagramStruct.T1n - diagramStruct.Tn, 1);
    483c:	20 91 f0 27 	lds	r18, 0x27F0
    4840:	30 91 f1 27 	lds	r19, 0x27F1
    4844:	40 91 f2 27 	lds	r20, 0x27F2
    4848:	50 91 f3 27 	lds	r21, 0x27F3
    484c:	80 91 ee 27 	lds	r24, 0x27EE
    4850:	e8 2f       	mov	r30, r24
    4852:	f0 e0       	ldi	r31, 0x00	; 0
    4854:	60 91 e8 27 	lds	r22, 0x27E8
    4858:	70 91 e9 27 	lds	r23, 0x27E9
    485c:	e6 9f       	mul	r30, r22
    485e:	c0 01       	movw	r24, r0
    4860:	e7 9f       	mul	r30, r23
    4862:	90 0d       	add	r25, r0
    4864:	f6 9f       	mul	r31, r22
    4866:	90 0d       	add	r25, r0
    4868:	11 24       	eor	r1, r1
    486a:	cc 01       	movw	r24, r24
    486c:	a0 e0       	ldi	r26, 0x00	; 0
    486e:	b0 e0       	ldi	r27, 0x00	; 0
    4870:	28 1b       	sub	r18, r24
    4872:	39 0b       	sbc	r19, r25
    4874:	4a 0b       	sbc	r20, r26
    4876:	5b 0b       	sbc	r21, r27
    4878:	80 91 ec 27 	lds	r24, 0x27EC
    487c:	90 91 ed 27 	lds	r25, 0x27ED
    4880:	cc 01       	movw	r24, r24
    4882:	a0 e0       	ldi	r26, 0x00	; 0
    4884:	b0 e0       	ldi	r27, 0x00	; 0
    4886:	79 01       	movw	r14, r18
    4888:	8a 01       	movw	r16, r20
    488a:	e8 1a       	sub	r14, r24
    488c:	f9 0a       	sbc	r15, r25
    488e:	0a 0b       	sbc	r16, r26
    4890:	1b 0b       	sbc	r17, r27
    4892:	d8 01       	movw	r26, r16
    4894:	c7 01       	movw	r24, r14
    4896:	bc 01       	movw	r22, r24
    4898:	cd 01       	movw	r24, r26
    489a:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    489e:	dc 01       	movw	r26, r24
    48a0:	cb 01       	movw	r24, r22
    48a2:	bc 01       	movw	r22, r24
    48a4:	cd 01       	movw	r24, r26
    48a6:	41 e0       	ldi	r20, 0x01	; 1
    48a8:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    48ac:	8d 87       	std	Y+13, r24	; 0x0d
    48ae:	9e 87       	std	Y+14, r25	; 0x0e
		
		stageStruct.nNoNLabelNext = *(v+1);
    48b0:	8d 85       	ldd	r24, Y+13	; 0x0d
    48b2:	9e 85       	ldd	r25, Y+14	; 0x0e
    48b4:	fc 01       	movw	r30, r24
    48b6:	82 81       	ldd	r24, Z+2	; 0x02
    48b8:	93 81       	ldd	r25, Z+3	; 0x03
    48ba:	80 93 0c 29 	sts	0x290C, r24
    48be:	90 93 0d 29 	sts	0x290D, r25
		stageStruct.perNonLabelNext = (*v)-1;
    48c2:	8d 85       	ldd	r24, Y+13	; 0x0d
    48c4:	9e 85       	ldd	r25, Y+14	; 0x0e
    48c6:	fc 01       	movw	r30, r24
    48c8:	80 81       	ld	r24, Z
    48ca:	91 81       	ldd	r25, Z+1	; 0x01
    48cc:	01 97       	sbiw	r24, 0x01	; 1
    48ce:	80 93 0a 29 	sts	0x290A, r24
    48d2:	90 93 0b 29 	sts	0x290B, r25
		
//поиск кол-ва шагов и длину шага от последнего импульса ведущей пачки до импульса опознавания ведущей

		unsigned int* c = FindLengthAndNumberOfSteps(diagramStruct.Tmas, 0);
    48d6:	80 91 ea 27 	lds	r24, 0x27EA
    48da:	90 91 eb 27 	lds	r25, 0x27EB
    48de:	cc 01       	movw	r24, r24
    48e0:	a0 e0       	ldi	r26, 0x00	; 0
    48e2:	b0 e0       	ldi	r27, 0x00	; 0
    48e4:	bc 01       	movw	r22, r24
    48e6:	cd 01       	movw	r24, r26
    48e8:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    48ec:	dc 01       	movw	r26, r24
    48ee:	cb 01       	movw	r24, r22
    48f0:	bc 01       	movw	r22, r24
    48f2:	cd 01       	movw	r24, r26
    48f4:	40 e0       	ldi	r20, 0x00	; 0
    48f6:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    48fa:	8f 87       	std	Y+15, r24	; 0x0f
    48fc:	98 8b       	std	Y+16, r25	; 0x10
		
		stageStruct.nNoNLabelMaster = *(c+1);
    48fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    4900:	98 89       	ldd	r25, Y+16	; 0x10
    4902:	fc 01       	movw	r30, r24
    4904:	82 81       	ldd	r24, Z+2	; 0x02
    4906:	93 81       	ldd	r25, Z+3	; 0x03
    4908:	80 93 04 29 	sts	0x2904, r24
    490c:	90 93 05 29 	sts	0x2905, r25
		stageStruct.perNoNLabelMaster = (*c)-1;
    4910:	8f 85       	ldd	r24, Y+15	; 0x0f
    4912:	98 89       	ldd	r25, Y+16	; 0x10
    4914:	fc 01       	movw	r30, r24
    4916:	80 81       	ld	r24, Z
    4918:	91 81       	ldd	r25, Z+1	; 0x01
    491a:	01 97       	sbiw	r24, 0x01	; 1
    491c:	80 93 02 29 	sts	0x2902, r24
    4920:	90 93 03 29 	sts	0x2903, r25
		
		
//поиск кол-ва шагов и длину шага для секунды********************************************************		

		unsigned int *w = FindLengthAndNumberOfSteps(1000000, 0);
    4924:	60 e0       	ldi	r22, 0x00	; 0
    4926:	74 e2       	ldi	r23, 0x24	; 36
    4928:	84 e7       	ldi	r24, 0x74	; 116
    492a:	99 e4       	ldi	r25, 0x49	; 73
    492c:	40 e0       	ldi	r20, 0x00	; 0
    492e:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <FindLengthAndNumberOfSteps>
    4932:	89 8b       	std	Y+17, r24	; 0x11
    4934:	9a 8b       	std	Y+18, r25	; 0x12
		
		stageStruct.nSecOnly = *(w+1);
    4936:	89 89       	ldd	r24, Y+17	; 0x11
    4938:	9a 89       	ldd	r25, Y+18	; 0x12
    493a:	fc 01       	movw	r30, r24
    493c:	82 81       	ldd	r24, Z+2	; 0x02
    493e:	93 81       	ldd	r25, Z+3	; 0x03
    4940:	80 93 10 29 	sts	0x2910, r24
    4944:	90 93 11 29 	sts	0x2911, r25
		stageStruct.perSecOnly = (*w)-1;
    4948:	89 89       	ldd	r24, Y+17	; 0x11
    494a:	9a 89       	ldd	r25, Y+18	; 0x12
    494c:	fc 01       	movw	r30, r24
    494e:	80 81       	ld	r24, Z
    4950:	91 81       	ldd	r25, Z+1	; 0x01
    4952:	01 97       	sbiw	r24, 0x01	; 1
    4954:	80 93 0e 29 	sts	0x290E, r24
    4958:	90 93 0f 29 	sts	0x290F, r25
			
//посчитаем кол-во пачек в секунде
		stageStruct.nSec = (unsigned int) FindNOK((double)1000000, (double)diagramStruct.Tpack);
    495c:	80 91 e3 27 	lds	r24, 0x27E3
    4960:	90 91 e4 27 	lds	r25, 0x27E4
    4964:	a0 91 e5 27 	lds	r26, 0x27E5
    4968:	b0 91 e6 27 	lds	r27, 0x27E6
    496c:	bc 01       	movw	r22, r24
    496e:	cd 01       	movw	r24, r26
    4970:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4974:	9b 01       	movw	r18, r22
    4976:	ac 01       	movw	r20, r24
    4978:	60 e0       	ldi	r22, 0x00	; 0
    497a:	74 e2       	ldi	r23, 0x24	; 36
    497c:	84 e7       	ldi	r24, 0x74	; 116
    497e:	99 e4       	ldi	r25, 0x49	; 73
    4980:	0e 94 96 26 	call	0x4d2c	; 0x4d2c <FindNOK>
    4984:	dc 01       	movw	r26, r24
    4986:	cb 01       	movw	r24, r22
    4988:	bc 01       	movw	r22, r24
    498a:	cd 01       	movw	r24, r26
    498c:	0e 94 de 37 	call	0x6fbc	; 0x6fbc <__fixunssfsi>
    4990:	dc 01       	movw	r26, r24
    4992:	cb 01       	movw	r24, r22
    4994:	80 93 12 29 	sts	0x2912, r24
    4998:	90 93 13 29 	sts	0x2913, r25
	}				
	
	
	
}
    499c:	62 96       	adiw	r28, 0x12	; 18
    499e:	cd bf       	out	0x3d, r28	; 61
    49a0:	de bf       	out	0x3e, r29	; 62
    49a2:	df 91       	pop	r29
    49a4:	cf 91       	pop	r28
    49a6:	1f 91       	pop	r17
    49a8:	0f 91       	pop	r16
    49aa:	ff 90       	pop	r15
    49ac:	ef 90       	pop	r14
    49ae:	08 95       	ret

000049b0 <FindLengthAndNumberOfSteps>:

//нахождение числа шагов и их длины (параметр - длина в мкс)
unsigned int* FindLengthAndNumberOfSteps(volatile double totalLength, unsigned char chet)
{//chet - четное или нечетное кол-во шагов хотим
    49b0:	ef 92       	push	r14
    49b2:	ff 92       	push	r15
    49b4:	0f 93       	push	r16
    49b6:	1f 93       	push	r17
    49b8:	cf 93       	push	r28
    49ba:	df 93       	push	r29
    49bc:	cd b7       	in	r28, 0x3d	; 61
    49be:	de b7       	in	r29, 0x3e	; 62
    49c0:	a3 97       	sbiw	r28, 0x23	; 35
    49c2:	cd bf       	out	0x3d, r28	; 61
    49c4:	de bf       	out	0x3e, r29	; 62
    49c6:	6f 8f       	std	Y+31, r22	; 0x1f
    49c8:	78 a3       	lds	r23, 0x58
    49ca:	89 a3       	lds	r24, 0x59
    49cc:	9a a3       	lds	r25, 0x5a
    49ce:	4b a3       	lds	r20, 0x5b
	volatile unsigned int arr[] = {0,0};
    49d0:	19 82       	std	Y+1, r1	; 0x01
    49d2:	1a 82       	std	Y+2, r1	; 0x02
    49d4:	1b 82       	std	Y+3, r1	; 0x03
    49d6:	1c 82       	std	Y+4, r1	; 0x04
	totalLength = round(totalLength);
    49d8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    49da:	98 a1       	lds	r25, 0x48
    49dc:	a9 a1       	lds	r26, 0x49
    49de:	ba a1       	lds	r27, 0x4a
    49e0:	bc 01       	movw	r22, r24
    49e2:	cd 01       	movw	r24, r26
    49e4:	0e 94 a5 39 	call	0x734a	; 0x734a <round>
    49e8:	dc 01       	movw	r26, r24
    49ea:	cb 01       	movw	r24, r22
    49ec:	8f 8f       	std	Y+31, r24	; 0x1f
    49ee:	98 a3       	lds	r25, 0x58
    49f0:	a9 a3       	lds	r26, 0x59
    49f2:	ba a3       	lds	r27, 0x5a
	volatile double totalLengthBuf = totalLength; //длина интервала в секундах 
    49f4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    49f6:	98 a1       	lds	r25, 0x48
    49f8:	a9 a1       	lds	r26, 0x49
    49fa:	ba a1       	lds	r27, 0x4a
    49fc:	8d 83       	std	Y+5, r24	; 0x05
    49fe:	9e 83       	std	Y+6, r25	; 0x06
    4a00:	af 83       	std	Y+7, r26	; 0x07
    4a02:	b8 87       	std	Y+8, r27	; 0x08
	
	volatile unsigned int i = 0;
    4a04:	19 86       	std	Y+9, r1	; 0x09
    4a06:	1a 86       	std	Y+10, r1	; 0x0a
	volatile double lengthOfStep = 0.0, int_part = 0.0, fract_part = 0.0, lengthOfStepForCheck = 0.0, fract_part_i = 0.0;
    4a08:	80 e0       	ldi	r24, 0x00	; 0
    4a0a:	90 e0       	ldi	r25, 0x00	; 0
    4a0c:	dc 01       	movw	r26, r24
    4a0e:	8b 87       	std	Y+11, r24	; 0x0b
    4a10:	9c 87       	std	Y+12, r25	; 0x0c
    4a12:	ad 87       	std	Y+13, r26	; 0x0d
    4a14:	be 87       	std	Y+14, r27	; 0x0e
    4a16:	80 e0       	ldi	r24, 0x00	; 0
    4a18:	90 e0       	ldi	r25, 0x00	; 0
    4a1a:	dc 01       	movw	r26, r24
    4a1c:	8f 87       	std	Y+15, r24	; 0x0f
    4a1e:	98 8b       	std	Y+16, r25	; 0x10
    4a20:	a9 8b       	std	Y+17, r26	; 0x11
    4a22:	ba 8b       	std	Y+18, r27	; 0x12
    4a24:	80 e0       	ldi	r24, 0x00	; 0
    4a26:	90 e0       	ldi	r25, 0x00	; 0
    4a28:	dc 01       	movw	r26, r24
    4a2a:	8b 8b       	std	Y+19, r24	; 0x13
    4a2c:	9c 8b       	std	Y+20, r25	; 0x14
    4a2e:	ad 8b       	std	Y+21, r26	; 0x15
    4a30:	be 8b       	std	Y+22, r27	; 0x16
    4a32:	80 e0       	ldi	r24, 0x00	; 0
    4a34:	90 e0       	ldi	r25, 0x00	; 0
    4a36:	dc 01       	movw	r26, r24
    4a38:	8f 8b       	std	Y+23, r24	; 0x17
    4a3a:	98 8f       	std	Y+24, r25	; 0x18
    4a3c:	a9 8f       	std	Y+25, r26	; 0x19
    4a3e:	ba 8f       	std	Y+26, r27	; 0x1a
    4a40:	80 e0       	ldi	r24, 0x00	; 0
    4a42:	90 e0       	ldi	r25, 0x00	; 0
    4a44:	dc 01       	movw	r26, r24
    4a46:	8b 8f       	std	Y+27, r24	; 0x1b
    4a48:	9c 8f       	std	Y+28, r25	; 0x1c
    4a4a:	ad 8f       	std	Y+29, r26	; 0x1d
    4a4c:	be 8f       	std	Y+30, r27	; 0x1e
	
	if(chet)
    4a4e:	8b a1       	lds	r24, 0x4b
    4a50:	88 23       	and	r24, r24
    4a52:	09 f4       	brne	.+2      	; 0x4a56 <FindLengthAndNumberOfSteps+0xa6>
    4a54:	a5 c0       	rjmp	.+330    	; 0x4ba0 <FindLengthAndNumberOfSteps+0x1f0>
	{
		do 
		{
			i++;
    4a56:	89 85       	ldd	r24, Y+9	; 0x09
    4a58:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a5a:	01 96       	adiw	r24, 0x01	; 1
    4a5c:	89 87       	std	Y+9, r24	; 0x09
    4a5e:	9a 87       	std	Y+10, r25	; 0x0a
			lengthOfStep = totalLengthBuf * freq /*8*/ / (/*1000000 * */i);	//деление зло
    4a60:	80 91 fe 24 	lds	r24, 0x24FE
    4a64:	90 91 ff 24 	lds	r25, 0x24FF
    4a68:	a0 91 00 25 	lds	r26, 0x2500
    4a6c:	b0 91 01 25 	lds	r27, 0x2501
    4a70:	bc 01       	movw	r22, r24
    4a72:	cd 01       	movw	r24, r26
    4a74:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4a78:	dc 01       	movw	r26, r24
    4a7a:	cb 01       	movw	r24, r22
    4a7c:	2d 81       	ldd	r18, Y+5	; 0x05
    4a7e:	3e 81       	ldd	r19, Y+6	; 0x06
    4a80:	4f 81       	ldd	r20, Y+7	; 0x07
    4a82:	58 85       	ldd	r21, Y+8	; 0x08
    4a84:	bc 01       	movw	r22, r24
    4a86:	cd 01       	movw	r24, r26
    4a88:	0e 94 42 39 	call	0x7284	; 0x7284 <__mulsf3>
    4a8c:	dc 01       	movw	r26, r24
    4a8e:	cb 01       	movw	r24, r22
    4a90:	7c 01       	movw	r14, r24
    4a92:	8d 01       	movw	r16, r26
    4a94:	89 85       	ldd	r24, Y+9	; 0x09
    4a96:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a98:	cc 01       	movw	r24, r24
    4a9a:	a0 e0       	ldi	r26, 0x00	; 0
    4a9c:	b0 e0       	ldi	r27, 0x00	; 0
    4a9e:	bc 01       	movw	r22, r24
    4aa0:	cd 01       	movw	r24, r26
    4aa2:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4aa6:	9b 01       	movw	r18, r22
    4aa8:	ac 01       	movw	r20, r24
    4aaa:	c8 01       	movw	r24, r16
    4aac:	b7 01       	movw	r22, r14
    4aae:	0e 94 76 37 	call	0x6eec	; 0x6eec <__divsf3>
    4ab2:	dc 01       	movw	r26, r24
    4ab4:	cb 01       	movw	r24, r22
    4ab6:	8b 87       	std	Y+11, r24	; 0x0b
    4ab8:	9c 87       	std	Y+12, r25	; 0x0c
    4aba:	ad 87       	std	Y+13, r26	; 0x0d
    4abc:	be 87       	std	Y+14, r27	; 0x0e
			fract_part = modf(lengthOfStep, &int_part);
    4abe:	8b 85       	ldd	r24, Y+11	; 0x0b
    4ac0:	9c 85       	ldd	r25, Y+12	; 0x0c
    4ac2:	ad 85       	ldd	r26, Y+13	; 0x0d
    4ac4:	be 85       	ldd	r27, Y+14	; 0x0e
    4ac6:	9e 01       	movw	r18, r28
    4ac8:	21 5f       	subi	r18, 0xF1	; 241
    4aca:	3f 4f       	sbci	r19, 0xFF	; 255
    4acc:	bc 01       	movw	r22, r24
    4ace:	cd 01       	movw	r24, r26
    4ad0:	a9 01       	movw	r20, r18
    4ad2:	0e 94 0f 39 	call	0x721e	; 0x721e <modf>
    4ad6:	dc 01       	movw	r26, r24
    4ad8:	cb 01       	movw	r24, r22
    4ada:	8b 8b       	std	Y+19, r24	; 0x13
    4adc:	9c 8b       	std	Y+20, r25	; 0x14
    4ade:	ad 8b       	std	Y+21, r26	; 0x15
    4ae0:	be 8b       	std	Y+22, r27	; 0x16
			fract_part_i = modf(((double)i)/2,0);
    4ae2:	89 85       	ldd	r24, Y+9	; 0x09
    4ae4:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ae6:	cc 01       	movw	r24, r24
    4ae8:	a0 e0       	ldi	r26, 0x00	; 0
    4aea:	b0 e0       	ldi	r27, 0x00	; 0
    4aec:	bc 01       	movw	r22, r24
    4aee:	cd 01       	movw	r24, r26
    4af0:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4af4:	dc 01       	movw	r26, r24
    4af6:	cb 01       	movw	r24, r22
    4af8:	bc 01       	movw	r22, r24
    4afa:	cd 01       	movw	r24, r26
    4afc:	20 e0       	ldi	r18, 0x00	; 0
    4afe:	30 e0       	ldi	r19, 0x00	; 0
    4b00:	40 e0       	ldi	r20, 0x00	; 0
    4b02:	50 e4       	ldi	r21, 0x40	; 64
    4b04:	0e 94 76 37 	call	0x6eec	; 0x6eec <__divsf3>
    4b08:	dc 01       	movw	r26, r24
    4b0a:	cb 01       	movw	r24, r22
    4b0c:	bc 01       	movw	r22, r24
    4b0e:	cd 01       	movw	r24, r26
    4b10:	40 e0       	ldi	r20, 0x00	; 0
    4b12:	50 e0       	ldi	r21, 0x00	; 0
    4b14:	0e 94 0f 39 	call	0x721e	; 0x721e <modf>
    4b18:	dc 01       	movw	r26, r24
    4b1a:	cb 01       	movw	r24, r22
    4b1c:	8b 8f       	std	Y+27, r24	; 0x1b
    4b1e:	9c 8f       	std	Y+28, r25	; 0x1c
    4b20:	ad 8f       	std	Y+29, r26	; 0x1d
    4b22:	be 8f       	std	Y+30, r27	; 0x1e
		} 
		while(!(fract_part_i==0.0 && fract_part==0.0 && lengthOfStep<65535.0));//(fract_part_i!=0.0 && (fract_part!=0.0 || lengthOfStep>65535.0));
    4b24:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4b26:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b28:	ad 8d       	ldd	r26, Y+29	; 0x1d
    4b2a:	be 8d       	ldd	r27, Y+30	; 0x1e
    4b2c:	11 e0       	ldi	r17, 0x01	; 1
    4b2e:	bc 01       	movw	r22, r24
    4b30:	cd 01       	movw	r24, r26
    4b32:	20 e0       	ldi	r18, 0x00	; 0
    4b34:	30 e0       	ldi	r19, 0x00	; 0
    4b36:	a9 01       	movw	r20, r18
    4b38:	0e 94 72 37 	call	0x6ee4	; 0x6ee4 <__cmpsf2>
    4b3c:	88 23       	and	r24, r24
    4b3e:	09 f0       	breq	.+2      	; 0x4b42 <FindLengthAndNumberOfSteps+0x192>
    4b40:	10 e0       	ldi	r17, 0x00	; 0
    4b42:	81 e0       	ldi	r24, 0x01	; 1
    4b44:	81 27       	eor	r24, r17
    4b46:	88 23       	and	r24, r24
    4b48:	09 f0       	breq	.+2      	; 0x4b4c <FindLengthAndNumberOfSteps+0x19c>
    4b4a:	85 cf       	rjmp	.-246    	; 0x4a56 <FindLengthAndNumberOfSteps+0xa6>
    4b4c:	8b 89       	ldd	r24, Y+19	; 0x13
    4b4e:	9c 89       	ldd	r25, Y+20	; 0x14
    4b50:	ad 89       	ldd	r26, Y+21	; 0x15
    4b52:	be 89       	ldd	r27, Y+22	; 0x16
    4b54:	11 e0       	ldi	r17, 0x01	; 1
    4b56:	bc 01       	movw	r22, r24
    4b58:	cd 01       	movw	r24, r26
    4b5a:	20 e0       	ldi	r18, 0x00	; 0
    4b5c:	30 e0       	ldi	r19, 0x00	; 0
    4b5e:	a9 01       	movw	r20, r18
    4b60:	0e 94 72 37 	call	0x6ee4	; 0x6ee4 <__cmpsf2>
    4b64:	88 23       	and	r24, r24
    4b66:	09 f0       	breq	.+2      	; 0x4b6a <FindLengthAndNumberOfSteps+0x1ba>
    4b68:	10 e0       	ldi	r17, 0x00	; 0
    4b6a:	81 e0       	ldi	r24, 0x01	; 1
    4b6c:	81 27       	eor	r24, r17
    4b6e:	88 23       	and	r24, r24
    4b70:	09 f0       	breq	.+2      	; 0x4b74 <FindLengthAndNumberOfSteps+0x1c4>
    4b72:	71 cf       	rjmp	.-286    	; 0x4a56 <FindLengthAndNumberOfSteps+0xa6>
    4b74:	8b 85       	ldd	r24, Y+11	; 0x0b
    4b76:	9c 85       	ldd	r25, Y+12	; 0x0c
    4b78:	ad 85       	ldd	r26, Y+13	; 0x0d
    4b7a:	be 85       	ldd	r27, Y+14	; 0x0e
    4b7c:	11 e0       	ldi	r17, 0x01	; 1
    4b7e:	bc 01       	movw	r22, r24
    4b80:	cd 01       	movw	r24, r26
    4b82:	20 e0       	ldi	r18, 0x00	; 0
    4b84:	3f ef       	ldi	r19, 0xFF	; 255
    4b86:	4f e7       	ldi	r20, 0x7F	; 127
    4b88:	57 e4       	ldi	r21, 0x47	; 71
    4b8a:	0e 94 72 37 	call	0x6ee4	; 0x6ee4 <__cmpsf2>
    4b8e:	88 23       	and	r24, r24
    4b90:	0c f0       	brlt	.+2      	; 0x4b94 <FindLengthAndNumberOfSteps+0x1e4>
    4b92:	10 e0       	ldi	r17, 0x00	; 0
    4b94:	81 e0       	ldi	r24, 0x01	; 1
    4b96:	81 27       	eor	r24, r17
    4b98:	88 23       	and	r24, r24
    4b9a:	09 f0       	breq	.+2      	; 0x4b9e <FindLengthAndNumberOfSteps+0x1ee>
    4b9c:	5c cf       	rjmp	.-328    	; 0x4a56 <FindLengthAndNumberOfSteps+0xa6>
    4b9e:	aa c0       	rjmp	.+340    	; 0x4cf4 <FindLengthAndNumberOfSteps+0x344>
	}
	else
	{
		do 
		{
			i++;
    4ba0:	89 85       	ldd	r24, Y+9	; 0x09
    4ba2:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ba4:	01 96       	adiw	r24, 0x01	; 1
    4ba6:	89 87       	std	Y+9, r24	; 0x09
    4ba8:	9a 87       	std	Y+10, r25	; 0x0a
			lengthOfStep = totalLengthBuf * freq /*8*/ / (/*1000000 * */i);	//деление зло
    4baa:	80 91 fe 24 	lds	r24, 0x24FE
    4bae:	90 91 ff 24 	lds	r25, 0x24FF
    4bb2:	a0 91 00 25 	lds	r26, 0x2500
    4bb6:	b0 91 01 25 	lds	r27, 0x2501
    4bba:	bc 01       	movw	r22, r24
    4bbc:	cd 01       	movw	r24, r26
    4bbe:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4bc2:	dc 01       	movw	r26, r24
    4bc4:	cb 01       	movw	r24, r22
    4bc6:	2d 81       	ldd	r18, Y+5	; 0x05
    4bc8:	3e 81       	ldd	r19, Y+6	; 0x06
    4bca:	4f 81       	ldd	r20, Y+7	; 0x07
    4bcc:	58 85       	ldd	r21, Y+8	; 0x08
    4bce:	bc 01       	movw	r22, r24
    4bd0:	cd 01       	movw	r24, r26
    4bd2:	0e 94 42 39 	call	0x7284	; 0x7284 <__mulsf3>
    4bd6:	dc 01       	movw	r26, r24
    4bd8:	cb 01       	movw	r24, r22
    4bda:	7c 01       	movw	r14, r24
    4bdc:	8d 01       	movw	r16, r26
    4bde:	89 85       	ldd	r24, Y+9	; 0x09
    4be0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4be2:	cc 01       	movw	r24, r24
    4be4:	a0 e0       	ldi	r26, 0x00	; 0
    4be6:	b0 e0       	ldi	r27, 0x00	; 0
    4be8:	bc 01       	movw	r22, r24
    4bea:	cd 01       	movw	r24, r26
    4bec:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4bf0:	9b 01       	movw	r18, r22
    4bf2:	ac 01       	movw	r20, r24
    4bf4:	c8 01       	movw	r24, r16
    4bf6:	b7 01       	movw	r22, r14
    4bf8:	0e 94 76 37 	call	0x6eec	; 0x6eec <__divsf3>
    4bfc:	dc 01       	movw	r26, r24
    4bfe:	cb 01       	movw	r24, r22
    4c00:	8b 87       	std	Y+11, r24	; 0x0b
    4c02:	9c 87       	std	Y+12, r25	; 0x0c
    4c04:	ad 87       	std	Y+13, r26	; 0x0d
    4c06:	be 87       	std	Y+14, r27	; 0x0e
			fract_part = modf(lengthOfStep, &int_part);
    4c08:	8b 85       	ldd	r24, Y+11	; 0x0b
    4c0a:	9c 85       	ldd	r25, Y+12	; 0x0c
    4c0c:	ad 85       	ldd	r26, Y+13	; 0x0d
    4c0e:	be 85       	ldd	r27, Y+14	; 0x0e
    4c10:	9e 01       	movw	r18, r28
    4c12:	21 5f       	subi	r18, 0xF1	; 241
    4c14:	3f 4f       	sbci	r19, 0xFF	; 255
    4c16:	bc 01       	movw	r22, r24
    4c18:	cd 01       	movw	r24, r26
    4c1a:	a9 01       	movw	r20, r18
    4c1c:	0e 94 0f 39 	call	0x721e	; 0x721e <modf>
    4c20:	dc 01       	movw	r26, r24
    4c22:	cb 01       	movw	r24, r22
    4c24:	8b 8b       	std	Y+19, r24	; 0x13
    4c26:	9c 8b       	std	Y+20, r25	; 0x14
    4c28:	ad 8b       	std	Y+21, r26	; 0x15
    4c2a:	be 8b       	std	Y+22, r27	; 0x16
			fract_part_i = modf(((double)i)/2,0);
    4c2c:	89 85       	ldd	r24, Y+9	; 0x09
    4c2e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4c30:	cc 01       	movw	r24, r24
    4c32:	a0 e0       	ldi	r26, 0x00	; 0
    4c34:	b0 e0       	ldi	r27, 0x00	; 0
    4c36:	bc 01       	movw	r22, r24
    4c38:	cd 01       	movw	r24, r26
    4c3a:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4c3e:	dc 01       	movw	r26, r24
    4c40:	cb 01       	movw	r24, r22
    4c42:	bc 01       	movw	r22, r24
    4c44:	cd 01       	movw	r24, r26
    4c46:	20 e0       	ldi	r18, 0x00	; 0
    4c48:	30 e0       	ldi	r19, 0x00	; 0
    4c4a:	40 e0       	ldi	r20, 0x00	; 0
    4c4c:	50 e4       	ldi	r21, 0x40	; 64
    4c4e:	0e 94 76 37 	call	0x6eec	; 0x6eec <__divsf3>
    4c52:	dc 01       	movw	r26, r24
    4c54:	cb 01       	movw	r24, r22
    4c56:	bc 01       	movw	r22, r24
    4c58:	cd 01       	movw	r24, r26
    4c5a:	40 e0       	ldi	r20, 0x00	; 0
    4c5c:	50 e0       	ldi	r21, 0x00	; 0
    4c5e:	0e 94 0f 39 	call	0x721e	; 0x721e <modf>
    4c62:	dc 01       	movw	r26, r24
    4c64:	cb 01       	movw	r24, r22
    4c66:	8b 8f       	std	Y+27, r24	; 0x1b
    4c68:	9c 8f       	std	Y+28, r25	; 0x1c
    4c6a:	ad 8f       	std	Y+29, r26	; 0x1d
    4c6c:	be 8f       	std	Y+30, r27	; 0x1e
		} 
		while(!(fract_part_i!=0.0 && fract_part==0.0 && lengthOfStep<65535.0 && i>1));//(fract_part_i!=0.0 && (fract_part!=0.0 || lengthOfStep>65535.0));
    4c6e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4c70:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4c72:	ad 8d       	ldd	r26, Y+29	; 0x1d
    4c74:	be 8d       	ldd	r27, Y+30	; 0x1e
    4c76:	11 e0       	ldi	r17, 0x01	; 1
    4c78:	bc 01       	movw	r22, r24
    4c7a:	cd 01       	movw	r24, r26
    4c7c:	20 e0       	ldi	r18, 0x00	; 0
    4c7e:	30 e0       	ldi	r19, 0x00	; 0
    4c80:	a9 01       	movw	r20, r18
    4c82:	0e 94 72 37 	call	0x6ee4	; 0x6ee4 <__cmpsf2>
    4c86:	88 23       	and	r24, r24
    4c88:	09 f4       	brne	.+2      	; 0x4c8c <FindLengthAndNumberOfSteps+0x2dc>
    4c8a:	10 e0       	ldi	r17, 0x00	; 0
    4c8c:	81 e0       	ldi	r24, 0x01	; 1
    4c8e:	81 27       	eor	r24, r17
    4c90:	88 23       	and	r24, r24
    4c92:	09 f0       	breq	.+2      	; 0x4c96 <FindLengthAndNumberOfSteps+0x2e6>
    4c94:	85 cf       	rjmp	.-246    	; 0x4ba0 <FindLengthAndNumberOfSteps+0x1f0>
    4c96:	8b 89       	ldd	r24, Y+19	; 0x13
    4c98:	9c 89       	ldd	r25, Y+20	; 0x14
    4c9a:	ad 89       	ldd	r26, Y+21	; 0x15
    4c9c:	be 89       	ldd	r27, Y+22	; 0x16
    4c9e:	11 e0       	ldi	r17, 0x01	; 1
    4ca0:	bc 01       	movw	r22, r24
    4ca2:	cd 01       	movw	r24, r26
    4ca4:	20 e0       	ldi	r18, 0x00	; 0
    4ca6:	30 e0       	ldi	r19, 0x00	; 0
    4ca8:	a9 01       	movw	r20, r18
    4caa:	0e 94 72 37 	call	0x6ee4	; 0x6ee4 <__cmpsf2>
    4cae:	88 23       	and	r24, r24
    4cb0:	09 f0       	breq	.+2      	; 0x4cb4 <FindLengthAndNumberOfSteps+0x304>
    4cb2:	10 e0       	ldi	r17, 0x00	; 0
    4cb4:	81 e0       	ldi	r24, 0x01	; 1
    4cb6:	81 27       	eor	r24, r17
    4cb8:	88 23       	and	r24, r24
    4cba:	09 f0       	breq	.+2      	; 0x4cbe <FindLengthAndNumberOfSteps+0x30e>
    4cbc:	71 cf       	rjmp	.-286    	; 0x4ba0 <FindLengthAndNumberOfSteps+0x1f0>
    4cbe:	8b 85       	ldd	r24, Y+11	; 0x0b
    4cc0:	9c 85       	ldd	r25, Y+12	; 0x0c
    4cc2:	ad 85       	ldd	r26, Y+13	; 0x0d
    4cc4:	be 85       	ldd	r27, Y+14	; 0x0e
    4cc6:	11 e0       	ldi	r17, 0x01	; 1
    4cc8:	bc 01       	movw	r22, r24
    4cca:	cd 01       	movw	r24, r26
    4ccc:	20 e0       	ldi	r18, 0x00	; 0
    4cce:	3f ef       	ldi	r19, 0xFF	; 255
    4cd0:	4f e7       	ldi	r20, 0x7F	; 127
    4cd2:	57 e4       	ldi	r21, 0x47	; 71
    4cd4:	0e 94 72 37 	call	0x6ee4	; 0x6ee4 <__cmpsf2>
    4cd8:	88 23       	and	r24, r24
    4cda:	0c f0       	brlt	.+2      	; 0x4cde <FindLengthAndNumberOfSteps+0x32e>
    4cdc:	10 e0       	ldi	r17, 0x00	; 0
    4cde:	81 e0       	ldi	r24, 0x01	; 1
    4ce0:	81 27       	eor	r24, r17
    4ce2:	88 23       	and	r24, r24
    4ce4:	09 f0       	breq	.+2      	; 0x4ce8 <FindLengthAndNumberOfSteps+0x338>
    4ce6:	5c cf       	rjmp	.-328    	; 0x4ba0 <FindLengthAndNumberOfSteps+0x1f0>
    4ce8:	89 85       	ldd	r24, Y+9	; 0x09
    4cea:	9a 85       	ldd	r25, Y+10	; 0x0a
    4cec:	82 30       	cpi	r24, 0x02	; 2
    4cee:	91 05       	cpc	r25, r1
    4cf0:	08 f4       	brcc	.+2      	; 0x4cf4 <FindLengthAndNumberOfSteps+0x344>
    4cf2:	56 cf       	rjmp	.-340    	; 0x4ba0 <FindLengthAndNumberOfSteps+0x1f0>
	}
	arr[0] = (unsigned int)(lengthOfStep);   //кол-во шагов
    4cf4:	8b 85       	ldd	r24, Y+11	; 0x0b
    4cf6:	9c 85       	ldd	r25, Y+12	; 0x0c
    4cf8:	ad 85       	ldd	r26, Y+13	; 0x0d
    4cfa:	be 85       	ldd	r27, Y+14	; 0x0e
    4cfc:	bc 01       	movw	r22, r24
    4cfe:	cd 01       	movw	r24, r26
    4d00:	0e 94 de 37 	call	0x6fbc	; 0x6fbc <__fixunssfsi>
    4d04:	dc 01       	movw	r26, r24
    4d06:	cb 01       	movw	r24, r22
    4d08:	89 83       	std	Y+1, r24	; 0x01
    4d0a:	9a 83       	std	Y+2, r25	; 0x02
	arr[1] = i;						//длина шага
    4d0c:	89 85       	ldd	r24, Y+9	; 0x09
    4d0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d10:	8b 83       	std	Y+3, r24	; 0x03
    4d12:	9c 83       	std	Y+4, r25	; 0x04
	return arr;
    4d14:	ce 01       	movw	r24, r28
    4d16:	01 96       	adiw	r24, 0x01	; 1
}
    4d18:	a3 96       	adiw	r28, 0x23	; 35
    4d1a:	cd bf       	out	0x3d, r28	; 61
    4d1c:	de bf       	out	0x3e, r29	; 62
    4d1e:	df 91       	pop	r29
    4d20:	cf 91       	pop	r28
    4d22:	1f 91       	pop	r17
    4d24:	0f 91       	pop	r16
    4d26:	ff 90       	pop	r15
    4d28:	ef 90       	pop	r14
    4d2a:	08 95       	ret

00004d2c <FindNOK>:

//нахождение наименьшего общего кратного
double FindNOK(volatile double num1, volatile double num2)
{
    4d2c:	cf 93       	push	r28
    4d2e:	df 93       	push	r29
    4d30:	cd b7       	in	r28, 0x3d	; 61
    4d32:	de b7       	in	r29, 0x3e	; 62
    4d34:	2e 97       	sbiw	r28, 0x0e	; 14
    4d36:	cd bf       	out	0x3d, r28	; 61
    4d38:	de bf       	out	0x3e, r29	; 62
    4d3a:	6f 83       	std	Y+7, r22	; 0x07
    4d3c:	78 87       	std	Y+8, r23	; 0x08
    4d3e:	89 87       	std	Y+9, r24	; 0x09
    4d40:	9a 87       	std	Y+10, r25	; 0x0a
    4d42:	2b 87       	std	Y+11, r18	; 0x0b
    4d44:	3c 87       	std	Y+12, r19	; 0x0c
    4d46:	4d 87       	std	Y+13, r20	; 0x0d
    4d48:	5e 87       	std	Y+14, r21	; 0x0e
	volatile double numMax = 0.0;
    4d4a:	80 e0       	ldi	r24, 0x00	; 0
    4d4c:	90 e0       	ldi	r25, 0x00	; 0
    4d4e:	dc 01       	movw	r26, r24
    4d50:	8b 83       	std	Y+3, r24	; 0x03
    4d52:	9c 83       	std	Y+4, r25	; 0x04
    4d54:	ad 83       	std	Y+5, r26	; 0x05
    4d56:	be 83       	std	Y+6, r27	; 0x06
	double* ptr;
	do
	{			
		numMax+=num1;
    4d58:	8b 81       	ldd	r24, Y+3	; 0x03
    4d5a:	9c 81       	ldd	r25, Y+4	; 0x04
    4d5c:	ad 81       	ldd	r26, Y+5	; 0x05
    4d5e:	be 81       	ldd	r27, Y+6	; 0x06
    4d60:	2f 81       	ldd	r18, Y+7	; 0x07
    4d62:	38 85       	ldd	r19, Y+8	; 0x08
    4d64:	49 85       	ldd	r20, Y+9	; 0x09
    4d66:	5a 85       	ldd	r21, Y+10	; 0x0a
    4d68:	bc 01       	movw	r22, r24
    4d6a:	cd 01       	movw	r24, r26
    4d6c:	0e 94 0e 37 	call	0x6e1c	; 0x6e1c <__addsf3>
    4d70:	dc 01       	movw	r26, r24
    4d72:	cb 01       	movw	r24, r22
    4d74:	8b 83       	std	Y+3, r24	; 0x03
    4d76:	9c 83       	std	Y+4, r25	; 0x04
    4d78:	ad 83       	std	Y+5, r26	; 0x05
    4d7a:	be 83       	std	Y+6, r27	; 0x06
	} 
	while (modf((numMax/num2), ptr)!=0.0);
    4d7c:	8b 81       	ldd	r24, Y+3	; 0x03
    4d7e:	9c 81       	ldd	r25, Y+4	; 0x04
    4d80:	ad 81       	ldd	r26, Y+5	; 0x05
    4d82:	be 81       	ldd	r27, Y+6	; 0x06
    4d84:	2b 85       	ldd	r18, Y+11	; 0x0b
    4d86:	3c 85       	ldd	r19, Y+12	; 0x0c
    4d88:	4d 85       	ldd	r20, Y+13	; 0x0d
    4d8a:	5e 85       	ldd	r21, Y+14	; 0x0e
    4d8c:	bc 01       	movw	r22, r24
    4d8e:	cd 01       	movw	r24, r26
    4d90:	0e 94 76 37 	call	0x6eec	; 0x6eec <__divsf3>
    4d94:	dc 01       	movw	r26, r24
    4d96:	cb 01       	movw	r24, r22
    4d98:	29 81       	ldd	r18, Y+1	; 0x01
    4d9a:	3a 81       	ldd	r19, Y+2	; 0x02
    4d9c:	bc 01       	movw	r22, r24
    4d9e:	cd 01       	movw	r24, r26
    4da0:	a9 01       	movw	r20, r18
    4da2:	0e 94 0f 39 	call	0x721e	; 0x721e <modf>
    4da6:	dc 01       	movw	r26, r24
    4da8:	cb 01       	movw	r24, r22
    4daa:	bc 01       	movw	r22, r24
    4dac:	cd 01       	movw	r24, r26
    4dae:	20 e0       	ldi	r18, 0x00	; 0
    4db0:	30 e0       	ldi	r19, 0x00	; 0
    4db2:	a9 01       	movw	r20, r18
    4db4:	0e 94 72 37 	call	0x6ee4	; 0x6ee4 <__cmpsf2>
    4db8:	88 23       	and	r24, r24
    4dba:	71 f6       	brne	.-100    	; 0x4d58 <FindNOK+0x2c>
	
	return numMax/num2;
    4dbc:	8b 81       	ldd	r24, Y+3	; 0x03
    4dbe:	9c 81       	ldd	r25, Y+4	; 0x04
    4dc0:	ad 81       	ldd	r26, Y+5	; 0x05
    4dc2:	be 81       	ldd	r27, Y+6	; 0x06
    4dc4:	2b 85       	ldd	r18, Y+11	; 0x0b
    4dc6:	3c 85       	ldd	r19, Y+12	; 0x0c
    4dc8:	4d 85       	ldd	r20, Y+13	; 0x0d
    4dca:	5e 85       	ldd	r21, Y+14	; 0x0e
    4dcc:	bc 01       	movw	r22, r24
    4dce:	cd 01       	movw	r24, r26
    4dd0:	0e 94 76 37 	call	0x6eec	; 0x6eec <__divsf3>
    4dd4:	dc 01       	movw	r26, r24
    4dd6:	cb 01       	movw	r24, r22
}
    4dd8:	bc 01       	movw	r22, r24
    4dda:	cd 01       	movw	r24, r26
    4ddc:	2e 96       	adiw	r28, 0x0e	; 14
    4dde:	cd bf       	out	0x3d, r28	; 61
    4de0:	de bf       	out	0x3e, r29	; 62
    4de2:	df 91       	pop	r29
    4de4:	cf 91       	pop	r28
    4de6:	08 95       	ret

00004de8 <AddSecond>:


void AddSecond(DateStruct* tStr)
{
    4de8:	cf 93       	push	r28
    4dea:	df 93       	push	r29
    4dec:	0f 92       	push	r0
    4dee:	0f 92       	push	r0
    4df0:	cd b7       	in	r28, 0x3d	; 61
    4df2:	de b7       	in	r29, 0x3e	; 62
    4df4:	89 83       	std	Y+1, r24	; 0x01
    4df6:	9a 83       	std	Y+2, r25	; 0x02
	tStr->sec++;
    4df8:	89 81       	ldd	r24, Y+1	; 0x01
    4dfa:	9a 81       	ldd	r25, Y+2	; 0x02
    4dfc:	fc 01       	movw	r30, r24
    4dfe:	81 85       	ldd	r24, Z+9	; 0x09
    4e00:	28 2f       	mov	r18, r24
    4e02:	2f 5f       	subi	r18, 0xFF	; 255
    4e04:	89 81       	ldd	r24, Y+1	; 0x01
    4e06:	9a 81       	ldd	r25, Y+2	; 0x02
    4e08:	fc 01       	movw	r30, r24
    4e0a:	21 87       	std	Z+9, r18	; 0x09
	if(tStr->sec >= 60){
    4e0c:	89 81       	ldd	r24, Y+1	; 0x01
    4e0e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e10:	fc 01       	movw	r30, r24
    4e12:	81 85       	ldd	r24, Z+9	; 0x09
    4e14:	8c 33       	cpi	r24, 0x3C	; 60
    4e16:	70 f0       	brcs	.+28     	; 0x4e34 <AddSecond+0x4c>
		tStr->sec = 0;
    4e18:	89 81       	ldd	r24, Y+1	; 0x01
    4e1a:	9a 81       	ldd	r25, Y+2	; 0x02
    4e1c:	fc 01       	movw	r30, r24
    4e1e:	11 86       	std	Z+9, r1	; 0x09
		tStr->min++; 
    4e20:	89 81       	ldd	r24, Y+1	; 0x01
    4e22:	9a 81       	ldd	r25, Y+2	; 0x02
    4e24:	fc 01       	movw	r30, r24
    4e26:	80 85       	ldd	r24, Z+8	; 0x08
    4e28:	28 2f       	mov	r18, r24
    4e2a:	2f 5f       	subi	r18, 0xFF	; 255
    4e2c:	89 81       	ldd	r24, Y+1	; 0x01
    4e2e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e30:	fc 01       	movw	r30, r24
    4e32:	20 87       	std	Z+8, r18	; 0x08
	}		
	if(tStr->min >= 60){
    4e34:	89 81       	ldd	r24, Y+1	; 0x01
    4e36:	9a 81       	ldd	r25, Y+2	; 0x02
    4e38:	fc 01       	movw	r30, r24
    4e3a:	80 85       	ldd	r24, Z+8	; 0x08
    4e3c:	8c 33       	cpi	r24, 0x3C	; 60
    4e3e:	70 f0       	brcs	.+28     	; 0x4e5c <AddSecond+0x74>
		tStr->min = 0;
    4e40:	89 81       	ldd	r24, Y+1	; 0x01
    4e42:	9a 81       	ldd	r25, Y+2	; 0x02
    4e44:	fc 01       	movw	r30, r24
    4e46:	10 86       	std	Z+8, r1	; 0x08
		tStr->hour++;  
    4e48:	89 81       	ldd	r24, Y+1	; 0x01
    4e4a:	9a 81       	ldd	r25, Y+2	; 0x02
    4e4c:	fc 01       	movw	r30, r24
    4e4e:	87 81       	ldd	r24, Z+7	; 0x07
    4e50:	28 2f       	mov	r18, r24
    4e52:	2f 5f       	subi	r18, 0xFF	; 255
    4e54:	89 81       	ldd	r24, Y+1	; 0x01
    4e56:	9a 81       	ldd	r25, Y+2	; 0x02
    4e58:	fc 01       	movw	r30, r24
    4e5a:	27 83       	std	Z+7, r18	; 0x07
	}		
	if(tStr->hour > 23){
    4e5c:	89 81       	ldd	r24, Y+1	; 0x01
    4e5e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e60:	fc 01       	movw	r30, r24
    4e62:	87 81       	ldd	r24, Z+7	; 0x07
    4e64:	88 31       	cpi	r24, 0x18	; 24
    4e66:	70 f0       	brcs	.+28     	; 0x4e84 <AddSecond+0x9c>
		tStr->hour = 0;
    4e68:	89 81       	ldd	r24, Y+1	; 0x01
    4e6a:	9a 81       	ldd	r25, Y+2	; 0x02
    4e6c:	fc 01       	movw	r30, r24
    4e6e:	17 82       	std	Z+7, r1	; 0x07
		tStr->day++;
    4e70:	89 81       	ldd	r24, Y+1	; 0x01
    4e72:	9a 81       	ldd	r25, Y+2	; 0x02
    4e74:	fc 01       	movw	r30, r24
    4e76:	86 81       	ldd	r24, Z+6	; 0x06
    4e78:	28 2f       	mov	r18, r24
    4e7a:	2f 5f       	subi	r18, 0xFF	; 255
    4e7c:	89 81       	ldd	r24, Y+1	; 0x01
    4e7e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e80:	fc 01       	movw	r30, r24
    4e82:	26 83       	std	Z+6, r18	; 0x06
	}
	if(tStr->day > daysInMonths[tStr->month]){
    4e84:	89 81       	ldd	r24, Y+1	; 0x01
    4e86:	9a 81       	ldd	r25, Y+2	; 0x02
    4e88:	fc 01       	movw	r30, r24
    4e8a:	26 81       	ldd	r18, Z+6	; 0x06
    4e8c:	89 81       	ldd	r24, Y+1	; 0x01
    4e8e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e90:	fc 01       	movw	r30, r24
    4e92:	84 81       	ldd	r24, Z+4	; 0x04
    4e94:	95 81       	ldd	r25, Z+5	; 0x05
    4e96:	86 58       	subi	r24, 0x86	; 134
    4e98:	9d 4d       	sbci	r25, 0xDD	; 221
    4e9a:	fc 01       	movw	r30, r24
    4e9c:	80 81       	ld	r24, Z
    4e9e:	82 17       	cp	r24, r18
    4ea0:	10 f5       	brcc	.+68     	; 0x4ee6 <AddSecond+0xfe>
		if(tStr->leapYear == true && tStr->month == feb){
    4ea2:	89 81       	ldd	r24, Y+1	; 0x01
    4ea4:	9a 81       	ldd	r25, Y+2	; 0x02
    4ea6:	fc 01       	movw	r30, r24
    4ea8:	80 81       	ld	r24, Z
    4eaa:	91 81       	ldd	r25, Z+1	; 0x01
    4eac:	81 30       	cpi	r24, 0x01	; 1
    4eae:	91 05       	cpc	r25, r1
    4eb0:	41 f4       	brne	.+16     	; 0x4ec2 <AddSecond+0xda>
    4eb2:	89 81       	ldd	r24, Y+1	; 0x01
    4eb4:	9a 81       	ldd	r25, Y+2	; 0x02
    4eb6:	fc 01       	movw	r30, r24
    4eb8:	84 81       	ldd	r24, Z+4	; 0x04
    4eba:	95 81       	ldd	r25, Z+5	; 0x05
    4ebc:	81 30       	cpi	r24, 0x01	; 1
    4ebe:	91 05       	cpc	r25, r1
    4ec0:	91 f0       	breq	.+36     	; 0x4ee6 <AddSecond+0xfe>
		}	else{
			tStr->day = 1;
    4ec2:	89 81       	ldd	r24, Y+1	; 0x01
    4ec4:	9a 81       	ldd	r25, Y+2	; 0x02
    4ec6:	21 e0       	ldi	r18, 0x01	; 1
    4ec8:	fc 01       	movw	r30, r24
    4eca:	26 83       	std	Z+6, r18	; 0x06
			tStr->month++;
    4ecc:	89 81       	ldd	r24, Y+1	; 0x01
    4ece:	9a 81       	ldd	r25, Y+2	; 0x02
    4ed0:	fc 01       	movw	r30, r24
    4ed2:	84 81       	ldd	r24, Z+4	; 0x04
    4ed4:	95 81       	ldd	r25, Z+5	; 0x05
    4ed6:	9c 01       	movw	r18, r24
    4ed8:	2f 5f       	subi	r18, 0xFF	; 255
    4eda:	3f 4f       	sbci	r19, 0xFF	; 255
    4edc:	89 81       	ldd	r24, Y+1	; 0x01
    4ede:	9a 81       	ldd	r25, Y+2	; 0x02
    4ee0:	fc 01       	movw	r30, r24
    4ee2:	24 83       	std	Z+4, r18	; 0x04
    4ee4:	35 83       	std	Z+5, r19	; 0x05
		}	
	}
	if(tStr->month > 12){
    4ee6:	89 81       	ldd	r24, Y+1	; 0x01
    4ee8:	9a 81       	ldd	r25, Y+2	; 0x02
    4eea:	fc 01       	movw	r30, r24
    4eec:	84 81       	ldd	r24, Z+4	; 0x04
    4eee:	95 81       	ldd	r25, Z+5	; 0x05
    4ef0:	8d 30       	cpi	r24, 0x0D	; 13
    4ef2:	91 05       	cpc	r25, r1
    4ef4:	90 f0       	brcs	.+36     	; 0x4f1a <AddSecond+0x132>
		tStr->month = 0;
    4ef6:	89 81       	ldd	r24, Y+1	; 0x01
    4ef8:	9a 81       	ldd	r25, Y+2	; 0x02
    4efa:	fc 01       	movw	r30, r24
    4efc:	14 82       	std	Z+4, r1	; 0x04
    4efe:	15 82       	std	Z+5, r1	; 0x05
		tStr->year++;
    4f00:	89 81       	ldd	r24, Y+1	; 0x01
    4f02:	9a 81       	ldd	r25, Y+2	; 0x02
    4f04:	fc 01       	movw	r30, r24
    4f06:	82 81       	ldd	r24, Z+2	; 0x02
    4f08:	93 81       	ldd	r25, Z+3	; 0x03
    4f0a:	9c 01       	movw	r18, r24
    4f0c:	2f 5f       	subi	r18, 0xFF	; 255
    4f0e:	3f 4f       	sbci	r19, 0xFF	; 255
    4f10:	89 81       	ldd	r24, Y+1	; 0x01
    4f12:	9a 81       	ldd	r25, Y+2	; 0x02
    4f14:	fc 01       	movw	r30, r24
    4f16:	22 83       	std	Z+2, r18	; 0x02
    4f18:	33 83       	std	Z+3, r19	; 0x03
	}			
}	
    4f1a:	0f 90       	pop	r0
    4f1c:	0f 90       	pop	r0
    4f1e:	df 91       	pop	r29
    4f20:	cf 91       	pop	r28
    4f22:	08 95       	ret

00004f24 <SecsToTime>:

void SecsToTime(unsigned long secs, TimeStruct *time)
{
    4f24:	ef 92       	push	r14
    4f26:	ff 92       	push	r15
    4f28:	0f 93       	push	r16
    4f2a:	1f 93       	push	r17
    4f2c:	cf 93       	push	r28
    4f2e:	df 93       	push	r29
    4f30:	cd b7       	in	r28, 0x3d	; 61
    4f32:	de b7       	in	r29, 0x3e	; 62
    4f34:	2c 97       	sbiw	r28, 0x0c	; 12
    4f36:	cd bf       	out	0x3d, r28	; 61
    4f38:	de bf       	out	0x3e, r29	; 62
    4f3a:	6f 83       	std	Y+7, r22	; 0x07
    4f3c:	78 87       	std	Y+8, r23	; 0x08
    4f3e:	89 87       	std	Y+9, r24	; 0x09
    4f40:	9a 87       	std	Y+10, r25	; 0x0a
    4f42:	4b 87       	std	Y+11, r20	; 0x0b
    4f44:	5c 87       	std	Y+12, r21	; 0x0c
	volatile unsigned long ulHours;
	volatile unsigned char ucMins;
	volatile unsigned char ucSecs;
	
	ulHours = floor(secs/3600);
    4f46:	8f 81       	ldd	r24, Y+7	; 0x07
    4f48:	98 85       	ldd	r25, Y+8	; 0x08
    4f4a:	a9 85       	ldd	r26, Y+9	; 0x09
    4f4c:	ba 85       	ldd	r27, Y+10	; 0x0a
    4f4e:	20 e1       	ldi	r18, 0x10	; 16
    4f50:	3e e0       	ldi	r19, 0x0E	; 14
    4f52:	40 e0       	ldi	r20, 0x00	; 0
    4f54:	50 e0       	ldi	r21, 0x00	; 0
    4f56:	bc 01       	movw	r22, r24
    4f58:	cd 01       	movw	r24, r26
    4f5a:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    4f5e:	da 01       	movw	r26, r20
    4f60:	c9 01       	movw	r24, r18
    4f62:	bc 01       	movw	r22, r24
    4f64:	cd 01       	movw	r24, r26
    4f66:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4f6a:	dc 01       	movw	r26, r24
    4f6c:	cb 01       	movw	r24, r22
    4f6e:	bc 01       	movw	r22, r24
    4f70:	cd 01       	movw	r24, r26
    4f72:	0e 94 47 38 	call	0x708e	; 0x708e <floor>
    4f76:	dc 01       	movw	r26, r24
    4f78:	cb 01       	movw	r24, r22
    4f7a:	bc 01       	movw	r22, r24
    4f7c:	cd 01       	movw	r24, r26
    4f7e:	0e 94 de 37 	call	0x6fbc	; 0x6fbc <__fixunssfsi>
    4f82:	dc 01       	movw	r26, r24
    4f84:	cb 01       	movw	r24, r22
    4f86:	89 83       	std	Y+1, r24	; 0x01
    4f88:	9a 83       	std	Y+2, r25	; 0x02
    4f8a:	ab 83       	std	Y+3, r26	; 0x03
    4f8c:	bc 83       	std	Y+4, r27	; 0x04
	ucMins = floor((secs -(ulHours*3600))/60);
    4f8e:	89 81       	ldd	r24, Y+1	; 0x01
    4f90:	9a 81       	ldd	r25, Y+2	; 0x02
    4f92:	ab 81       	ldd	r26, Y+3	; 0x03
    4f94:	bc 81       	ldd	r27, Y+4	; 0x04
    4f96:	20 e1       	ldi	r18, 0x10	; 16
    4f98:	3e e0       	ldi	r19, 0x0E	; 14
    4f9a:	40 e0       	ldi	r20, 0x00	; 0
    4f9c:	50 e0       	ldi	r21, 0x00	; 0
    4f9e:	bc 01       	movw	r22, r24
    4fa0:	cd 01       	movw	r24, r26
    4fa2:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    4fa6:	dc 01       	movw	r26, r24
    4fa8:	cb 01       	movw	r24, r22
    4faa:	2f 81       	ldd	r18, Y+7	; 0x07
    4fac:	38 85       	ldd	r19, Y+8	; 0x08
    4fae:	49 85       	ldd	r20, Y+9	; 0x09
    4fb0:	5a 85       	ldd	r21, Y+10	; 0x0a
    4fb2:	79 01       	movw	r14, r18
    4fb4:	8a 01       	movw	r16, r20
    4fb6:	e8 1a       	sub	r14, r24
    4fb8:	f9 0a       	sbc	r15, r25
    4fba:	0a 0b       	sbc	r16, r26
    4fbc:	1b 0b       	sbc	r17, r27
    4fbe:	d8 01       	movw	r26, r16
    4fc0:	c7 01       	movw	r24, r14
    4fc2:	2c e3       	ldi	r18, 0x3C	; 60
    4fc4:	30 e0       	ldi	r19, 0x00	; 0
    4fc6:	40 e0       	ldi	r20, 0x00	; 0
    4fc8:	50 e0       	ldi	r21, 0x00	; 0
    4fca:	bc 01       	movw	r22, r24
    4fcc:	cd 01       	movw	r24, r26
    4fce:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    4fd2:	da 01       	movw	r26, r20
    4fd4:	c9 01       	movw	r24, r18
    4fd6:	bc 01       	movw	r22, r24
    4fd8:	cd 01       	movw	r24, r26
    4fda:	0e 94 0a 38 	call	0x7014	; 0x7014 <__floatunsisf>
    4fde:	dc 01       	movw	r26, r24
    4fe0:	cb 01       	movw	r24, r22
    4fe2:	bc 01       	movw	r22, r24
    4fe4:	cd 01       	movw	r24, r26
    4fe6:	0e 94 47 38 	call	0x708e	; 0x708e <floor>
    4fea:	dc 01       	movw	r26, r24
    4fec:	cb 01       	movw	r24, r22
    4fee:	bc 01       	movw	r22, r24
    4ff0:	cd 01       	movw	r24, r26
    4ff2:	0e 94 de 37 	call	0x6fbc	; 0x6fbc <__fixunssfsi>
    4ff6:	dc 01       	movw	r26, r24
    4ff8:	cb 01       	movw	r24, r22
    4ffa:	8d 83       	std	Y+5, r24	; 0x05
	ucSecs = (secs - (ulHours*3600 + ucMins*60));
    4ffc:	2f 81       	ldd	r18, Y+7	; 0x07
    4ffe:	89 81       	ldd	r24, Y+1	; 0x01
    5000:	9a 81       	ldd	r25, Y+2	; 0x02
    5002:	ab 81       	ldd	r26, Y+3	; 0x03
    5004:	bc 81       	ldd	r27, Y+4	; 0x04
    5006:	98 2f       	mov	r25, r24
    5008:	92 95       	swap	r25
    500a:	90 7f       	andi	r25, 0xF0	; 240
    500c:	3d 81       	ldd	r19, Y+5	; 0x05
    500e:	8c e3       	ldi	r24, 0x3C	; 60
    5010:	38 9f       	mul	r19, r24
    5012:	80 2d       	mov	r24, r0
    5014:	11 24       	eor	r1, r1
    5016:	89 0f       	add	r24, r25
    5018:	f2 2e       	mov	r15, r18
    501a:	f8 1a       	sub	r15, r24
    501c:	8f 2d       	mov	r24, r15
    501e:	8e 83       	std	Y+6, r24	; 0x06
	
	time->ulHours = ulHours;
    5020:	89 81       	ldd	r24, Y+1	; 0x01
    5022:	9a 81       	ldd	r25, Y+2	; 0x02
    5024:	ab 81       	ldd	r26, Y+3	; 0x03
    5026:	bc 81       	ldd	r27, Y+4	; 0x04
    5028:	2b 85       	ldd	r18, Y+11	; 0x0b
    502a:	3c 85       	ldd	r19, Y+12	; 0x0c
    502c:	f9 01       	movw	r30, r18
    502e:	80 83       	st	Z, r24
    5030:	91 83       	std	Z+1, r25	; 0x01
    5032:	a2 83       	std	Z+2, r26	; 0x02
    5034:	b3 83       	std	Z+3, r27	; 0x03
	time->ucMins = ucMins;
    5036:	2d 81       	ldd	r18, Y+5	; 0x05
    5038:	8b 85       	ldd	r24, Y+11	; 0x0b
    503a:	9c 85       	ldd	r25, Y+12	; 0x0c
    503c:	fc 01       	movw	r30, r24
    503e:	24 83       	std	Z+4, r18	; 0x04
	time->ucSecs = ucSecs; 
    5040:	2e 81       	ldd	r18, Y+6	; 0x06
    5042:	8b 85       	ldd	r24, Y+11	; 0x0b
    5044:	9c 85       	ldd	r25, Y+12	; 0x0c
    5046:	fc 01       	movw	r30, r24
    5048:	25 83       	std	Z+5, r18	; 0x05
}	
    504a:	2c 96       	adiw	r28, 0x0c	; 12
    504c:	cd bf       	out	0x3d, r28	; 61
    504e:	de bf       	out	0x3e, r29	; 62
    5050:	df 91       	pop	r29
    5052:	cf 91       	pop	r28
    5054:	1f 91       	pop	r17
    5056:	0f 91       	pop	r16
    5058:	ff 90       	pop	r15
    505a:	ef 90       	pop	r14
    505c:	08 95       	ret

0000505e <ScanCalibrPins>:


void ScanCalibrPins(unsigned int val)
{//увличение уровня - уменьшается период
    505e:	cf 93       	push	r28
    5060:	df 93       	push	r29
    5062:	0f 92       	push	r0
    5064:	0f 92       	push	r0
    5066:	cd b7       	in	r28, 0x3d	; 61
    5068:	de b7       	in	r29, 0x3e	; 62
    506a:	89 83       	std	Y+1, r24	; 0x01
    506c:	9a 83       	std	Y+2, r25	; 0x02
	//0x08ed
	if(DACB.CH0DATA != val)
    506e:	80 e2       	ldi	r24, 0x20	; 32
    5070:	93 e0       	ldi	r25, 0x03	; 3
    5072:	fc 01       	movw	r30, r24
    5074:	20 8d       	ldd	r18, Z+24	; 0x18
    5076:	31 8d       	ldd	r19, Z+25	; 0x19
    5078:	89 81       	ldd	r24, Y+1	; 0x01
    507a:	9a 81       	ldd	r25, Y+2	; 0x02
    507c:	28 17       	cp	r18, r24
    507e:	39 07       	cpc	r19, r25
    5080:	69 f0       	breq	.+26     	; 0x509c <ScanCalibrPins+0x3e>
	{
		DACB.CH0DATA = val;
    5082:	80 e2       	ldi	r24, 0x20	; 32
    5084:	93 e0       	ldi	r25, 0x03	; 3
    5086:	29 81       	ldd	r18, Y+1	; 0x01
    5088:	3a 81       	ldd	r19, Y+2	; 0x02
    508a:	fc 01       	movw	r30, r24
    508c:	20 8f       	std	Z+24, r18	; 0x18
    508e:	31 8f       	std	Z+25, r19	; 0x19
		serviceStruct.dacVal = val;
    5090:	89 81       	ldd	r24, Y+1	; 0x01
    5092:	9a 81       	ldd	r25, Y+2	; 0x02
    5094:	80 93 10 25 	sts	0x2510, r24
    5098:	90 93 11 25 	sts	0x2511, r25
	}		
}	
    509c:	0f 90       	pop	r0
    509e:	0f 90       	pop	r0
    50a0:	df 91       	pop	r29
    50a2:	cf 91       	pop	r28
    50a4:	08 95       	ret

000050a6 <GetFnavHzMismatch>:

unsigned long GetFnavHzMismatch(DateStruct currDate){
    50a6:	2f 92       	push	r2
    50a8:	3f 92       	push	r3
    50aa:	4f 92       	push	r4
    50ac:	5f 92       	push	r5
    50ae:	6f 92       	push	r6
    50b0:	7f 92       	push	r7
    50b2:	8f 92       	push	r8
    50b4:	9f 92       	push	r9
    50b6:	af 92       	push	r10
    50b8:	bf 92       	push	r11
    50ba:	cf 92       	push	r12
    50bc:	df 92       	push	r13
    50be:	ef 92       	push	r14
    50c0:	ff 92       	push	r15
    50c2:	0f 93       	push	r16
    50c4:	1f 93       	push	r17
    50c6:	cf 93       	push	r28
    50c8:	df 93       	push	r29
    50ca:	cd b7       	in	r28, 0x3d	; 61
    50cc:	de b7       	in	r29, 0x3e	; 62
    50ce:	eb 97       	sbiw	r28, 0x3b	; 59
    50d0:	cd bf       	out	0x3d, r28	; 61
    50d2:	de bf       	out	0x3e, r29	; 62
    50d4:	0a 8f       	std	Y+26, r16	; 0x1a
    50d6:	1b 8f       	std	Y+27, r17	; 0x1b
    50d8:	2c 8f       	std	Y+28, r18	; 0x1c
    50da:	3d 8f       	std	Y+29, r19	; 0x1d
    50dc:	4e 8f       	std	Y+30, r20	; 0x1e
    50de:	5f 8f       	std	Y+31, r21	; 0x1f
    50e0:	68 a3       	lds	r22, 0x58
    50e2:	79 a3       	lds	r23, 0x59
    50e4:	8a a3       	lds	r24, 0x5a
    50e6:	9b a3       	lds	r25, 0x5b
	//рассчитаем кол-во секунд от 01.01.2005 г
	volatile unsigned long long secsFrom01012005TillNow = 0;
    50e8:	18 86       	std	Y+8, r1	; 0x08
    50ea:	19 86       	std	Y+9, r1	; 0x09
    50ec:	1a 86       	std	Y+10, r1	; 0x0a
    50ee:	1b 86       	std	Y+11, r1	; 0x0b
    50f0:	1c 86       	std	Y+12, r1	; 0x0c
    50f2:	1d 86       	std	Y+13, r1	; 0x0d
    50f4:	1e 86       	std	Y+14, r1	; 0x0e
    50f6:	1f 86       	std	Y+15, r1	; 0x0f
	//разница
	volatile DateStruct diffDate;
	diffDate.year	= currDate.year		- refYear;
    50f8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    50fa:	9d 8d       	ldd	r25, Y+29	; 0x1d
    50fc:	85 5d       	subi	r24, 0xD5	; 213
    50fe:	97 40       	sbci	r25, 0x07	; 7
    5100:	8a 8b       	std	Y+18, r24	; 0x12
    5102:	9b 8b       	std	Y+19, r25	; 0x13
	diffDate.month	= currDate.month	- refMonth;
    5104:	8e 8d       	ldd	r24, Y+30	; 0x1e
    5106:	9f 8d       	ldd	r25, Y+31	; 0x1f
    5108:	01 97       	sbiw	r24, 0x01	; 1
    510a:	8c 8b       	std	Y+20, r24	; 0x14
    510c:	9d 8b       	std	Y+21, r25	; 0x15
	diffDate.day	= currDate.day		- refDay;
    510e:	88 a1       	lds	r24, 0x48
    5110:	81 50       	subi	r24, 0x01	; 1
    5112:	8e 8b       	std	Y+22, r24	; 0x16
	diffDate.hour	= currDate.hour		- refHour;
    5114:	89 a1       	lds	r24, 0x49
    5116:	8f 8b       	std	Y+23, r24	; 0x17
	diffDate.min	= currDate.min		- refMin;
    5118:	8a a1       	lds	r24, 0x4a
    511a:	88 8f       	std	Y+24, r24	; 0x18
	diffDate.sec	= currDate.sec		- refSec;
    511c:	8b a1       	lds	r24, 0x4b
    511e:	89 8f       	std	Y+25, r24	; 0x19
	//сколько секунд
	
	secsFrom01012005TillNow += secInMonths[diffDate.month];
    5120:	8c 89       	ldd	r24, Y+20	; 0x14
    5122:	9d 89       	ldd	r25, Y+21	; 0x15
    5124:	88 0f       	add	r24, r24
    5126:	99 1f       	adc	r25, r25
    5128:	88 0f       	add	r24, r24
    512a:	99 1f       	adc	r25, r25
    512c:	88 0f       	add	r24, r24
    512e:	99 1f       	adc	r25, r25
    5130:	8a 57       	subi	r24, 0x7A	; 122
    5132:	9d 4d       	sbci	r25, 0xDD	; 221
    5134:	fc 01       	movw	r30, r24
    5136:	20 80       	ld	r2, Z
    5138:	fc 01       	movw	r30, r24
    513a:	31 80       	ldd	r3, Z+1	; 0x01
    513c:	fc 01       	movw	r30, r24
    513e:	42 80       	ldd	r4, Z+2	; 0x02
    5140:	fc 01       	movw	r30, r24
    5142:	53 80       	ldd	r5, Z+3	; 0x03
    5144:	fc 01       	movw	r30, r24
    5146:	64 80       	ldd	r6, Z+4	; 0x04
    5148:	fc 01       	movw	r30, r24
    514a:	75 80       	ldd	r7, Z+5	; 0x05
    514c:	fc 01       	movw	r30, r24
    514e:	86 80       	ldd	r8, Z+6	; 0x06
    5150:	fc 01       	movw	r30, r24
    5152:	97 80       	ldd	r9, Z+7	; 0x07
    5154:	28 85       	ldd	r18, Y+8	; 0x08
    5156:	39 85       	ldd	r19, Y+9	; 0x09
    5158:	4a 85       	ldd	r20, Y+10	; 0x0a
    515a:	5b 85       	ldd	r21, Y+11	; 0x0b
    515c:	6c 85       	ldd	r22, Y+12	; 0x0c
    515e:	7d 85       	ldd	r23, Y+13	; 0x0d
    5160:	8e 85       	ldd	r24, Y+14	; 0x0e
    5162:	9f 85       	ldd	r25, Y+15	; 0x0f
    5164:	a2 2c       	mov	r10, r2
    5166:	a2 0e       	add	r10, r18
    5168:	e1 e0       	ldi	r30, 0x01	; 1
    516a:	a2 14       	cp	r10, r2
    516c:	08 f0       	brcs	.+2      	; 0x5170 <GetFnavHzMismatch+0xca>
    516e:	e0 e0       	ldi	r30, 0x00	; 0
    5170:	b3 2c       	mov	r11, r3
    5172:	b3 0e       	add	r11, r19
    5174:	a1 e0       	ldi	r26, 0x01	; 1
    5176:	b3 14       	cp	r11, r3
    5178:	08 f0       	brcs	.+2      	; 0x517c <GetFnavHzMismatch+0xd6>
    517a:	a0 e0       	ldi	r26, 0x00	; 0
    517c:	fe 2f       	mov	r31, r30
    517e:	fb 0d       	add	r31, r11
    5180:	e1 e0       	ldi	r30, 0x01	; 1
    5182:	fb 15       	cp	r31, r11
    5184:	08 f0       	brcs	.+2      	; 0x5188 <GetFnavHzMismatch+0xe2>
    5186:	e0 e0       	ldi	r30, 0x00	; 0
    5188:	ae 2b       	or	r26, r30
    518a:	bf 2e       	mov	r11, r31
    518c:	c4 2c       	mov	r12, r4
    518e:	c4 0e       	add	r12, r20
    5190:	b1 e0       	ldi	r27, 0x01	; 1
    5192:	c4 14       	cp	r12, r4
    5194:	08 f0       	brcs	.+2      	; 0x5198 <GetFnavHzMismatch+0xf2>
    5196:	b0 e0       	ldi	r27, 0x00	; 0
    5198:	fa 2f       	mov	r31, r26
    519a:	fc 0d       	add	r31, r12
    519c:	e1 e0       	ldi	r30, 0x01	; 1
    519e:	fc 15       	cp	r31, r12
    51a0:	08 f0       	brcs	.+2      	; 0x51a4 <GetFnavHzMismatch+0xfe>
    51a2:	e0 e0       	ldi	r30, 0x00	; 0
    51a4:	be 2b       	or	r27, r30
    51a6:	cf 2e       	mov	r12, r31
    51a8:	d5 2c       	mov	r13, r5
    51aa:	d5 0e       	add	r13, r21
    51ac:	a1 e0       	ldi	r26, 0x01	; 1
    51ae:	d5 14       	cp	r13, r5
    51b0:	08 f0       	brcs	.+2      	; 0x51b4 <GetFnavHzMismatch+0x10e>
    51b2:	a0 e0       	ldi	r26, 0x00	; 0
    51b4:	fb 2f       	mov	r31, r27
    51b6:	fd 0d       	add	r31, r13
    51b8:	e1 e0       	ldi	r30, 0x01	; 1
    51ba:	fd 15       	cp	r31, r13
    51bc:	08 f0       	brcs	.+2      	; 0x51c0 <GetFnavHzMismatch+0x11a>
    51be:	e0 e0       	ldi	r30, 0x00	; 0
    51c0:	ae 2b       	or	r26, r30
    51c2:	df 2e       	mov	r13, r31
    51c4:	e6 2c       	mov	r14, r6
    51c6:	e6 0e       	add	r14, r22
    51c8:	b1 e0       	ldi	r27, 0x01	; 1
    51ca:	e6 14       	cp	r14, r6
    51cc:	08 f0       	brcs	.+2      	; 0x51d0 <GetFnavHzMismatch+0x12a>
    51ce:	b0 e0       	ldi	r27, 0x00	; 0
    51d0:	fa 2f       	mov	r31, r26
    51d2:	fe 0d       	add	r31, r14
    51d4:	e1 e0       	ldi	r30, 0x01	; 1
    51d6:	fe 15       	cp	r31, r14
    51d8:	08 f0       	brcs	.+2      	; 0x51dc <GetFnavHzMismatch+0x136>
    51da:	e0 e0       	ldi	r30, 0x00	; 0
    51dc:	be 2b       	or	r27, r30
    51de:	ef 2e       	mov	r14, r31
    51e0:	f7 2c       	mov	r15, r7
    51e2:	f7 0e       	add	r15, r23
    51e4:	a1 e0       	ldi	r26, 0x01	; 1
    51e6:	f7 14       	cp	r15, r7
    51e8:	08 f0       	brcs	.+2      	; 0x51ec <GetFnavHzMismatch+0x146>
    51ea:	a0 e0       	ldi	r26, 0x00	; 0
    51ec:	fb 2f       	mov	r31, r27
    51ee:	ff 0d       	add	r31, r15
    51f0:	e1 e0       	ldi	r30, 0x01	; 1
    51f2:	ff 15       	cp	r31, r15
    51f4:	08 f0       	brcs	.+2      	; 0x51f8 <GetFnavHzMismatch+0x152>
    51f6:	e0 e0       	ldi	r30, 0x00	; 0
    51f8:	ae 2b       	or	r26, r30
    51fa:	ff 2e       	mov	r15, r31
    51fc:	08 2d       	mov	r16, r8
    51fe:	08 0f       	add	r16, r24
    5200:	f1 e0       	ldi	r31, 0x01	; 1
    5202:	08 15       	cp	r16, r8
    5204:	08 f0       	brcs	.+2      	; 0x5208 <GetFnavHzMismatch+0x162>
    5206:	f0 e0       	ldi	r31, 0x00	; 0
    5208:	a0 0f       	add	r26, r16
    520a:	e1 e0       	ldi	r30, 0x01	; 1
    520c:	a0 17       	cp	r26, r16
    520e:	08 f0       	brcs	.+2      	; 0x5212 <GetFnavHzMismatch+0x16c>
    5210:	e0 e0       	ldi	r30, 0x00	; 0
    5212:	fe 2b       	or	r31, r30
    5214:	0a 2f       	mov	r16, r26
    5216:	19 2d       	mov	r17, r9
    5218:	19 0f       	add	r17, r25
    521a:	8f 2f       	mov	r24, r31
    521c:	81 0f       	add	r24, r17
    521e:	18 2f       	mov	r17, r24
    5220:	2a 2d       	mov	r18, r10
    5222:	3b 2d       	mov	r19, r11
    5224:	4c 2d       	mov	r20, r12
    5226:	5d 2d       	mov	r21, r13
    5228:	6e 2d       	mov	r22, r14
    522a:	7f 2d       	mov	r23, r15
    522c:	80 2f       	mov	r24, r16
    522e:	91 2f       	mov	r25, r17
    5230:	28 87       	std	Y+8, r18	; 0x08
    5232:	39 87       	std	Y+9, r19	; 0x09
    5234:	4a 87       	std	Y+10, r20	; 0x0a
    5236:	5b 87       	std	Y+11, r21	; 0x0b
    5238:	6c 87       	std	Y+12, r22	; 0x0c
    523a:	7d 87       	std	Y+13, r23	; 0x0d
    523c:	8e 87       	std	Y+14, r24	; 0x0e
    523e:	9f 87       	std	Y+15, r25	; 0x0f
	
	secsFrom01012005TillNow += diffDate.sec; 
    5240:	89 8d       	ldd	r24, Y+25	; 0x19
    5242:	28 2f       	mov	r18, r24
    5244:	30 e0       	ldi	r19, 0x00	; 0
    5246:	40 e0       	ldi	r20, 0x00	; 0
    5248:	50 e0       	ldi	r21, 0x00	; 0
    524a:	60 e0       	ldi	r22, 0x00	; 0
    524c:	70 e0       	ldi	r23, 0x00	; 0
    524e:	cb 01       	movw	r24, r22
    5250:	28 84       	ldd	r2, Y+8	; 0x08
    5252:	39 84       	ldd	r3, Y+9	; 0x09
    5254:	4a 84       	ldd	r4, Y+10	; 0x0a
    5256:	5b 84       	ldd	r5, Y+11	; 0x0b
    5258:	6c 84       	ldd	r6, Y+12	; 0x0c
    525a:	7d 84       	ldd	r7, Y+13	; 0x0d
    525c:	8e 84       	ldd	r8, Y+14	; 0x0e
    525e:	9f 84       	ldd	r9, Y+15	; 0x0f
    5260:	a2 2e       	mov	r10, r18
    5262:	a2 0c       	add	r10, r2
    5264:	e1 e0       	ldi	r30, 0x01	; 1
    5266:	a2 16       	cp	r10, r18
    5268:	08 f0       	brcs	.+2      	; 0x526c <GetFnavHzMismatch+0x1c6>
    526a:	e0 e0       	ldi	r30, 0x00	; 0
    526c:	b3 2e       	mov	r11, r19
    526e:	b3 0c       	add	r11, r3
    5270:	a1 e0       	ldi	r26, 0x01	; 1
    5272:	b3 16       	cp	r11, r19
    5274:	08 f0       	brcs	.+2      	; 0x5278 <GetFnavHzMismatch+0x1d2>
    5276:	a0 e0       	ldi	r26, 0x00	; 0
    5278:	fe 2f       	mov	r31, r30
    527a:	fb 0d       	add	r31, r11
    527c:	e1 e0       	ldi	r30, 0x01	; 1
    527e:	fb 15       	cp	r31, r11
    5280:	08 f0       	brcs	.+2      	; 0x5284 <GetFnavHzMismatch+0x1de>
    5282:	e0 e0       	ldi	r30, 0x00	; 0
    5284:	ae 2b       	or	r26, r30
    5286:	bf 2e       	mov	r11, r31
    5288:	c4 2e       	mov	r12, r20
    528a:	c4 0c       	add	r12, r4
    528c:	b1 e0       	ldi	r27, 0x01	; 1
    528e:	c4 16       	cp	r12, r20
    5290:	08 f0       	brcs	.+2      	; 0x5294 <GetFnavHzMismatch+0x1ee>
    5292:	b0 e0       	ldi	r27, 0x00	; 0
    5294:	fa 2f       	mov	r31, r26
    5296:	fc 0d       	add	r31, r12
    5298:	e1 e0       	ldi	r30, 0x01	; 1
    529a:	fc 15       	cp	r31, r12
    529c:	08 f0       	brcs	.+2      	; 0x52a0 <GetFnavHzMismatch+0x1fa>
    529e:	e0 e0       	ldi	r30, 0x00	; 0
    52a0:	be 2b       	or	r27, r30
    52a2:	cf 2e       	mov	r12, r31
    52a4:	d5 2e       	mov	r13, r21
    52a6:	d5 0c       	add	r13, r5
    52a8:	a1 e0       	ldi	r26, 0x01	; 1
    52aa:	d5 16       	cp	r13, r21
    52ac:	08 f0       	brcs	.+2      	; 0x52b0 <GetFnavHzMismatch+0x20a>
    52ae:	a0 e0       	ldi	r26, 0x00	; 0
    52b0:	fb 2f       	mov	r31, r27
    52b2:	fd 0d       	add	r31, r13
    52b4:	e1 e0       	ldi	r30, 0x01	; 1
    52b6:	fd 15       	cp	r31, r13
    52b8:	08 f0       	brcs	.+2      	; 0x52bc <GetFnavHzMismatch+0x216>
    52ba:	e0 e0       	ldi	r30, 0x00	; 0
    52bc:	ae 2b       	or	r26, r30
    52be:	df 2e       	mov	r13, r31
    52c0:	e6 2e       	mov	r14, r22
    52c2:	e6 0c       	add	r14, r6
    52c4:	b1 e0       	ldi	r27, 0x01	; 1
    52c6:	e6 16       	cp	r14, r22
    52c8:	08 f0       	brcs	.+2      	; 0x52cc <GetFnavHzMismatch+0x226>
    52ca:	b0 e0       	ldi	r27, 0x00	; 0
    52cc:	fa 2f       	mov	r31, r26
    52ce:	fe 0d       	add	r31, r14
    52d0:	e1 e0       	ldi	r30, 0x01	; 1
    52d2:	fe 15       	cp	r31, r14
    52d4:	08 f0       	brcs	.+2      	; 0x52d8 <GetFnavHzMismatch+0x232>
    52d6:	e0 e0       	ldi	r30, 0x00	; 0
    52d8:	be 2b       	or	r27, r30
    52da:	ef 2e       	mov	r14, r31
    52dc:	f7 2e       	mov	r15, r23
    52de:	f7 0c       	add	r15, r7
    52e0:	a1 e0       	ldi	r26, 0x01	; 1
    52e2:	f7 16       	cp	r15, r23
    52e4:	08 f0       	brcs	.+2      	; 0x52e8 <GetFnavHzMismatch+0x242>
    52e6:	a0 e0       	ldi	r26, 0x00	; 0
    52e8:	fb 2f       	mov	r31, r27
    52ea:	ff 0d       	add	r31, r15
    52ec:	e1 e0       	ldi	r30, 0x01	; 1
    52ee:	ff 15       	cp	r31, r15
    52f0:	08 f0       	brcs	.+2      	; 0x52f4 <GetFnavHzMismatch+0x24e>
    52f2:	e0 e0       	ldi	r30, 0x00	; 0
    52f4:	ae 2b       	or	r26, r30
    52f6:	ff 2e       	mov	r15, r31
    52f8:	08 2f       	mov	r16, r24
    52fa:	08 0d       	add	r16, r8
    52fc:	f1 e0       	ldi	r31, 0x01	; 1
    52fe:	08 17       	cp	r16, r24
    5300:	08 f0       	brcs	.+2      	; 0x5304 <GetFnavHzMismatch+0x25e>
    5302:	f0 e0       	ldi	r31, 0x00	; 0
    5304:	a0 0f       	add	r26, r16
    5306:	e1 e0       	ldi	r30, 0x01	; 1
    5308:	a0 17       	cp	r26, r16
    530a:	08 f0       	brcs	.+2      	; 0x530e <GetFnavHzMismatch+0x268>
    530c:	e0 e0       	ldi	r30, 0x00	; 0
    530e:	fe 2b       	or	r31, r30
    5310:	0a 2f       	mov	r16, r26
    5312:	19 2f       	mov	r17, r25
    5314:	19 0d       	add	r17, r9
    5316:	8f 2f       	mov	r24, r31
    5318:	81 0f       	add	r24, r17
    531a:	18 2f       	mov	r17, r24
    531c:	2a 2d       	mov	r18, r10
    531e:	3b 2d       	mov	r19, r11
    5320:	4c 2d       	mov	r20, r12
    5322:	5d 2d       	mov	r21, r13
    5324:	6e 2d       	mov	r22, r14
    5326:	7f 2d       	mov	r23, r15
    5328:	80 2f       	mov	r24, r16
    532a:	91 2f       	mov	r25, r17
    532c:	28 87       	std	Y+8, r18	; 0x08
    532e:	39 87       	std	Y+9, r19	; 0x09
    5330:	4a 87       	std	Y+10, r20	; 0x0a
    5332:	5b 87       	std	Y+11, r21	; 0x0b
    5334:	6c 87       	std	Y+12, r22	; 0x0c
    5336:	7d 87       	std	Y+13, r23	; 0x0d
    5338:	8e 87       	std	Y+14, r24	; 0x0e
    533a:	9f 87       	std	Y+15, r25	; 0x0f
	secsFrom01012005TillNow += diffDate.min*60;
    533c:	88 8d       	ldd	r24, Y+24	; 0x18
    533e:	48 2f       	mov	r20, r24
    5340:	50 e0       	ldi	r21, 0x00	; 0
    5342:	2c e3       	ldi	r18, 0x3C	; 60
    5344:	30 e0       	ldi	r19, 0x00	; 0
    5346:	42 9f       	mul	r20, r18
    5348:	c0 01       	movw	r24, r0
    534a:	43 9f       	mul	r20, r19
    534c:	90 0d       	add	r25, r0
    534e:	52 9f       	mul	r21, r18
    5350:	90 0d       	add	r25, r0
    5352:	11 24       	eor	r1, r1
    5354:	8c a3       	lds	r24, 0x5c
    5356:	9d a3       	lds	r25, 0x5d
    5358:	89 2f       	mov	r24, r25
    535a:	88 0f       	add	r24, r24
    535c:	88 0b       	sbc	r24, r24
    535e:	8e a3       	lds	r24, 0x5e
    5360:	8f a3       	lds	r24, 0x5f
    5362:	88 a7       	lds	r24, 0x78
    5364:	89 a7       	lds	r24, 0x79
    5366:	8a a7       	lds	r24, 0x7a
    5368:	8b a7       	lds	r24, 0x7b
    536a:	28 85       	ldd	r18, Y+8	; 0x08
    536c:	39 85       	ldd	r19, Y+9	; 0x09
    536e:	4a 85       	ldd	r20, Y+10	; 0x0a
    5370:	5b 85       	ldd	r21, Y+11	; 0x0b
    5372:	6c 85       	ldd	r22, Y+12	; 0x0c
    5374:	7d 85       	ldd	r23, Y+13	; 0x0d
    5376:	8e 85       	ldd	r24, Y+14	; 0x0e
    5378:	9f 85       	ldd	r25, Y+15	; 0x0f
    537a:	ac a0       	lds	r26, 0x8c
    537c:	a2 0e       	add	r10, r18
    537e:	e1 e0       	ldi	r30, 0x01	; 1
    5380:	fc a1       	lds	r31, 0x4c
    5382:	af 16       	cp	r10, r31
    5384:	08 f0       	brcs	.+2      	; 0x5388 <GetFnavHzMismatch+0x2e2>
    5386:	e0 e0       	ldi	r30, 0x00	; 0
    5388:	bd a0       	lds	r27, 0x8d
    538a:	b3 0e       	add	r11, r19
    538c:	a1 e0       	ldi	r26, 0x01	; 1
    538e:	fd a1       	lds	r31, 0x4d
    5390:	bf 16       	cp	r11, r31
    5392:	08 f0       	brcs	.+2      	; 0x5396 <GetFnavHzMismatch+0x2f0>
    5394:	a0 e0       	ldi	r26, 0x00	; 0
    5396:	fe 2f       	mov	r31, r30
    5398:	fb 0d       	add	r31, r11
    539a:	e1 e0       	ldi	r30, 0x01	; 1
    539c:	fb 15       	cp	r31, r11
    539e:	08 f0       	brcs	.+2      	; 0x53a2 <GetFnavHzMismatch+0x2fc>
    53a0:	e0 e0       	ldi	r30, 0x00	; 0
    53a2:	ae 2b       	or	r26, r30
    53a4:	bf 2e       	mov	r11, r31
    53a6:	ce a0       	lds	r28, 0x8e
    53a8:	c4 0e       	add	r12, r20
    53aa:	b1 e0       	ldi	r27, 0x01	; 1
    53ac:	ee a1       	lds	r30, 0x4e
    53ae:	ce 16       	cp	r12, r30
    53b0:	08 f0       	brcs	.+2      	; 0x53b4 <GetFnavHzMismatch+0x30e>
    53b2:	b0 e0       	ldi	r27, 0x00	; 0
    53b4:	fa 2f       	mov	r31, r26
    53b6:	fc 0d       	add	r31, r12
    53b8:	e1 e0       	ldi	r30, 0x01	; 1
    53ba:	fc 15       	cp	r31, r12
    53bc:	08 f0       	brcs	.+2      	; 0x53c0 <GetFnavHzMismatch+0x31a>
    53be:	e0 e0       	ldi	r30, 0x00	; 0
    53c0:	be 2b       	or	r27, r30
    53c2:	cf 2e       	mov	r12, r31
    53c4:	df a0       	lds	r29, 0x8f
    53c6:	d5 0e       	add	r13, r21
    53c8:	a1 e0       	ldi	r26, 0x01	; 1
    53ca:	ff a1       	lds	r31, 0x4f
    53cc:	df 16       	cp	r13, r31
    53ce:	08 f0       	brcs	.+2      	; 0x53d2 <GetFnavHzMismatch+0x32c>
    53d0:	a0 e0       	ldi	r26, 0x00	; 0
    53d2:	fb 2f       	mov	r31, r27
    53d4:	fd 0d       	add	r31, r13
    53d6:	e1 e0       	ldi	r30, 0x01	; 1
    53d8:	fd 15       	cp	r31, r13
    53da:	08 f0       	brcs	.+2      	; 0x53de <GetFnavHzMismatch+0x338>
    53dc:	e0 e0       	ldi	r30, 0x00	; 0
    53de:	ae 2b       	or	r26, r30
    53e0:	df 2e       	mov	r13, r31
    53e2:	e8 a4       	lds	r30, 0xa8
    53e4:	e6 0e       	add	r14, r22
    53e6:	b1 e0       	ldi	r27, 0x01	; 1
    53e8:	e8 a5       	lds	r30, 0x68
    53ea:	ee 16       	cp	r14, r30
    53ec:	08 f0       	brcs	.+2      	; 0x53f0 <GetFnavHzMismatch+0x34a>
    53ee:	b0 e0       	ldi	r27, 0x00	; 0
    53f0:	fa 2f       	mov	r31, r26
    53f2:	fe 0d       	add	r31, r14
    53f4:	e1 e0       	ldi	r30, 0x01	; 1
    53f6:	fe 15       	cp	r31, r14
    53f8:	08 f0       	brcs	.+2      	; 0x53fc <GetFnavHzMismatch+0x356>
    53fa:	e0 e0       	ldi	r30, 0x00	; 0
    53fc:	be 2b       	or	r27, r30
    53fe:	ef 2e       	mov	r14, r31
    5400:	f9 a4       	lds	r31, 0xa9
    5402:	f7 0e       	add	r15, r23
    5404:	a1 e0       	ldi	r26, 0x01	; 1
    5406:	f9 a5       	lds	r31, 0x69
    5408:	ff 16       	cp	r15, r31
    540a:	08 f0       	brcs	.+2      	; 0x540e <GetFnavHzMismatch+0x368>
    540c:	a0 e0       	ldi	r26, 0x00	; 0
    540e:	fb 2f       	mov	r31, r27
    5410:	ff 0d       	add	r31, r15
    5412:	e1 e0       	ldi	r30, 0x01	; 1
    5414:	ff 15       	cp	r31, r15
    5416:	08 f0       	brcs	.+2      	; 0x541a <GetFnavHzMismatch+0x374>
    5418:	e0 e0       	ldi	r30, 0x00	; 0
    541a:	ae 2b       	or	r26, r30
    541c:	ff 2e       	mov	r15, r31
    541e:	0a a5       	lds	r16, 0x6a
    5420:	08 0f       	add	r16, r24
    5422:	f1 e0       	ldi	r31, 0x01	; 1
    5424:	ea a5       	lds	r30, 0x6a
    5426:	0e 17       	cp	r16, r30
    5428:	08 f0       	brcs	.+2      	; 0x542c <GetFnavHzMismatch+0x386>
    542a:	f0 e0       	ldi	r31, 0x00	; 0
    542c:	a0 0f       	add	r26, r16
    542e:	e1 e0       	ldi	r30, 0x01	; 1
    5430:	a0 17       	cp	r26, r16
    5432:	08 f0       	brcs	.+2      	; 0x5436 <GetFnavHzMismatch+0x390>
    5434:	e0 e0       	ldi	r30, 0x00	; 0
    5436:	fe 2b       	or	r31, r30
    5438:	0a 2f       	mov	r16, r26
    543a:	1b a5       	lds	r17, 0x6b
    543c:	19 0f       	add	r17, r25
    543e:	8f 2f       	mov	r24, r31
    5440:	81 0f       	add	r24, r17
    5442:	18 2f       	mov	r17, r24
    5444:	2a 2d       	mov	r18, r10
    5446:	3b 2d       	mov	r19, r11
    5448:	4c 2d       	mov	r20, r12
    544a:	5d 2d       	mov	r21, r13
    544c:	6e 2d       	mov	r22, r14
    544e:	7f 2d       	mov	r23, r15
    5450:	80 2f       	mov	r24, r16
    5452:	91 2f       	mov	r25, r17
    5454:	28 87       	std	Y+8, r18	; 0x08
    5456:	39 87       	std	Y+9, r19	; 0x09
    5458:	4a 87       	std	Y+10, r20	; 0x0a
    545a:	5b 87       	std	Y+11, r21	; 0x0b
    545c:	6c 87       	std	Y+12, r22	; 0x0c
    545e:	7d 87       	std	Y+13, r23	; 0x0d
    5460:	8e 87       	std	Y+14, r24	; 0x0e
    5462:	9f 87       	std	Y+15, r25	; 0x0f
	secsFrom01012005TillNow += (unsigned long long)diffDate.hour*3600;
    5464:	8f 89       	ldd	r24, Y+23	; 0x17
    5466:	28 2f       	mov	r18, r24
    5468:	30 e0       	ldi	r19, 0x00	; 0
    546a:	40 e0       	ldi	r20, 0x00	; 0
    546c:	50 e0       	ldi	r21, 0x00	; 0
    546e:	60 e0       	ldi	r22, 0x00	; 0
    5470:	70 e0       	ldi	r23, 0x00	; 0
    5472:	cb 01       	movw	r24, r22
    5474:	22 2e       	mov	r2, r18
    5476:	33 2e       	mov	r3, r19
    5478:	44 2e       	mov	r4, r20
    547a:	55 2e       	mov	r5, r21
    547c:	66 2e       	mov	r6, r22
    547e:	77 2e       	mov	r7, r23
    5480:	88 2e       	mov	r8, r24
    5482:	99 2e       	mov	r9, r25
    5484:	22 2d       	mov	r18, r2
    5486:	33 2d       	mov	r19, r3
    5488:	44 2d       	mov	r20, r4
    548a:	55 2d       	mov	r21, r5
    548c:	66 2d       	mov	r22, r6
    548e:	77 2d       	mov	r23, r7
    5490:	88 2d       	mov	r24, r8
    5492:	99 2d       	mov	r25, r9
    5494:	04 e0       	ldi	r16, 0x04	; 4
    5496:	0e 94 f5 30 	call	0x61ea	; 0x61ea <__ashldi3>
    549a:	a2 2e       	mov	r10, r18
    549c:	b3 2e       	mov	r11, r19
    549e:	c4 2e       	mov	r12, r20
    54a0:	d5 2e       	mov	r13, r21
    54a2:	e6 2e       	mov	r14, r22
    54a4:	f7 2e       	mov	r15, r23
    54a6:	08 2f       	mov	r16, r24
    54a8:	19 2f       	mov	r17, r25
    54aa:	2a 2c       	mov	r2, r10
    54ac:	3b 2c       	mov	r3, r11
    54ae:	4c 2c       	mov	r4, r12
    54b0:	5d 2c       	mov	r5, r13
    54b2:	6e 2c       	mov	r6, r14
    54b4:	7f 2c       	mov	r7, r15
    54b6:	80 2e       	mov	r8, r16
    54b8:	91 2e       	mov	r9, r17
    54ba:	22 2d       	mov	r18, r2
    54bc:	33 2d       	mov	r19, r3
    54be:	44 2d       	mov	r20, r4
    54c0:	55 2d       	mov	r21, r5
    54c2:	66 2d       	mov	r22, r6
    54c4:	77 2d       	mov	r23, r7
    54c6:	88 2d       	mov	r24, r8
    54c8:	99 2d       	mov	r25, r9
    54ca:	04 e0       	ldi	r16, 0x04	; 4
    54cc:	0e 94 f5 30 	call	0x61ea	; 0x61ea <__ashldi3>
    54d0:	2c ab       	sts	0x5c, r18
    54d2:	3d ab       	sts	0x5d, r19
    54d4:	4e ab       	sts	0x5e, r20
    54d6:	5f ab       	sts	0x5f, r21
    54d8:	68 af       	sts	0x78, r22
    54da:	79 af       	sts	0x79, r23
    54dc:	8a af       	sts	0x7a, r24
    54de:	9b af       	sts	0x7b, r25
    54e0:	2c a9       	sts	0x4c, r18
    54e2:	22 19       	sub	r18, r2
    54e4:	e1 e0       	ldi	r30, 0x01	; 1
    54e6:	fc a9       	sts	0x4c, r31
    54e8:	f2 17       	cp	r31, r18
    54ea:	08 f0       	brcs	.+2      	; 0x54ee <GetFnavHzMismatch+0x448>
    54ec:	e0 e0       	ldi	r30, 0x00	; 0
    54ee:	3d a9       	sts	0x4d, r19
    54f0:	33 19       	sub	r19, r3
    54f2:	a1 e0       	ldi	r26, 0x01	; 1
    54f4:	fd a9       	sts	0x4d, r31
    54f6:	f3 17       	cp	r31, r19
    54f8:	08 f0       	brcs	.+2      	; 0x54fc <GetFnavHzMismatch+0x456>
    54fa:	a0 e0       	ldi	r26, 0x00	; 0
    54fc:	f3 2f       	mov	r31, r19
    54fe:	fe 1b       	sub	r31, r30
    5500:	e1 e0       	ldi	r30, 0x01	; 1
    5502:	3f 17       	cp	r19, r31
    5504:	08 f0       	brcs	.+2      	; 0x5508 <GetFnavHzMismatch+0x462>
    5506:	e0 e0       	ldi	r30, 0x00	; 0
    5508:	ae 2b       	or	r26, r30
    550a:	3f 2f       	mov	r19, r31
    550c:	4e a9       	sts	0x4e, r20
    550e:	44 19       	sub	r20, r4
    5510:	b1 e0       	ldi	r27, 0x01	; 1
    5512:	ee a9       	sts	0x4e, r30
    5514:	e4 17       	cp	r30, r20
    5516:	08 f0       	brcs	.+2      	; 0x551a <GetFnavHzMismatch+0x474>
    5518:	b0 e0       	ldi	r27, 0x00	; 0
    551a:	f4 2f       	mov	r31, r20
    551c:	fa 1b       	sub	r31, r26
    551e:	e1 e0       	ldi	r30, 0x01	; 1
    5520:	4f 17       	cp	r20, r31
    5522:	08 f0       	brcs	.+2      	; 0x5526 <GetFnavHzMismatch+0x480>
    5524:	e0 e0       	ldi	r30, 0x00	; 0
    5526:	be 2b       	or	r27, r30
    5528:	4f 2f       	mov	r20, r31
    552a:	5f a9       	sts	0x4f, r21
    552c:	55 19       	sub	r21, r5
    552e:	a1 e0       	ldi	r26, 0x01	; 1
    5530:	ff a9       	sts	0x4f, r31
    5532:	f5 17       	cp	r31, r21
    5534:	08 f0       	brcs	.+2      	; 0x5538 <GetFnavHzMismatch+0x492>
    5536:	a0 e0       	ldi	r26, 0x00	; 0
    5538:	f5 2f       	mov	r31, r21
    553a:	fb 1b       	sub	r31, r27
    553c:	e1 e0       	ldi	r30, 0x01	; 1
    553e:	5f 17       	cp	r21, r31
    5540:	08 f0       	brcs	.+2      	; 0x5544 <GetFnavHzMismatch+0x49e>
    5542:	e0 e0       	ldi	r30, 0x00	; 0
    5544:	ae 2b       	or	r26, r30
    5546:	5f 2f       	mov	r21, r31
    5548:	68 ad       	sts	0x68, r22
    554a:	66 19       	sub	r22, r6
    554c:	b1 e0       	ldi	r27, 0x01	; 1
    554e:	e8 ad       	sts	0x68, r30
    5550:	e6 17       	cp	r30, r22
    5552:	08 f0       	brcs	.+2      	; 0x5556 <GetFnavHzMismatch+0x4b0>
    5554:	b0 e0       	ldi	r27, 0x00	; 0
    5556:	f6 2f       	mov	r31, r22
    5558:	fa 1b       	sub	r31, r26
    555a:	e1 e0       	ldi	r30, 0x01	; 1
    555c:	6f 17       	cp	r22, r31
    555e:	08 f0       	brcs	.+2      	; 0x5562 <GetFnavHzMismatch+0x4bc>
    5560:	e0 e0       	ldi	r30, 0x00	; 0
    5562:	be 2b       	or	r27, r30
    5564:	6f 2f       	mov	r22, r31
    5566:	79 ad       	sts	0x69, r23
    5568:	77 19       	sub	r23, r7
    556a:	a1 e0       	ldi	r26, 0x01	; 1
    556c:	f9 ad       	sts	0x69, r31
    556e:	f7 17       	cp	r31, r23
    5570:	08 f0       	brcs	.+2      	; 0x5574 <GetFnavHzMismatch+0x4ce>
    5572:	a0 e0       	ldi	r26, 0x00	; 0
    5574:	f7 2f       	mov	r31, r23
    5576:	fb 1b       	sub	r31, r27
    5578:	e1 e0       	ldi	r30, 0x01	; 1
    557a:	7f 17       	cp	r23, r31
    557c:	08 f0       	brcs	.+2      	; 0x5580 <GetFnavHzMismatch+0x4da>
    557e:	e0 e0       	ldi	r30, 0x00	; 0
    5580:	ae 2b       	or	r26, r30
    5582:	7f 2f       	mov	r23, r31
    5584:	8a ad       	sts	0x6a, r24
    5586:	88 19       	sub	r24, r8
    5588:	f1 e0       	ldi	r31, 0x01	; 1
    558a:	ea ad       	sts	0x6a, r30
    558c:	e8 17       	cp	r30, r24
    558e:	08 f0       	brcs	.+2      	; 0x5592 <GetFnavHzMismatch+0x4ec>
    5590:	f0 e0       	ldi	r31, 0x00	; 0
    5592:	e8 2f       	mov	r30, r24
    5594:	ea 1b       	sub	r30, r26
    5596:	ae 2f       	mov	r26, r30
    5598:	e1 e0       	ldi	r30, 0x01	; 1
    559a:	8a 17       	cp	r24, r26
    559c:	08 f0       	brcs	.+2      	; 0x55a0 <GetFnavHzMismatch+0x4fa>
    559e:	e0 e0       	ldi	r30, 0x00	; 0
    55a0:	fe 2b       	or	r31, r30
    55a2:	8a 2f       	mov	r24, r26
    55a4:	9b ad       	sts	0x6b, r25
    55a6:	99 19       	sub	r25, r9
    55a8:	e9 2f       	mov	r30, r25
    55aa:	ef 1b       	sub	r30, r31
    55ac:	9e 2f       	mov	r25, r30
    55ae:	2c ab       	sts	0x5c, r18
    55b0:	3d ab       	sts	0x5d, r19
    55b2:	4e ab       	sts	0x5e, r20
    55b4:	5f ab       	sts	0x5f, r21
    55b6:	68 af       	sts	0x78, r22
    55b8:	79 af       	sts	0x79, r23
    55ba:	8a af       	sts	0x7a, r24
    55bc:	9b af       	sts	0x7b, r25
    55be:	2c a9       	sts	0x4c, r18
    55c0:	3d a9       	sts	0x4d, r19
    55c2:	4e a9       	sts	0x4e, r20
    55c4:	5f a9       	sts	0x4f, r21
    55c6:	68 ad       	sts	0x68, r22
    55c8:	79 ad       	sts	0x69, r23
    55ca:	8a ad       	sts	0x6a, r24
    55cc:	9b ad       	sts	0x6b, r25
    55ce:	04 e0       	ldi	r16, 0x04	; 4
    55d0:	0e 94 f5 30 	call	0x61ea	; 0x61ea <__ashldi3>
    55d4:	a2 2e       	mov	r10, r18
    55d6:	b3 2e       	mov	r11, r19
    55d8:	c4 2e       	mov	r12, r20
    55da:	d5 2e       	mov	r13, r21
    55dc:	e6 2e       	mov	r14, r22
    55de:	f7 2e       	mov	r15, r23
    55e0:	08 2f       	mov	r16, r24
    55e2:	19 2f       	mov	r17, r25
    55e4:	2a 2d       	mov	r18, r10
    55e6:	fc a9       	sts	0x4c, r31
    55e8:	2f 1b       	sub	r18, r31
    55ea:	e1 e0       	ldi	r30, 0x01	; 1
    55ec:	a2 16       	cp	r10, r18
    55ee:	08 f0       	brcs	.+2      	; 0x55f2 <GetFnavHzMismatch+0x54c>
    55f0:	e0 e0       	ldi	r30, 0x00	; 0
    55f2:	3b 2d       	mov	r19, r11
    55f4:	ad a9       	sts	0x4d, r26
    55f6:	3a 1b       	sub	r19, r26
    55f8:	a1 e0       	ldi	r26, 0x01	; 1
    55fa:	b3 16       	cp	r11, r19
    55fc:	08 f0       	brcs	.+2      	; 0x5600 <GetFnavHzMismatch+0x55a>
    55fe:	a0 e0       	ldi	r26, 0x00	; 0
    5600:	f3 2f       	mov	r31, r19
    5602:	fe 1b       	sub	r31, r30
    5604:	e1 e0       	ldi	r30, 0x01	; 1
    5606:	3f 17       	cp	r19, r31
    5608:	08 f0       	brcs	.+2      	; 0x560c <GetFnavHzMismatch+0x566>
    560a:	e0 e0       	ldi	r30, 0x00	; 0
    560c:	ae 2b       	or	r26, r30
    560e:	3f 2f       	mov	r19, r31
    5610:	4c 2d       	mov	r20, r12
    5612:	ee a9       	sts	0x4e, r30
    5614:	4e 1b       	sub	r20, r30
    5616:	b1 e0       	ldi	r27, 0x01	; 1
    5618:	c4 16       	cp	r12, r20
    561a:	08 f0       	brcs	.+2      	; 0x561e <GetFnavHzMismatch+0x578>
    561c:	b0 e0       	ldi	r27, 0x00	; 0
    561e:	f4 2f       	mov	r31, r20
    5620:	fa 1b       	sub	r31, r26
    5622:	e1 e0       	ldi	r30, 0x01	; 1
    5624:	4f 17       	cp	r20, r31
    5626:	08 f0       	brcs	.+2      	; 0x562a <GetFnavHzMismatch+0x584>
    5628:	e0 e0       	ldi	r30, 0x00	; 0
    562a:	be 2b       	or	r27, r30
    562c:	4f 2f       	mov	r20, r31
    562e:	5d 2d       	mov	r21, r13
    5630:	ff a9       	sts	0x4f, r31
    5632:	5f 1b       	sub	r21, r31
    5634:	a1 e0       	ldi	r26, 0x01	; 1
    5636:	d5 16       	cp	r13, r21
    5638:	08 f0       	brcs	.+2      	; 0x563c <GetFnavHzMismatch+0x596>
    563a:	a0 e0       	ldi	r26, 0x00	; 0
    563c:	f5 2f       	mov	r31, r21
    563e:	fb 1b       	sub	r31, r27
    5640:	e1 e0       	ldi	r30, 0x01	; 1
    5642:	5f 17       	cp	r21, r31
    5644:	08 f0       	brcs	.+2      	; 0x5648 <GetFnavHzMismatch+0x5a2>
    5646:	e0 e0       	ldi	r30, 0x00	; 0
    5648:	ae 2b       	or	r26, r30
    564a:	5f 2f       	mov	r21, r31
    564c:	6e 2d       	mov	r22, r14
    564e:	e8 ad       	sts	0x68, r30
    5650:	6e 1b       	sub	r22, r30
    5652:	b1 e0       	ldi	r27, 0x01	; 1
    5654:	e6 16       	cp	r14, r22
    5656:	08 f0       	brcs	.+2      	; 0x565a <GetFnavHzMismatch+0x5b4>
    5658:	b0 e0       	ldi	r27, 0x00	; 0
    565a:	f6 2f       	mov	r31, r22
    565c:	fa 1b       	sub	r31, r26
    565e:	e1 e0       	ldi	r30, 0x01	; 1
    5660:	6f 17       	cp	r22, r31
    5662:	08 f0       	brcs	.+2      	; 0x5666 <GetFnavHzMismatch+0x5c0>
    5664:	e0 e0       	ldi	r30, 0x00	; 0
    5666:	be 2b       	or	r27, r30
    5668:	6f 2f       	mov	r22, r31
    566a:	7f 2d       	mov	r23, r15
    566c:	f9 ad       	sts	0x69, r31
    566e:	7f 1b       	sub	r23, r31
    5670:	a1 e0       	ldi	r26, 0x01	; 1
    5672:	f7 16       	cp	r15, r23
    5674:	08 f0       	brcs	.+2      	; 0x5678 <GetFnavHzMismatch+0x5d2>
    5676:	a0 e0       	ldi	r26, 0x00	; 0
    5678:	f7 2f       	mov	r31, r23
    567a:	fb 1b       	sub	r31, r27
    567c:	e1 e0       	ldi	r30, 0x01	; 1
    567e:	7f 17       	cp	r23, r31
    5680:	08 f0       	brcs	.+2      	; 0x5684 <GetFnavHzMismatch+0x5de>
    5682:	e0 e0       	ldi	r30, 0x00	; 0
    5684:	ae 2b       	or	r26, r30
    5686:	7f 2f       	mov	r23, r31
    5688:	80 2f       	mov	r24, r16
    568a:	ea ad       	sts	0x6a, r30
    568c:	8e 1b       	sub	r24, r30
    568e:	f1 e0       	ldi	r31, 0x01	; 1
    5690:	08 17       	cp	r16, r24
    5692:	08 f0       	brcs	.+2      	; 0x5696 <GetFnavHzMismatch+0x5f0>
    5694:	f0 e0       	ldi	r31, 0x00	; 0
    5696:	e8 2f       	mov	r30, r24
    5698:	ea 1b       	sub	r30, r26
    569a:	ae 2f       	mov	r26, r30
    569c:	e1 e0       	ldi	r30, 0x01	; 1
    569e:	8a 17       	cp	r24, r26
    56a0:	08 f0       	brcs	.+2      	; 0x56a4 <GetFnavHzMismatch+0x5fe>
    56a2:	e0 e0       	ldi	r30, 0x00	; 0
    56a4:	fe 2b       	or	r31, r30
    56a6:	8a 2f       	mov	r24, r26
    56a8:	91 2f       	mov	r25, r17
    56aa:	ab ad       	sts	0x6b, r26
    56ac:	9a 1b       	sub	r25, r26
    56ae:	e9 2f       	mov	r30, r25
    56b0:	ef 1b       	sub	r30, r31
    56b2:	9e 2f       	mov	r25, r30
    56b4:	22 2e       	mov	r2, r18
    56b6:	33 2e       	mov	r3, r19
    56b8:	44 2e       	mov	r4, r20
    56ba:	55 2e       	mov	r5, r21
    56bc:	66 2e       	mov	r6, r22
    56be:	77 2e       	mov	r7, r23
    56c0:	88 2e       	mov	r8, r24
    56c2:	99 2e       	mov	r9, r25
    56c4:	28 85       	ldd	r18, Y+8	; 0x08
    56c6:	39 85       	ldd	r19, Y+9	; 0x09
    56c8:	4a 85       	ldd	r20, Y+10	; 0x0a
    56ca:	5b 85       	ldd	r21, Y+11	; 0x0b
    56cc:	6c 85       	ldd	r22, Y+12	; 0x0c
    56ce:	7d 85       	ldd	r23, Y+13	; 0x0d
    56d0:	8e 85       	ldd	r24, Y+14	; 0x0e
    56d2:	9f 85       	ldd	r25, Y+15	; 0x0f
    56d4:	a2 2c       	mov	r10, r2
    56d6:	a2 0e       	add	r10, r18
    56d8:	e1 e0       	ldi	r30, 0x01	; 1
    56da:	a2 14       	cp	r10, r2
    56dc:	08 f0       	brcs	.+2      	; 0x56e0 <GetFnavHzMismatch+0x63a>
    56de:	e0 e0       	ldi	r30, 0x00	; 0
    56e0:	b3 2c       	mov	r11, r3
    56e2:	b3 0e       	add	r11, r19
    56e4:	a1 e0       	ldi	r26, 0x01	; 1
    56e6:	b3 14       	cp	r11, r3
    56e8:	08 f0       	brcs	.+2      	; 0x56ec <GetFnavHzMismatch+0x646>
    56ea:	a0 e0       	ldi	r26, 0x00	; 0
    56ec:	fe 2f       	mov	r31, r30
    56ee:	fb 0d       	add	r31, r11
    56f0:	e1 e0       	ldi	r30, 0x01	; 1
    56f2:	fb 15       	cp	r31, r11
    56f4:	08 f0       	brcs	.+2      	; 0x56f8 <GetFnavHzMismatch+0x652>
    56f6:	e0 e0       	ldi	r30, 0x00	; 0
    56f8:	ae 2b       	or	r26, r30
    56fa:	bf 2e       	mov	r11, r31
    56fc:	c4 2c       	mov	r12, r4
    56fe:	c4 0e       	add	r12, r20
    5700:	b1 e0       	ldi	r27, 0x01	; 1
    5702:	c4 14       	cp	r12, r4
    5704:	08 f0       	brcs	.+2      	; 0x5708 <GetFnavHzMismatch+0x662>
    5706:	b0 e0       	ldi	r27, 0x00	; 0
    5708:	fa 2f       	mov	r31, r26
    570a:	fc 0d       	add	r31, r12
    570c:	e1 e0       	ldi	r30, 0x01	; 1
    570e:	fc 15       	cp	r31, r12
    5710:	08 f0       	brcs	.+2      	; 0x5714 <GetFnavHzMismatch+0x66e>
    5712:	e0 e0       	ldi	r30, 0x00	; 0
    5714:	be 2b       	or	r27, r30
    5716:	cf 2e       	mov	r12, r31
    5718:	d5 2c       	mov	r13, r5
    571a:	d5 0e       	add	r13, r21
    571c:	a1 e0       	ldi	r26, 0x01	; 1
    571e:	d5 14       	cp	r13, r5
    5720:	08 f0       	brcs	.+2      	; 0x5724 <GetFnavHzMismatch+0x67e>
    5722:	a0 e0       	ldi	r26, 0x00	; 0
    5724:	fb 2f       	mov	r31, r27
    5726:	fd 0d       	add	r31, r13
    5728:	e1 e0       	ldi	r30, 0x01	; 1
    572a:	fd 15       	cp	r31, r13
    572c:	08 f0       	brcs	.+2      	; 0x5730 <GetFnavHzMismatch+0x68a>
    572e:	e0 e0       	ldi	r30, 0x00	; 0
    5730:	ae 2b       	or	r26, r30
    5732:	df 2e       	mov	r13, r31
    5734:	e6 2c       	mov	r14, r6
    5736:	e6 0e       	add	r14, r22
    5738:	b1 e0       	ldi	r27, 0x01	; 1
    573a:	e6 14       	cp	r14, r6
    573c:	08 f0       	brcs	.+2      	; 0x5740 <GetFnavHzMismatch+0x69a>
    573e:	b0 e0       	ldi	r27, 0x00	; 0
    5740:	fa 2f       	mov	r31, r26
    5742:	fe 0d       	add	r31, r14
    5744:	e1 e0       	ldi	r30, 0x01	; 1
    5746:	fe 15       	cp	r31, r14
    5748:	08 f0       	brcs	.+2      	; 0x574c <GetFnavHzMismatch+0x6a6>
    574a:	e0 e0       	ldi	r30, 0x00	; 0
    574c:	be 2b       	or	r27, r30
    574e:	ef 2e       	mov	r14, r31
    5750:	f7 2c       	mov	r15, r7
    5752:	f7 0e       	add	r15, r23
    5754:	a1 e0       	ldi	r26, 0x01	; 1
    5756:	f7 14       	cp	r15, r7
    5758:	08 f0       	brcs	.+2      	; 0x575c <GetFnavHzMismatch+0x6b6>
    575a:	a0 e0       	ldi	r26, 0x00	; 0
    575c:	fb 2f       	mov	r31, r27
    575e:	ff 0d       	add	r31, r15
    5760:	e1 e0       	ldi	r30, 0x01	; 1
    5762:	ff 15       	cp	r31, r15
    5764:	08 f0       	brcs	.+2      	; 0x5768 <GetFnavHzMismatch+0x6c2>
    5766:	e0 e0       	ldi	r30, 0x00	; 0
    5768:	ae 2b       	or	r26, r30
    576a:	ff 2e       	mov	r15, r31
    576c:	08 2d       	mov	r16, r8
    576e:	08 0f       	add	r16, r24
    5770:	f1 e0       	ldi	r31, 0x01	; 1
    5772:	08 15       	cp	r16, r8
    5774:	08 f0       	brcs	.+2      	; 0x5778 <GetFnavHzMismatch+0x6d2>
    5776:	f0 e0       	ldi	r31, 0x00	; 0
    5778:	a0 0f       	add	r26, r16
    577a:	e1 e0       	ldi	r30, 0x01	; 1
    577c:	a0 17       	cp	r26, r16
    577e:	08 f0       	brcs	.+2      	; 0x5782 <GetFnavHzMismatch+0x6dc>
    5780:	e0 e0       	ldi	r30, 0x00	; 0
    5782:	fe 2b       	or	r31, r30
    5784:	0a 2f       	mov	r16, r26
    5786:	19 2d       	mov	r17, r9
    5788:	19 0f       	add	r17, r25
    578a:	8f 2f       	mov	r24, r31
    578c:	81 0f       	add	r24, r17
    578e:	18 2f       	mov	r17, r24
    5790:	2a 2d       	mov	r18, r10
    5792:	3b 2d       	mov	r19, r11
    5794:	4c 2d       	mov	r20, r12
    5796:	5d 2d       	mov	r21, r13
    5798:	6e 2d       	mov	r22, r14
    579a:	7f 2d       	mov	r23, r15
    579c:	80 2f       	mov	r24, r16
    579e:	91 2f       	mov	r25, r17
    57a0:	28 87       	std	Y+8, r18	; 0x08
    57a2:	39 87       	std	Y+9, r19	; 0x09
    57a4:	4a 87       	std	Y+10, r20	; 0x0a
    57a6:	5b 87       	std	Y+11, r21	; 0x0b
    57a8:	6c 87       	std	Y+12, r22	; 0x0c
    57aa:	7d 87       	std	Y+13, r23	; 0x0d
    57ac:	8e 87       	std	Y+14, r24	; 0x0e
    57ae:	9f 87       	std	Y+15, r25	; 0x0f
	secsFrom01012005TillNow += (unsigned long long)diffDate.day*86400;
    57b0:	8e 89       	ldd	r24, Y+22	; 0x16
    57b2:	a8 2e       	mov	r10, r24
    57b4:	bb 24       	eor	r11, r11
    57b6:	cc 24       	eor	r12, r12
    57b8:	dd 24       	eor	r13, r13
    57ba:	ee 24       	eor	r14, r14
    57bc:	ff 24       	eor	r15, r15
    57be:	87 01       	movw	r16, r14
    57c0:	2a 2d       	mov	r18, r10
    57c2:	3b 2d       	mov	r19, r11
    57c4:	4c 2d       	mov	r20, r12
    57c6:	5d 2d       	mov	r21, r13
    57c8:	6e 2d       	mov	r22, r14
    57ca:	7f 2d       	mov	r23, r15
    57cc:	80 2f       	mov	r24, r16
    57ce:	91 2f       	mov	r25, r17
    57d0:	0f 2e       	mov	r0, r31
    57d2:	f0 e8       	ldi	r31, 0x80	; 128
    57d4:	af 2e       	mov	r10, r31
    57d6:	f0 2d       	mov	r31, r0
    57d8:	0f 2e       	mov	r0, r31
    57da:	f1 e5       	ldi	r31, 0x51	; 81
    57dc:	bf 2e       	mov	r11, r31
    57de:	f0 2d       	mov	r31, r0
    57e0:	cc 24       	eor	r12, r12
    57e2:	c3 94       	inc	r12
    57e4:	dd 24       	eor	r13, r13
    57e6:	ee 24       	eor	r14, r14
    57e8:	ff 24       	eor	r15, r15
    57ea:	00 e0       	ldi	r16, 0x00	; 0
    57ec:	10 e0       	ldi	r17, 0x00	; 0
    57ee:	0e 94 22 30 	call	0x6044	; 0x6044 <__muldi3>
    57f2:	a2 2e       	mov	r10, r18
    57f4:	b3 2e       	mov	r11, r19
    57f6:	c4 2e       	mov	r12, r20
    57f8:	d5 2e       	mov	r13, r21
    57fa:	e6 2e       	mov	r14, r22
    57fc:	f7 2e       	mov	r15, r23
    57fe:	08 2f       	mov	r16, r24
    5800:	19 2f       	mov	r17, r25
    5802:	2a 2d       	mov	r18, r10
    5804:	3b 2d       	mov	r19, r11
    5806:	4c 2d       	mov	r20, r12
    5808:	5d 2d       	mov	r21, r13
    580a:	6e 2d       	mov	r22, r14
    580c:	7f 2d       	mov	r23, r15
    580e:	80 2f       	mov	r24, r16
    5810:	91 2f       	mov	r25, r17
    5812:	28 84       	ldd	r2, Y+8	; 0x08
    5814:	39 84       	ldd	r3, Y+9	; 0x09
    5816:	4a 84       	ldd	r4, Y+10	; 0x0a
    5818:	5b 84       	ldd	r5, Y+11	; 0x0b
    581a:	6c 84       	ldd	r6, Y+12	; 0x0c
    581c:	7d 84       	ldd	r7, Y+13	; 0x0d
    581e:	8e 84       	ldd	r8, Y+14	; 0x0e
    5820:	9f 84       	ldd	r9, Y+15	; 0x0f
    5822:	a2 2e       	mov	r10, r18
    5824:	a2 0c       	add	r10, r2
    5826:	e1 e0       	ldi	r30, 0x01	; 1
    5828:	a2 16       	cp	r10, r18
    582a:	08 f0       	brcs	.+2      	; 0x582e <GetFnavHzMismatch+0x788>
    582c:	e0 e0       	ldi	r30, 0x00	; 0
    582e:	b3 2e       	mov	r11, r19
    5830:	b3 0c       	add	r11, r3
    5832:	a1 e0       	ldi	r26, 0x01	; 1
    5834:	b3 16       	cp	r11, r19
    5836:	08 f0       	brcs	.+2      	; 0x583a <GetFnavHzMismatch+0x794>
    5838:	a0 e0       	ldi	r26, 0x00	; 0
    583a:	fe 2f       	mov	r31, r30
    583c:	fb 0d       	add	r31, r11
    583e:	e1 e0       	ldi	r30, 0x01	; 1
    5840:	fb 15       	cp	r31, r11
    5842:	08 f0       	brcs	.+2      	; 0x5846 <GetFnavHzMismatch+0x7a0>
    5844:	e0 e0       	ldi	r30, 0x00	; 0
    5846:	ae 2b       	or	r26, r30
    5848:	bf 2e       	mov	r11, r31
    584a:	c4 2e       	mov	r12, r20
    584c:	c4 0c       	add	r12, r4
    584e:	b1 e0       	ldi	r27, 0x01	; 1
    5850:	c4 16       	cp	r12, r20
    5852:	08 f0       	brcs	.+2      	; 0x5856 <GetFnavHzMismatch+0x7b0>
    5854:	b0 e0       	ldi	r27, 0x00	; 0
    5856:	fa 2f       	mov	r31, r26
    5858:	fc 0d       	add	r31, r12
    585a:	e1 e0       	ldi	r30, 0x01	; 1
    585c:	fc 15       	cp	r31, r12
    585e:	08 f0       	brcs	.+2      	; 0x5862 <GetFnavHzMismatch+0x7bc>
    5860:	e0 e0       	ldi	r30, 0x00	; 0
    5862:	be 2b       	or	r27, r30
    5864:	cf 2e       	mov	r12, r31
    5866:	d5 2e       	mov	r13, r21
    5868:	d5 0c       	add	r13, r5
    586a:	a1 e0       	ldi	r26, 0x01	; 1
    586c:	d5 16       	cp	r13, r21
    586e:	08 f0       	brcs	.+2      	; 0x5872 <GetFnavHzMismatch+0x7cc>
    5870:	a0 e0       	ldi	r26, 0x00	; 0
    5872:	fb 2f       	mov	r31, r27
    5874:	fd 0d       	add	r31, r13
    5876:	e1 e0       	ldi	r30, 0x01	; 1
    5878:	fd 15       	cp	r31, r13
    587a:	08 f0       	brcs	.+2      	; 0x587e <GetFnavHzMismatch+0x7d8>
    587c:	e0 e0       	ldi	r30, 0x00	; 0
    587e:	ae 2b       	or	r26, r30
    5880:	df 2e       	mov	r13, r31
    5882:	e6 2e       	mov	r14, r22
    5884:	e6 0c       	add	r14, r6
    5886:	b1 e0       	ldi	r27, 0x01	; 1
    5888:	e6 16       	cp	r14, r22
    588a:	08 f0       	brcs	.+2      	; 0x588e <GetFnavHzMismatch+0x7e8>
    588c:	b0 e0       	ldi	r27, 0x00	; 0
    588e:	fa 2f       	mov	r31, r26
    5890:	fe 0d       	add	r31, r14
    5892:	e1 e0       	ldi	r30, 0x01	; 1
    5894:	fe 15       	cp	r31, r14
    5896:	08 f0       	brcs	.+2      	; 0x589a <GetFnavHzMismatch+0x7f4>
    5898:	e0 e0       	ldi	r30, 0x00	; 0
    589a:	be 2b       	or	r27, r30
    589c:	ef 2e       	mov	r14, r31
    589e:	f7 2e       	mov	r15, r23
    58a0:	f7 0c       	add	r15, r7
    58a2:	a1 e0       	ldi	r26, 0x01	; 1
    58a4:	f7 16       	cp	r15, r23
    58a6:	08 f0       	brcs	.+2      	; 0x58aa <GetFnavHzMismatch+0x804>
    58a8:	a0 e0       	ldi	r26, 0x00	; 0
    58aa:	fb 2f       	mov	r31, r27
    58ac:	ff 0d       	add	r31, r15
    58ae:	e1 e0       	ldi	r30, 0x01	; 1
    58b0:	ff 15       	cp	r31, r15
    58b2:	08 f0       	brcs	.+2      	; 0x58b6 <GetFnavHzMismatch+0x810>
    58b4:	e0 e0       	ldi	r30, 0x00	; 0
    58b6:	ae 2b       	or	r26, r30
    58b8:	ff 2e       	mov	r15, r31
    58ba:	08 2f       	mov	r16, r24
    58bc:	08 0d       	add	r16, r8
    58be:	f1 e0       	ldi	r31, 0x01	; 1
    58c0:	08 17       	cp	r16, r24
    58c2:	08 f0       	brcs	.+2      	; 0x58c6 <GetFnavHzMismatch+0x820>
    58c4:	f0 e0       	ldi	r31, 0x00	; 0
    58c6:	a0 0f       	add	r26, r16
    58c8:	e1 e0       	ldi	r30, 0x01	; 1
    58ca:	a0 17       	cp	r26, r16
    58cc:	08 f0       	brcs	.+2      	; 0x58d0 <GetFnavHzMismatch+0x82a>
    58ce:	e0 e0       	ldi	r30, 0x00	; 0
    58d0:	fe 2b       	or	r31, r30
    58d2:	0a 2f       	mov	r16, r26
    58d4:	19 2f       	mov	r17, r25
    58d6:	19 0d       	add	r17, r9
    58d8:	8f 2f       	mov	r24, r31
    58da:	81 0f       	add	r24, r17
    58dc:	18 2f       	mov	r17, r24
    58de:	2a 2d       	mov	r18, r10
    58e0:	3b 2d       	mov	r19, r11
    58e2:	4c 2d       	mov	r20, r12
    58e4:	5d 2d       	mov	r21, r13
    58e6:	6e 2d       	mov	r22, r14
    58e8:	7f 2d       	mov	r23, r15
    58ea:	80 2f       	mov	r24, r16
    58ec:	91 2f       	mov	r25, r17
    58ee:	28 87       	std	Y+8, r18	; 0x08
    58f0:	39 87       	std	Y+9, r19	; 0x09
    58f2:	4a 87       	std	Y+10, r20	; 0x0a
    58f4:	5b 87       	std	Y+11, r21	; 0x0b
    58f6:	6c 87       	std	Y+12, r22	; 0x0c
    58f8:	7d 87       	std	Y+13, r23	; 0x0d
    58fa:	8e 87       	std	Y+14, r24	; 0x0e
    58fc:	9f 87       	std	Y+15, r25	; 0x0f
	
	secsFrom01012005TillNow += (unsigned long long)diffDate.year*secInYear;
    58fe:	8a 89       	ldd	r24, Y+18	; 0x12
    5900:	9b 89       	ldd	r25, Y+19	; 0x13
    5902:	5c 01       	movw	r10, r24
    5904:	cc 24       	eor	r12, r12
    5906:	dd 24       	eor	r13, r13
    5908:	ee 24       	eor	r14, r14
    590a:	ff 24       	eor	r15, r15
    590c:	87 01       	movw	r16, r14
    590e:	2a 2d       	mov	r18, r10
    5910:	3b 2d       	mov	r19, r11
    5912:	4c 2d       	mov	r20, r12
    5914:	5d 2d       	mov	r21, r13
    5916:	6e 2d       	mov	r22, r14
    5918:	7f 2d       	mov	r23, r15
    591a:	80 2f       	mov	r24, r16
    591c:	91 2f       	mov	r25, r17
    591e:	0f 2e       	mov	r0, r31
    5920:	f0 e8       	ldi	r31, 0x80	; 128
    5922:	af 2e       	mov	r10, r31
    5924:	f0 2d       	mov	r31, r0
    5926:	0f 2e       	mov	r0, r31
    5928:	f3 e3       	ldi	r31, 0x33	; 51
    592a:	bf 2e       	mov	r11, r31
    592c:	f0 2d       	mov	r31, r0
    592e:	0f 2e       	mov	r0, r31
    5930:	f1 ee       	ldi	r31, 0xE1	; 225
    5932:	cf 2e       	mov	r12, r31
    5934:	f0 2d       	mov	r31, r0
    5936:	dd 24       	eor	r13, r13
    5938:	d3 94       	inc	r13
    593a:	ee 24       	eor	r14, r14
    593c:	ff 24       	eor	r15, r15
    593e:	00 e0       	ldi	r16, 0x00	; 0
    5940:	10 e0       	ldi	r17, 0x00	; 0
    5942:	0e 94 22 30 	call	0x6044	; 0x6044 <__muldi3>
    5946:	a2 2e       	mov	r10, r18
    5948:	b3 2e       	mov	r11, r19
    594a:	c4 2e       	mov	r12, r20
    594c:	d5 2e       	mov	r13, r21
    594e:	e6 2e       	mov	r14, r22
    5950:	f7 2e       	mov	r15, r23
    5952:	08 2f       	mov	r16, r24
    5954:	19 2f       	mov	r17, r25
    5956:	2a 2d       	mov	r18, r10
    5958:	3b 2d       	mov	r19, r11
    595a:	4c 2d       	mov	r20, r12
    595c:	5d 2d       	mov	r21, r13
    595e:	6e 2d       	mov	r22, r14
    5960:	7f 2d       	mov	r23, r15
    5962:	80 2f       	mov	r24, r16
    5964:	91 2f       	mov	r25, r17
    5966:	28 84       	ldd	r2, Y+8	; 0x08
    5968:	39 84       	ldd	r3, Y+9	; 0x09
    596a:	4a 84       	ldd	r4, Y+10	; 0x0a
    596c:	5b 84       	ldd	r5, Y+11	; 0x0b
    596e:	6c 84       	ldd	r6, Y+12	; 0x0c
    5970:	7d 84       	ldd	r7, Y+13	; 0x0d
    5972:	8e 84       	ldd	r8, Y+14	; 0x0e
    5974:	9f 84       	ldd	r9, Y+15	; 0x0f
    5976:	a2 2e       	mov	r10, r18
    5978:	a2 0c       	add	r10, r2
    597a:	e1 e0       	ldi	r30, 0x01	; 1
    597c:	a2 16       	cp	r10, r18
    597e:	08 f0       	brcs	.+2      	; 0x5982 <GetFnavHzMismatch+0x8dc>
    5980:	e0 e0       	ldi	r30, 0x00	; 0
    5982:	b3 2e       	mov	r11, r19
    5984:	b3 0c       	add	r11, r3
    5986:	a1 e0       	ldi	r26, 0x01	; 1
    5988:	b3 16       	cp	r11, r19
    598a:	08 f0       	brcs	.+2      	; 0x598e <GetFnavHzMismatch+0x8e8>
    598c:	a0 e0       	ldi	r26, 0x00	; 0
    598e:	fe 2f       	mov	r31, r30
    5990:	fb 0d       	add	r31, r11
    5992:	e1 e0       	ldi	r30, 0x01	; 1
    5994:	fb 15       	cp	r31, r11
    5996:	08 f0       	brcs	.+2      	; 0x599a <GetFnavHzMismatch+0x8f4>
    5998:	e0 e0       	ldi	r30, 0x00	; 0
    599a:	ae 2b       	or	r26, r30
    599c:	bf 2e       	mov	r11, r31
    599e:	c4 2e       	mov	r12, r20
    59a0:	c4 0c       	add	r12, r4
    59a2:	b1 e0       	ldi	r27, 0x01	; 1
    59a4:	c4 16       	cp	r12, r20
    59a6:	08 f0       	brcs	.+2      	; 0x59aa <GetFnavHzMismatch+0x904>
    59a8:	b0 e0       	ldi	r27, 0x00	; 0
    59aa:	fa 2f       	mov	r31, r26
    59ac:	fc 0d       	add	r31, r12
    59ae:	e1 e0       	ldi	r30, 0x01	; 1
    59b0:	fc 15       	cp	r31, r12
    59b2:	08 f0       	brcs	.+2      	; 0x59b6 <GetFnavHzMismatch+0x910>
    59b4:	e0 e0       	ldi	r30, 0x00	; 0
    59b6:	be 2b       	or	r27, r30
    59b8:	cf 2e       	mov	r12, r31
    59ba:	d5 2e       	mov	r13, r21
    59bc:	d5 0c       	add	r13, r5
    59be:	a1 e0       	ldi	r26, 0x01	; 1
    59c0:	d5 16       	cp	r13, r21
    59c2:	08 f0       	brcs	.+2      	; 0x59c6 <GetFnavHzMismatch+0x920>
    59c4:	a0 e0       	ldi	r26, 0x00	; 0
    59c6:	fb 2f       	mov	r31, r27
    59c8:	fd 0d       	add	r31, r13
    59ca:	e1 e0       	ldi	r30, 0x01	; 1
    59cc:	fd 15       	cp	r31, r13
    59ce:	08 f0       	brcs	.+2      	; 0x59d2 <GetFnavHzMismatch+0x92c>
    59d0:	e0 e0       	ldi	r30, 0x00	; 0
    59d2:	ae 2b       	or	r26, r30
    59d4:	df 2e       	mov	r13, r31
    59d6:	e6 2e       	mov	r14, r22
    59d8:	e6 0c       	add	r14, r6
    59da:	b1 e0       	ldi	r27, 0x01	; 1
    59dc:	e6 16       	cp	r14, r22
    59de:	08 f0       	brcs	.+2      	; 0x59e2 <GetFnavHzMismatch+0x93c>
    59e0:	b0 e0       	ldi	r27, 0x00	; 0
    59e2:	fa 2f       	mov	r31, r26
    59e4:	fe 0d       	add	r31, r14
    59e6:	e1 e0       	ldi	r30, 0x01	; 1
    59e8:	fe 15       	cp	r31, r14
    59ea:	08 f0       	brcs	.+2      	; 0x59ee <GetFnavHzMismatch+0x948>
    59ec:	e0 e0       	ldi	r30, 0x00	; 0
    59ee:	be 2b       	or	r27, r30
    59f0:	ef 2e       	mov	r14, r31
    59f2:	f7 2e       	mov	r15, r23
    59f4:	f7 0c       	add	r15, r7
    59f6:	a1 e0       	ldi	r26, 0x01	; 1
    59f8:	f7 16       	cp	r15, r23
    59fa:	08 f0       	brcs	.+2      	; 0x59fe <GetFnavHzMismatch+0x958>
    59fc:	a0 e0       	ldi	r26, 0x00	; 0
    59fe:	fb 2f       	mov	r31, r27
    5a00:	ff 0d       	add	r31, r15
    5a02:	e1 e0       	ldi	r30, 0x01	; 1
    5a04:	ff 15       	cp	r31, r15
    5a06:	08 f0       	brcs	.+2      	; 0x5a0a <GetFnavHzMismatch+0x964>
    5a08:	e0 e0       	ldi	r30, 0x00	; 0
    5a0a:	ae 2b       	or	r26, r30
    5a0c:	ff 2e       	mov	r15, r31
    5a0e:	08 2f       	mov	r16, r24
    5a10:	08 0d       	add	r16, r8
    5a12:	f1 e0       	ldi	r31, 0x01	; 1
    5a14:	08 17       	cp	r16, r24
    5a16:	08 f0       	brcs	.+2      	; 0x5a1a <GetFnavHzMismatch+0x974>
    5a18:	f0 e0       	ldi	r31, 0x00	; 0
    5a1a:	a0 0f       	add	r26, r16
    5a1c:	e1 e0       	ldi	r30, 0x01	; 1
    5a1e:	a0 17       	cp	r26, r16
    5a20:	08 f0       	brcs	.+2      	; 0x5a24 <GetFnavHzMismatch+0x97e>
    5a22:	e0 e0       	ldi	r30, 0x00	; 0
    5a24:	fe 2b       	or	r31, r30
    5a26:	0a 2f       	mov	r16, r26
    5a28:	19 2f       	mov	r17, r25
    5a2a:	19 0d       	add	r17, r9
    5a2c:	8f 2f       	mov	r24, r31
    5a2e:	81 0f       	add	r24, r17
    5a30:	18 2f       	mov	r17, r24
    5a32:	2a 2d       	mov	r18, r10
    5a34:	3b 2d       	mov	r19, r11
    5a36:	4c 2d       	mov	r20, r12
    5a38:	5d 2d       	mov	r21, r13
    5a3a:	6e 2d       	mov	r22, r14
    5a3c:	7f 2d       	mov	r23, r15
    5a3e:	80 2f       	mov	r24, r16
    5a40:	91 2f       	mov	r25, r17
    5a42:	28 87       	std	Y+8, r18	; 0x08
    5a44:	39 87       	std	Y+9, r19	; 0x09
    5a46:	4a 87       	std	Y+10, r20	; 0x0a
    5a48:	5b 87       	std	Y+11, r21	; 0x0b
    5a4a:	6c 87       	std	Y+12, r22	; 0x0c
    5a4c:	7d 87       	std	Y+13, r23	; 0x0d
    5a4e:	8e 87       	std	Y+14, r24	; 0x0e
    5a50:	9f 87       	std	Y+15, r25	; 0x0f
	
	//проверки на високосность
	unsigned char leapYears = 0;
    5a52:	19 82       	std	Y+1, r1	; 0x01

	//след високосный год за 2005 - 2008
	unsigned int startYear = 2008;
    5a54:	88 ed       	ldi	r24, 0xD8	; 216
    5a56:	97 e0       	ldi	r25, 0x07	; 7
    5a58:	8a 83       	std	Y+2, r24	; 0x02
    5a5a:	9b 83       	std	Y+3, r25	; 0x03
	while(currDate.year >= startYear)
    5a5c:	18 c0       	rjmp	.+48     	; 0x5a8e <GetFnavHzMismatch+0x9e8>
	{
		if(currDate.year == startYear){
    5a5e:	2c 8d       	ldd	r18, Y+28	; 0x1c
    5a60:	3d 8d       	ldd	r19, Y+29	; 0x1d
    5a62:	8a 81       	ldd	r24, Y+2	; 0x02
    5a64:	9b 81       	ldd	r25, Y+3	; 0x03
    5a66:	28 17       	cp	r18, r24
    5a68:	39 07       	cpc	r19, r25
    5a6a:	49 f4       	brne	.+18     	; 0x5a7e <GetFnavHzMismatch+0x9d8>
			if(currDate.month > 2) leapYears++;		
    5a6c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    5a6e:	9f 8d       	ldd	r25, Y+31	; 0x1f
    5a70:	83 30       	cpi	r24, 0x03	; 3
    5a72:	91 05       	cpc	r25, r1
    5a74:	38 f0       	brcs	.+14     	; 0x5a84 <GetFnavHzMismatch+0x9de>
    5a76:	89 81       	ldd	r24, Y+1	; 0x01
    5a78:	8f 5f       	subi	r24, 0xFF	; 255
    5a7a:	89 83       	std	Y+1, r24	; 0x01
    5a7c:	03 c0       	rjmp	.+6      	; 0x5a84 <GetFnavHzMismatch+0x9de>
		}		
		else leapYears++;			
    5a7e:	89 81       	ldd	r24, Y+1	; 0x01
    5a80:	8f 5f       	subi	r24, 0xFF	; 255
    5a82:	89 83       	std	Y+1, r24	; 0x01
		startYear+=4;
    5a84:	8a 81       	ldd	r24, Y+2	; 0x02
    5a86:	9b 81       	ldd	r25, Y+3	; 0x03
    5a88:	04 96       	adiw	r24, 0x04	; 4
    5a8a:	8a 83       	std	Y+2, r24	; 0x02
    5a8c:	9b 83       	std	Y+3, r25	; 0x03
	//проверки на високосность
	unsigned char leapYears = 0;

	//след високосный год за 2005 - 2008
	unsigned int startYear = 2008;
	while(currDate.year >= startYear)
    5a8e:	2c 8d       	ldd	r18, Y+28	; 0x1c
    5a90:	3d 8d       	ldd	r19, Y+29	; 0x1d
    5a92:	8a 81       	ldd	r24, Y+2	; 0x02
    5a94:	9b 81       	ldd	r25, Y+3	; 0x03
    5a96:	28 17       	cp	r18, r24
    5a98:	39 07       	cpc	r19, r25
    5a9a:	08 f7       	brcc	.-62     	; 0x5a5e <GetFnavHzMismatch+0x9b8>
		}		
		else leapYears++;			
		startYear+=4;
	}
		
	secsFrom01012005TillNow += leapYears*86400;
    5a9c:	89 81       	ldd	r24, Y+1	; 0x01
    5a9e:	88 2f       	mov	r24, r24
    5aa0:	90 e0       	ldi	r25, 0x00	; 0
    5aa2:	a0 e0       	ldi	r26, 0x00	; 0
    5aa4:	b0 e0       	ldi	r27, 0x00	; 0
    5aa6:	20 e8       	ldi	r18, 0x80	; 128
    5aa8:	31 e5       	ldi	r19, 0x51	; 81
    5aaa:	41 e0       	ldi	r20, 0x01	; 1
    5aac:	50 e0       	ldi	r21, 0x00	; 0
    5aae:	bc 01       	movw	r22, r24
    5ab0:	cd 01       	movw	r24, r26
    5ab2:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    5ab6:	dc 01       	movw	r26, r24
    5ab8:	cb 01       	movw	r24, r22
    5aba:	8c a7       	lds	r24, 0x7c
    5abc:	9d a7       	lds	r25, 0x7d
    5abe:	ae a7       	lds	r26, 0x7e
    5ac0:	bf a7       	lds	r27, 0x7f
    5ac2:	bb 0f       	add	r27, r27
    5ac4:	88 0b       	sbc	r24, r24
    5ac6:	98 2f       	mov	r25, r24
    5ac8:	dc 01       	movw	r26, r24
    5aca:	88 ab       	sts	0x58, r24
    5acc:	89 ab       	sts	0x59, r24
    5ace:	8a ab       	sts	0x5a, r24
    5ad0:	8b ab       	sts	0x5b, r24
    5ad2:	a8 84       	ldd	r10, Y+8	; 0x08
    5ad4:	b9 84       	ldd	r11, Y+9	; 0x09
    5ad6:	ca 84       	ldd	r12, Y+10	; 0x0a
    5ad8:	db 84       	ldd	r13, Y+11	; 0x0b
    5ada:	ec 84       	ldd	r14, Y+12	; 0x0c
    5adc:	fd 84       	ldd	r15, Y+13	; 0x0d
    5ade:	0e 85       	ldd	r16, Y+14	; 0x0e
    5ae0:	1f 85       	ldd	r17, Y+15	; 0x0f
    5ae2:	2c a5       	lds	r18, 0x6c
    5ae4:	2a 0d       	add	r18, r10
    5ae6:	e1 e0       	ldi	r30, 0x01	; 1
    5ae8:	fc a5       	lds	r31, 0x6c
    5aea:	2f 17       	cp	r18, r31
    5aec:	08 f0       	brcs	.+2      	; 0x5af0 <GetFnavHzMismatch+0xa4a>
    5aee:	e0 e0       	ldi	r30, 0x00	; 0
    5af0:	3d a5       	lds	r19, 0x6d
    5af2:	3b 0d       	add	r19, r11
    5af4:	f1 e0       	ldi	r31, 0x01	; 1
    5af6:	ad a5       	lds	r26, 0x6d
    5af8:	3a 17       	cp	r19, r26
    5afa:	08 f0       	brcs	.+2      	; 0x5afe <GetFnavHzMismatch+0xa58>
    5afc:	f0 e0       	ldi	r31, 0x00	; 0
    5afe:	e3 0f       	add	r30, r19
    5b00:	a1 e0       	ldi	r26, 0x01	; 1
    5b02:	e3 17       	cp	r30, r19
    5b04:	08 f0       	brcs	.+2      	; 0x5b08 <GetFnavHzMismatch+0xa62>
    5b06:	a0 e0       	ldi	r26, 0x00	; 0
    5b08:	fa 2b       	or	r31, r26
    5b0a:	3e 2f       	mov	r19, r30
    5b0c:	4e a5       	lds	r20, 0x6e
    5b0e:	4c 0d       	add	r20, r12
    5b10:	e1 e0       	ldi	r30, 0x01	; 1
    5b12:	ae a5       	lds	r26, 0x6e
    5b14:	4a 17       	cp	r20, r26
    5b16:	08 f0       	brcs	.+2      	; 0x5b1a <GetFnavHzMismatch+0xa74>
    5b18:	e0 e0       	ldi	r30, 0x00	; 0
    5b1a:	f4 0f       	add	r31, r20
    5b1c:	a1 e0       	ldi	r26, 0x01	; 1
    5b1e:	f4 17       	cp	r31, r20
    5b20:	08 f0       	brcs	.+2      	; 0x5b24 <GetFnavHzMismatch+0xa7e>
    5b22:	a0 e0       	ldi	r26, 0x00	; 0
    5b24:	ea 2b       	or	r30, r26
    5b26:	4f 2f       	mov	r20, r31
    5b28:	5f a5       	lds	r21, 0x6f
    5b2a:	5d 0d       	add	r21, r13
    5b2c:	f1 e0       	ldi	r31, 0x01	; 1
    5b2e:	af a5       	lds	r26, 0x6f
    5b30:	5a 17       	cp	r21, r26
    5b32:	08 f0       	brcs	.+2      	; 0x5b36 <GetFnavHzMismatch+0xa90>
    5b34:	f0 e0       	ldi	r31, 0x00	; 0
    5b36:	e5 0f       	add	r30, r21
    5b38:	a1 e0       	ldi	r26, 0x01	; 1
    5b3a:	e5 17       	cp	r30, r21
    5b3c:	08 f0       	brcs	.+2      	; 0x5b40 <GetFnavHzMismatch+0xa9a>
    5b3e:	a0 e0       	ldi	r26, 0x00	; 0
    5b40:	fa 2b       	or	r31, r26
    5b42:	5e 2f       	mov	r21, r30
    5b44:	68 a9       	sts	0x48, r22
    5b46:	6e 0d       	add	r22, r14
    5b48:	e1 e0       	ldi	r30, 0x01	; 1
    5b4a:	a8 a9       	sts	0x48, r26
    5b4c:	6a 17       	cp	r22, r26
    5b4e:	08 f0       	brcs	.+2      	; 0x5b52 <GetFnavHzMismatch+0xaac>
    5b50:	e0 e0       	ldi	r30, 0x00	; 0
    5b52:	f6 0f       	add	r31, r22
    5b54:	a1 e0       	ldi	r26, 0x01	; 1
    5b56:	f6 17       	cp	r31, r22
    5b58:	08 f0       	brcs	.+2      	; 0x5b5c <GetFnavHzMismatch+0xab6>
    5b5a:	a0 e0       	ldi	r26, 0x00	; 0
    5b5c:	ea 2b       	or	r30, r26
    5b5e:	6f 2f       	mov	r22, r31
    5b60:	79 a9       	sts	0x49, r23
    5b62:	7f 0d       	add	r23, r15
    5b64:	f1 e0       	ldi	r31, 0x01	; 1
    5b66:	a9 a9       	sts	0x49, r26
    5b68:	7a 17       	cp	r23, r26
    5b6a:	08 f0       	brcs	.+2      	; 0x5b6e <GetFnavHzMismatch+0xac8>
    5b6c:	f0 e0       	ldi	r31, 0x00	; 0
    5b6e:	e7 0f       	add	r30, r23
    5b70:	a1 e0       	ldi	r26, 0x01	; 1
    5b72:	e7 17       	cp	r30, r23
    5b74:	08 f0       	brcs	.+2      	; 0x5b78 <GetFnavHzMismatch+0xad2>
    5b76:	a0 e0       	ldi	r26, 0x00	; 0
    5b78:	fa 2b       	or	r31, r26
    5b7a:	7e 2f       	mov	r23, r30
    5b7c:	8a a9       	sts	0x4a, r24
    5b7e:	80 0f       	add	r24, r16
    5b80:	e1 e0       	ldi	r30, 0x01	; 1
    5b82:	aa a9       	sts	0x4a, r26
    5b84:	8a 17       	cp	r24, r26
    5b86:	08 f0       	brcs	.+2      	; 0x5b8a <GetFnavHzMismatch+0xae4>
    5b88:	e0 e0       	ldi	r30, 0x00	; 0
    5b8a:	f8 0f       	add	r31, r24
    5b8c:	a1 e0       	ldi	r26, 0x01	; 1
    5b8e:	f8 17       	cp	r31, r24
    5b90:	08 f0       	brcs	.+2      	; 0x5b94 <GetFnavHzMismatch+0xaee>
    5b92:	a0 e0       	ldi	r26, 0x00	; 0
    5b94:	ea 2b       	or	r30, r26
    5b96:	8f 2f       	mov	r24, r31
    5b98:	9b a9       	sts	0x4b, r25
    5b9a:	91 0f       	add	r25, r17
    5b9c:	e9 0f       	add	r30, r25
    5b9e:	9e 2f       	mov	r25, r30
    5ba0:	a2 2e       	mov	r10, r18
    5ba2:	b3 2e       	mov	r11, r19
    5ba4:	c4 2e       	mov	r12, r20
    5ba6:	d5 2e       	mov	r13, r21
    5ba8:	e6 2e       	mov	r14, r22
    5baa:	f7 2e       	mov	r15, r23
    5bac:	08 2f       	mov	r16, r24
    5bae:	19 2f       	mov	r17, r25
    5bb0:	a8 86       	std	Y+8, r10	; 0x08
    5bb2:	b9 86       	std	Y+9, r11	; 0x09
    5bb4:	ca 86       	std	Y+10, r12	; 0x0a
    5bb6:	db 86       	std	Y+11, r13	; 0x0b
    5bb8:	ec 86       	std	Y+12, r14	; 0x0c
    5bba:	fd 86       	std	Y+13, r15	; 0x0d
    5bbc:	0e 87       	std	Y+14, r16	; 0x0e
    5bbe:	1f 87       	std	Y+15, r17	; 0x0f
	//учет секунд с 1958 года
	secsFrom01012005TillNow += secsFrom01011958Till01012005;
    5bc0:	a8 84       	ldd	r10, Y+8	; 0x08
    5bc2:	b9 84       	ldd	r11, Y+9	; 0x09
    5bc4:	ca 84       	ldd	r12, Y+10	; 0x0a
    5bc6:	db 84       	ldd	r13, Y+11	; 0x0b
    5bc8:	ec 84       	ldd	r14, Y+12	; 0x0c
    5bca:	fd 84       	ldd	r15, Y+13	; 0x0d
    5bcc:	0e 85       	ldd	r16, Y+14	; 0x0e
    5bce:	1f 85       	ldd	r17, Y+15	; 0x0f
    5bd0:	0f 2e       	mov	r0, r31
    5bd2:	f0 e8       	ldi	r31, 0x80	; 128
    5bd4:	2f 2e       	mov	r2, r31
    5bd6:	f0 2d       	mov	r31, r0
    5bd8:	0f 2e       	mov	r0, r31
    5bda:	f6 e4       	ldi	r31, 0x46	; 70
    5bdc:	3f 2e       	mov	r3, r31
    5bde:	f0 2d       	mov	r31, r0
    5be0:	0f 2e       	mov	r0, r31
    5be2:	f8 e6       	ldi	r31, 0x68	; 104
    5be4:	4f 2e       	mov	r4, r31
    5be6:	f0 2d       	mov	r31, r0
    5be8:	0f 2e       	mov	r0, r31
    5bea:	f8 e5       	ldi	r31, 0x58	; 88
    5bec:	5f 2e       	mov	r5, r31
    5bee:	f0 2d       	mov	r31, r0
    5bf0:	66 24       	eor	r6, r6
    5bf2:	77 24       	eor	r7, r7
    5bf4:	88 24       	eor	r8, r8
    5bf6:	99 24       	eor	r9, r9
    5bf8:	2a 2d       	mov	r18, r10
    5bfa:	22 0d       	add	r18, r2
    5bfc:	e1 e0       	ldi	r30, 0x01	; 1
    5bfe:	2a 15       	cp	r18, r10
    5c00:	08 f0       	brcs	.+2      	; 0x5c04 <GetFnavHzMismatch+0xb5e>
    5c02:	e0 e0       	ldi	r30, 0x00	; 0
    5c04:	3b 2d       	mov	r19, r11
    5c06:	33 0d       	add	r19, r3
    5c08:	f1 e0       	ldi	r31, 0x01	; 1
    5c0a:	3b 15       	cp	r19, r11
    5c0c:	08 f0       	brcs	.+2      	; 0x5c10 <GetFnavHzMismatch+0xb6a>
    5c0e:	f0 e0       	ldi	r31, 0x00	; 0
    5c10:	e3 0f       	add	r30, r19
    5c12:	a1 e0       	ldi	r26, 0x01	; 1
    5c14:	e3 17       	cp	r30, r19
    5c16:	08 f0       	brcs	.+2      	; 0x5c1a <GetFnavHzMismatch+0xb74>
    5c18:	a0 e0       	ldi	r26, 0x00	; 0
    5c1a:	fa 2b       	or	r31, r26
    5c1c:	3e 2f       	mov	r19, r30
    5c1e:	4c 2d       	mov	r20, r12
    5c20:	44 0d       	add	r20, r4
    5c22:	e1 e0       	ldi	r30, 0x01	; 1
    5c24:	4c 15       	cp	r20, r12
    5c26:	08 f0       	brcs	.+2      	; 0x5c2a <GetFnavHzMismatch+0xb84>
    5c28:	e0 e0       	ldi	r30, 0x00	; 0
    5c2a:	f4 0f       	add	r31, r20
    5c2c:	a1 e0       	ldi	r26, 0x01	; 1
    5c2e:	f4 17       	cp	r31, r20
    5c30:	08 f0       	brcs	.+2      	; 0x5c34 <GetFnavHzMismatch+0xb8e>
    5c32:	a0 e0       	ldi	r26, 0x00	; 0
    5c34:	ea 2b       	or	r30, r26
    5c36:	4f 2f       	mov	r20, r31
    5c38:	5d 2d       	mov	r21, r13
    5c3a:	55 0d       	add	r21, r5
    5c3c:	f1 e0       	ldi	r31, 0x01	; 1
    5c3e:	5d 15       	cp	r21, r13
    5c40:	08 f0       	brcs	.+2      	; 0x5c44 <GetFnavHzMismatch+0xb9e>
    5c42:	f0 e0       	ldi	r31, 0x00	; 0
    5c44:	e5 0f       	add	r30, r21
    5c46:	a1 e0       	ldi	r26, 0x01	; 1
    5c48:	e5 17       	cp	r30, r21
    5c4a:	08 f0       	brcs	.+2      	; 0x5c4e <GetFnavHzMismatch+0xba8>
    5c4c:	a0 e0       	ldi	r26, 0x00	; 0
    5c4e:	fa 2b       	or	r31, r26
    5c50:	5e 2f       	mov	r21, r30
    5c52:	6e 2d       	mov	r22, r14
    5c54:	66 0d       	add	r22, r6
    5c56:	e1 e0       	ldi	r30, 0x01	; 1
    5c58:	6e 15       	cp	r22, r14
    5c5a:	08 f0       	brcs	.+2      	; 0x5c5e <GetFnavHzMismatch+0xbb8>
    5c5c:	e0 e0       	ldi	r30, 0x00	; 0
    5c5e:	f6 0f       	add	r31, r22
    5c60:	a1 e0       	ldi	r26, 0x01	; 1
    5c62:	f6 17       	cp	r31, r22
    5c64:	08 f0       	brcs	.+2      	; 0x5c68 <GetFnavHzMismatch+0xbc2>
    5c66:	a0 e0       	ldi	r26, 0x00	; 0
    5c68:	ea 2b       	or	r30, r26
    5c6a:	6f 2f       	mov	r22, r31
    5c6c:	7f 2d       	mov	r23, r15
    5c6e:	77 0d       	add	r23, r7
    5c70:	f1 e0       	ldi	r31, 0x01	; 1
    5c72:	7f 15       	cp	r23, r15
    5c74:	08 f0       	brcs	.+2      	; 0x5c78 <GetFnavHzMismatch+0xbd2>
    5c76:	f0 e0       	ldi	r31, 0x00	; 0
    5c78:	e7 0f       	add	r30, r23
    5c7a:	a1 e0       	ldi	r26, 0x01	; 1
    5c7c:	e7 17       	cp	r30, r23
    5c7e:	08 f0       	brcs	.+2      	; 0x5c82 <GetFnavHzMismatch+0xbdc>
    5c80:	a0 e0       	ldi	r26, 0x00	; 0
    5c82:	fa 2b       	or	r31, r26
    5c84:	7e 2f       	mov	r23, r30
    5c86:	80 2f       	mov	r24, r16
    5c88:	88 0d       	add	r24, r8
    5c8a:	e1 e0       	ldi	r30, 0x01	; 1
    5c8c:	80 17       	cp	r24, r16
    5c8e:	08 f0       	brcs	.+2      	; 0x5c92 <GetFnavHzMismatch+0xbec>
    5c90:	e0 e0       	ldi	r30, 0x00	; 0
    5c92:	f8 0f       	add	r31, r24
    5c94:	a1 e0       	ldi	r26, 0x01	; 1
    5c96:	f8 17       	cp	r31, r24
    5c98:	08 f0       	brcs	.+2      	; 0x5c9c <GetFnavHzMismatch+0xbf6>
    5c9a:	a0 e0       	ldi	r26, 0x00	; 0
    5c9c:	ea 2b       	or	r30, r26
    5c9e:	8f 2f       	mov	r24, r31
    5ca0:	91 2f       	mov	r25, r17
    5ca2:	99 0d       	add	r25, r9
    5ca4:	e9 0f       	add	r30, r25
    5ca6:	9e 2f       	mov	r25, r30
    5ca8:	a2 2e       	mov	r10, r18
    5caa:	b3 2e       	mov	r11, r19
    5cac:	c4 2e       	mov	r12, r20
    5cae:	d5 2e       	mov	r13, r21
    5cb0:	e6 2e       	mov	r14, r22
    5cb2:	f7 2e       	mov	r15, r23
    5cb4:	08 2f       	mov	r16, r24
    5cb6:	19 2f       	mov	r17, r25
    5cb8:	a8 86       	std	Y+8, r10	; 0x08
    5cba:	b9 86       	std	Y+9, r11	; 0x09
    5cbc:	ca 86       	std	Y+10, r12	; 0x0a
    5cbe:	db 86       	std	Y+11, r13	; 0x0b
    5cc0:	ec 86       	std	Y+12, r14	; 0x0c
    5cc2:	fd 86       	std	Y+13, r15	; 0x0d
    5cc4:	0e 87       	std	Y+14, r16	; 0x0e
    5cc6:	1f 87       	std	Y+15, r17	; 0x0f
	//учет високосных секунд
	secsFrom01012005TillNow += 24;
    5cc8:	a8 84       	ldd	r10, Y+8	; 0x08
    5cca:	b9 84       	ldd	r11, Y+9	; 0x09
    5ccc:	ca 84       	ldd	r12, Y+10	; 0x0a
    5cce:	db 84       	ldd	r13, Y+11	; 0x0b
    5cd0:	ec 84       	ldd	r14, Y+12	; 0x0c
    5cd2:	fd 84       	ldd	r15, Y+13	; 0x0d
    5cd4:	0e 85       	ldd	r16, Y+14	; 0x0e
    5cd6:	1f 85       	ldd	r17, Y+15	; 0x0f
    5cd8:	0f 2e       	mov	r0, r31
    5cda:	f8 e1       	ldi	r31, 0x18	; 24
    5cdc:	2f 2e       	mov	r2, r31
    5cde:	f0 2d       	mov	r31, r0
    5ce0:	33 24       	eor	r3, r3
    5ce2:	44 24       	eor	r4, r4
    5ce4:	55 24       	eor	r5, r5
    5ce6:	66 24       	eor	r6, r6
    5ce8:	77 24       	eor	r7, r7
    5cea:	88 24       	eor	r8, r8
    5cec:	99 24       	eor	r9, r9
    5cee:	2a 2d       	mov	r18, r10
    5cf0:	22 0d       	add	r18, r2
    5cf2:	e1 e0       	ldi	r30, 0x01	; 1
    5cf4:	2a 15       	cp	r18, r10
    5cf6:	08 f0       	brcs	.+2      	; 0x5cfa <GetFnavHzMismatch+0xc54>
    5cf8:	e0 e0       	ldi	r30, 0x00	; 0
    5cfa:	3b 2d       	mov	r19, r11
    5cfc:	33 0d       	add	r19, r3
    5cfe:	f1 e0       	ldi	r31, 0x01	; 1
    5d00:	3b 15       	cp	r19, r11
    5d02:	08 f0       	brcs	.+2      	; 0x5d06 <GetFnavHzMismatch+0xc60>
    5d04:	f0 e0       	ldi	r31, 0x00	; 0
    5d06:	e3 0f       	add	r30, r19
    5d08:	a1 e0       	ldi	r26, 0x01	; 1
    5d0a:	e3 17       	cp	r30, r19
    5d0c:	08 f0       	brcs	.+2      	; 0x5d10 <GetFnavHzMismatch+0xc6a>
    5d0e:	a0 e0       	ldi	r26, 0x00	; 0
    5d10:	fa 2b       	or	r31, r26
    5d12:	3e 2f       	mov	r19, r30
    5d14:	4c 2d       	mov	r20, r12
    5d16:	44 0d       	add	r20, r4
    5d18:	e1 e0       	ldi	r30, 0x01	; 1
    5d1a:	4c 15       	cp	r20, r12
    5d1c:	08 f0       	brcs	.+2      	; 0x5d20 <GetFnavHzMismatch+0xc7a>
    5d1e:	e0 e0       	ldi	r30, 0x00	; 0
    5d20:	f4 0f       	add	r31, r20
    5d22:	a1 e0       	ldi	r26, 0x01	; 1
    5d24:	f4 17       	cp	r31, r20
    5d26:	08 f0       	brcs	.+2      	; 0x5d2a <GetFnavHzMismatch+0xc84>
    5d28:	a0 e0       	ldi	r26, 0x00	; 0
    5d2a:	ea 2b       	or	r30, r26
    5d2c:	4f 2f       	mov	r20, r31
    5d2e:	5d 2d       	mov	r21, r13
    5d30:	55 0d       	add	r21, r5
    5d32:	f1 e0       	ldi	r31, 0x01	; 1
    5d34:	5d 15       	cp	r21, r13
    5d36:	08 f0       	brcs	.+2      	; 0x5d3a <GetFnavHzMismatch+0xc94>
    5d38:	f0 e0       	ldi	r31, 0x00	; 0
    5d3a:	e5 0f       	add	r30, r21
    5d3c:	a1 e0       	ldi	r26, 0x01	; 1
    5d3e:	e5 17       	cp	r30, r21
    5d40:	08 f0       	brcs	.+2      	; 0x5d44 <GetFnavHzMismatch+0xc9e>
    5d42:	a0 e0       	ldi	r26, 0x00	; 0
    5d44:	fa 2b       	or	r31, r26
    5d46:	5e 2f       	mov	r21, r30
    5d48:	6e 2d       	mov	r22, r14
    5d4a:	66 0d       	add	r22, r6
    5d4c:	e1 e0       	ldi	r30, 0x01	; 1
    5d4e:	6e 15       	cp	r22, r14
    5d50:	08 f0       	brcs	.+2      	; 0x5d54 <GetFnavHzMismatch+0xcae>
    5d52:	e0 e0       	ldi	r30, 0x00	; 0
    5d54:	f6 0f       	add	r31, r22
    5d56:	a1 e0       	ldi	r26, 0x01	; 1
    5d58:	f6 17       	cp	r31, r22
    5d5a:	08 f0       	brcs	.+2      	; 0x5d5e <GetFnavHzMismatch+0xcb8>
    5d5c:	a0 e0       	ldi	r26, 0x00	; 0
    5d5e:	ea 2b       	or	r30, r26
    5d60:	6f 2f       	mov	r22, r31
    5d62:	7f 2d       	mov	r23, r15
    5d64:	77 0d       	add	r23, r7
    5d66:	f1 e0       	ldi	r31, 0x01	; 1
    5d68:	7f 15       	cp	r23, r15
    5d6a:	08 f0       	brcs	.+2      	; 0x5d6e <GetFnavHzMismatch+0xcc8>
    5d6c:	f0 e0       	ldi	r31, 0x00	; 0
    5d6e:	e7 0f       	add	r30, r23
    5d70:	a1 e0       	ldi	r26, 0x01	; 1
    5d72:	e7 17       	cp	r30, r23
    5d74:	08 f0       	brcs	.+2      	; 0x5d78 <GetFnavHzMismatch+0xcd2>
    5d76:	a0 e0       	ldi	r26, 0x00	; 0
    5d78:	fa 2b       	or	r31, r26
    5d7a:	7e 2f       	mov	r23, r30
    5d7c:	80 2f       	mov	r24, r16
    5d7e:	88 0d       	add	r24, r8
    5d80:	e1 e0       	ldi	r30, 0x01	; 1
    5d82:	80 17       	cp	r24, r16
    5d84:	08 f0       	brcs	.+2      	; 0x5d88 <GetFnavHzMismatch+0xce2>
    5d86:	e0 e0       	ldi	r30, 0x00	; 0
    5d88:	f8 0f       	add	r31, r24
    5d8a:	a1 e0       	ldi	r26, 0x01	; 1
    5d8c:	f8 17       	cp	r31, r24
    5d8e:	08 f0       	brcs	.+2      	; 0x5d92 <GetFnavHzMismatch+0xcec>
    5d90:	a0 e0       	ldi	r26, 0x00	; 0
    5d92:	ea 2b       	or	r30, r26
    5d94:	8f 2f       	mov	r24, r31
    5d96:	91 2f       	mov	r25, r17
    5d98:	99 0d       	add	r25, r9
    5d9a:	e9 0f       	add	r30, r25
    5d9c:	9e 2f       	mov	r25, r30
    5d9e:	a2 2e       	mov	r10, r18
    5da0:	b3 2e       	mov	r11, r19
    5da2:	c4 2e       	mov	r12, r20
    5da4:	d5 2e       	mov	r13, r21
    5da6:	e6 2e       	mov	r14, r22
    5da8:	f7 2e       	mov	r15, r23
    5daa:	08 2f       	mov	r16, r24
    5dac:	19 2f       	mov	r17, r25
    5dae:	a8 86       	std	Y+8, r10	; 0x08
    5db0:	b9 86       	std	Y+9, r11	; 0x09
    5db2:	ca 86       	std	Y+10, r12	; 0x0a
    5db4:	db 86       	std	Y+11, r13	; 0x0b
    5db6:	ec 86       	std	Y+12, r14	; 0x0c
    5db8:	fd 86       	std	Y+13, r15	; 0x0d
    5dba:	0e 87       	std	Y+14, r16	; 0x0e
    5dbc:	1f 87       	std	Y+15, r17	; 0x0f
	//
	secsFrom01012005TillNow *= 1000000;
    5dbe:	a8 84       	ldd	r10, Y+8	; 0x08
    5dc0:	b9 84       	ldd	r11, Y+9	; 0x09
    5dc2:	ca 84       	ldd	r12, Y+10	; 0x0a
    5dc4:	db 84       	ldd	r13, Y+11	; 0x0b
    5dc6:	ec 84       	ldd	r14, Y+12	; 0x0c
    5dc8:	fd 84       	ldd	r15, Y+13	; 0x0d
    5dca:	0e 85       	ldd	r16, Y+14	; 0x0e
    5dcc:	1f 85       	ldd	r17, Y+15	; 0x0f
    5dce:	2a 2d       	mov	r18, r10
    5dd0:	3b 2d       	mov	r19, r11
    5dd2:	4c 2d       	mov	r20, r12
    5dd4:	5d 2d       	mov	r21, r13
    5dd6:	6e 2d       	mov	r22, r14
    5dd8:	7f 2d       	mov	r23, r15
    5dda:	80 2f       	mov	r24, r16
    5ddc:	91 2f       	mov	r25, r17
    5dde:	aa 24       	eor	r10, r10
    5de0:	68 94       	set
    5de2:	a6 f8       	bld	r10, 6
    5de4:	0f 2e       	mov	r0, r31
    5de6:	f2 e4       	ldi	r31, 0x42	; 66
    5de8:	bf 2e       	mov	r11, r31
    5dea:	f0 2d       	mov	r31, r0
    5dec:	0f 2e       	mov	r0, r31
    5dee:	ff e0       	ldi	r31, 0x0F	; 15
    5df0:	cf 2e       	mov	r12, r31
    5df2:	f0 2d       	mov	r31, r0
    5df4:	dd 24       	eor	r13, r13
    5df6:	ee 24       	eor	r14, r14
    5df8:	ff 24       	eor	r15, r15
    5dfa:	00 e0       	ldi	r16, 0x00	; 0
    5dfc:	10 e0       	ldi	r17, 0x00	; 0
    5dfe:	0e 94 22 30 	call	0x6044	; 0x6044 <__muldi3>
    5e02:	a2 2e       	mov	r10, r18
    5e04:	b3 2e       	mov	r11, r19
    5e06:	c4 2e       	mov	r12, r20
    5e08:	d5 2e       	mov	r13, r21
    5e0a:	e6 2e       	mov	r14, r22
    5e0c:	f7 2e       	mov	r15, r23
    5e0e:	08 2f       	mov	r16, r24
    5e10:	19 2f       	mov	r17, r25
    5e12:	2a 2d       	mov	r18, r10
    5e14:	3b 2d       	mov	r19, r11
    5e16:	4c 2d       	mov	r20, r12
    5e18:	5d 2d       	mov	r21, r13
    5e1a:	6e 2d       	mov	r22, r14
    5e1c:	7f 2d       	mov	r23, r15
    5e1e:	80 2f       	mov	r24, r16
    5e20:	91 2f       	mov	r25, r17
    5e22:	28 87       	std	Y+8, r18	; 0x08
    5e24:	39 87       	std	Y+9, r19	; 0x09
    5e26:	4a 87       	std	Y+10, r20	; 0x0a
    5e28:	5b 87       	std	Y+11, r21	; 0x0b
    5e2a:	6c 87       	std	Y+12, r22	; 0x0c
    5e2c:	7d 87       	std	Y+13, r23	; 0x0d
    5e2e:	8e 87       	std	Y+14, r24	; 0x0e
    5e30:	9f 87       	std	Y+15, r25	; 0x0f
	unsigned long remainder = secsFrom01012005TillNow % diagramStruct.Tpack;
    5e32:	a8 84       	ldd	r10, Y+8	; 0x08
    5e34:	b9 84       	ldd	r11, Y+9	; 0x09
    5e36:	ca 84       	ldd	r12, Y+10	; 0x0a
    5e38:	db 84       	ldd	r13, Y+11	; 0x0b
    5e3a:	ec 84       	ldd	r14, Y+12	; 0x0c
    5e3c:	fd 84       	ldd	r15, Y+13	; 0x0d
    5e3e:	0e 85       	ldd	r16, Y+14	; 0x0e
    5e40:	1f 85       	ldd	r17, Y+15	; 0x0f
    5e42:	80 91 e3 27 	lds	r24, 0x27E3
    5e46:	90 91 e4 27 	lds	r25, 0x27E4
    5e4a:	a0 91 e5 27 	lds	r26, 0x27E5
    5e4e:	b0 91 e6 27 	lds	r27, 0x27E6
    5e52:	1c 01       	movw	r2, r24
    5e54:	2d 01       	movw	r4, r26
    5e56:	66 24       	eor	r6, r6
    5e58:	77 24       	eor	r7, r7
    5e5a:	43 01       	movw	r8, r6
    5e5c:	2a 2d       	mov	r18, r10
    5e5e:	3b 2d       	mov	r19, r11
    5e60:	4c 2d       	mov	r20, r12
    5e62:	5d 2d       	mov	r21, r13
    5e64:	6e 2d       	mov	r22, r14
    5e66:	7f 2d       	mov	r23, r15
    5e68:	80 2f       	mov	r24, r16
    5e6a:	91 2f       	mov	r25, r17
    5e6c:	a2 2c       	mov	r10, r2
    5e6e:	b3 2c       	mov	r11, r3
    5e70:	c4 2c       	mov	r12, r4
    5e72:	d5 2c       	mov	r13, r5
    5e74:	e6 2c       	mov	r14, r6
    5e76:	f7 2c       	mov	r15, r7
    5e78:	08 2d       	mov	r16, r8
    5e7a:	19 2d       	mov	r17, r9
    5e7c:	0e 94 69 31 	call	0x62d2	; 0x62d2 <__umoddi3>
    5e80:	a2 2e       	mov	r10, r18
    5e82:	b3 2e       	mov	r11, r19
    5e84:	c4 2e       	mov	r12, r20
    5e86:	d5 2e       	mov	r13, r21
    5e88:	e6 2e       	mov	r14, r22
    5e8a:	f7 2e       	mov	r15, r23
    5e8c:	08 2f       	mov	r16, r24
    5e8e:	19 2f       	mov	r17, r25
    5e90:	2a 2d       	mov	r18, r10
    5e92:	3b 2d       	mov	r19, r11
    5e94:	4c 2d       	mov	r20, r12
    5e96:	5d 2d       	mov	r21, r13
    5e98:	6e 2d       	mov	r22, r14
    5e9a:	7f 2d       	mov	r23, r15
    5e9c:	80 2f       	mov	r24, r16
    5e9e:	91 2f       	mov	r25, r17
    5ea0:	2c 83       	std	Y+4, r18	; 0x04
    5ea2:	3d 83       	std	Y+5, r19	; 0x05
    5ea4:	4e 83       	std	Y+6, r20	; 0x06
    5ea6:	5f 83       	std	Y+7, r21	; 0x07
	//получим остаток в тиках таймера. в отрезках по 200 нс
	remainder *= 5;
    5ea8:	2c 81       	ldd	r18, Y+4	; 0x04
    5eaa:	3d 81       	ldd	r19, Y+5	; 0x05
    5eac:	4e 81       	ldd	r20, Y+6	; 0x06
    5eae:	5f 81       	ldd	r21, Y+7	; 0x07
    5eb0:	da 01       	movw	r26, r20
    5eb2:	c9 01       	movw	r24, r18
    5eb4:	88 0f       	add	r24, r24
    5eb6:	99 1f       	adc	r25, r25
    5eb8:	aa 1f       	adc	r26, r26
    5eba:	bb 1f       	adc	r27, r27
    5ebc:	88 0f       	add	r24, r24
    5ebe:	99 1f       	adc	r25, r25
    5ec0:	aa 1f       	adc	r26, r26
    5ec2:	bb 1f       	adc	r27, r27
    5ec4:	82 0f       	add	r24, r18
    5ec6:	93 1f       	adc	r25, r19
    5ec8:	a4 1f       	adc	r26, r20
    5eca:	b5 1f       	adc	r27, r21
    5ecc:	8c 83       	std	Y+4, r24	; 0x04
    5ece:	9d 83       	std	Y+5, r25	; 0x05
    5ed0:	ae 83       	std	Y+6, r26	; 0x06
    5ed2:	bf 83       	std	Y+7, r27	; 0x07
	
	return remainder;
    5ed4:	8c 81       	ldd	r24, Y+4	; 0x04
    5ed6:	9d 81       	ldd	r25, Y+5	; 0x05
    5ed8:	ae 81       	ldd	r26, Y+6	; 0x06
    5eda:	bf 81       	ldd	r27, Y+7	; 0x07
	
}
    5edc:	bc 01       	movw	r22, r24
    5ede:	cd 01       	movw	r24, r26
    5ee0:	eb 96       	adiw	r28, 0x3b	; 59
    5ee2:	cd bf       	out	0x3d, r28	; 61
    5ee4:	de bf       	out	0x3e, r29	; 62
    5ee6:	df 91       	pop	r29
    5ee8:	cf 91       	pop	r28
    5eea:	1f 91       	pop	r17
    5eec:	0f 91       	pop	r16
    5eee:	ff 90       	pop	r15
    5ef0:	ef 90       	pop	r14
    5ef2:	df 90       	pop	r13
    5ef4:	cf 90       	pop	r12
    5ef6:	bf 90       	pop	r11
    5ef8:	af 90       	pop	r10
    5efa:	9f 90       	pop	r9
    5efc:	8f 90       	pop	r8
    5efe:	7f 90       	pop	r7
    5f00:	6f 90       	pop	r6
    5f02:	5f 90       	pop	r5
    5f04:	4f 90       	pop	r4
    5f06:	3f 90       	pop	r3
    5f08:	2f 90       	pop	r2
    5f0a:	08 95       	ret

00005f0c <ShiftDiagram>:

void ShiftDiagram(unsigned long ticks){
    5f0c:	cf 93       	push	r28
    5f0e:	df 93       	push	r29
    5f10:	00 d0       	rcall	.+0      	; 0x5f12 <ShiftDiagram+0x6>
    5f12:	0f 92       	push	r0
    5f14:	cd b7       	in	r28, 0x3d	; 61
    5f16:	de b7       	in	r29, 0x3e	; 62
    5f18:	69 83       	std	Y+1, r22	; 0x01
    5f1a:	7a 83       	std	Y+2, r23	; 0x02
    5f1c:	8b 83       	std	Y+3, r24	; 0x03
    5f1e:	9c 83       	std	Y+4, r25	; 0x04
	workStruct.totalTicks = ticks;
    5f20:	89 81       	ldd	r24, Y+1	; 0x01
    5f22:	9a 81       	ldd	r25, Y+2	; 0x02
    5f24:	ab 81       	ldd	r26, Y+3	; 0x03
    5f26:	bc 81       	ldd	r27, Y+4	; 0x04
    5f28:	80 93 49 28 	sts	0x2849, r24
    5f2c:	90 93 4a 28 	sts	0x284A, r25
    5f30:	a0 93 4b 28 	sts	0x284B, r26
    5f34:	b0 93 4c 28 	sts	0x284C, r27
	workStruct.shiftDone = false;
    5f38:	10 92 5f 28 	sts	0x285F, r1
    5f3c:	10 92 60 28 	sts	0x2860, r1
}
    5f40:	24 96       	adiw	r28, 0x04	; 4
    5f42:	cd bf       	out	0x3d, r28	; 61
    5f44:	de bf       	out	0x3e, r29	; 62
    5f46:	df 91       	pop	r29
    5f48:	cf 91       	pop	r28
    5f4a:	08 95       	ret

00005f4c <ShiftServer>:

void ShiftServer(){
    5f4c:	cf 93       	push	r28
    5f4e:	df 93       	push	r29
    5f50:	cd b7       	in	r28, 0x3d	; 61
    5f52:	de b7       	in	r29, 0x3e	; 62
	if(workStruct.totalTicks != 0 && workStruct.ticks == 0 && workStruct.ticksSec == 0){
    5f54:	80 91 49 28 	lds	r24, 0x2849
    5f58:	90 91 4a 28 	lds	r25, 0x284A
    5f5c:	a0 91 4b 28 	lds	r26, 0x284B
    5f60:	b0 91 4c 28 	lds	r27, 0x284C
    5f64:	00 97       	sbiw	r24, 0x00	; 0
    5f66:	a1 05       	cpc	r26, r1
    5f68:	b1 05       	cpc	r27, r1
    5f6a:	09 f4       	brne	.+2      	; 0x5f6e <ShiftServer+0x22>
    5f6c:	4a c0       	rjmp	.+148    	; 0x6002 <ShiftServer+0xb6>
    5f6e:	80 91 4d 28 	lds	r24, 0x284D
    5f72:	90 91 4e 28 	lds	r25, 0x284E
    5f76:	a0 91 4f 28 	lds	r26, 0x284F
    5f7a:	b0 91 50 28 	lds	r27, 0x2850
    5f7e:	00 97       	sbiw	r24, 0x00	; 0
    5f80:	a1 05       	cpc	r26, r1
    5f82:	b1 05       	cpc	r27, r1
    5f84:	09 f0       	breq	.+2      	; 0x5f88 <ShiftServer+0x3c>
    5f86:	3d c0       	rjmp	.+122    	; 0x6002 <ShiftServer+0xb6>
    5f88:	80 91 55 28 	lds	r24, 0x2855
    5f8c:	90 91 56 28 	lds	r25, 0x2856
    5f90:	a0 91 57 28 	lds	r26, 0x2857
    5f94:	b0 91 58 28 	lds	r27, 0x2858
    5f98:	00 97       	sbiw	r24, 0x00	; 0
    5f9a:	a1 05       	cpc	r26, r1
    5f9c:	b1 05       	cpc	r27, r1
    5f9e:	89 f5       	brne	.+98     	; 0x6002 <ShiftServer+0xb6>
		//рассчитаем кол-во тиков на которые сдвинуть шкалу
		workStruct.shift = false;
    5fa0:	10 92 51 28 	sts	0x2851, r1
    5fa4:	10 92 52 28 	sts	0x2852, r1
		workStruct.shiftSec = false;
    5fa8:	10 92 59 28 	sts	0x2859, r1
    5fac:	10 92 5a 28 	sts	0x285A, r1
		workStruct.ticks = workStruct.totalTicks;
    5fb0:	80 91 49 28 	lds	r24, 0x2849
    5fb4:	90 91 4a 28 	lds	r25, 0x284A
    5fb8:	a0 91 4b 28 	lds	r26, 0x284B
    5fbc:	b0 91 4c 28 	lds	r27, 0x284C
    5fc0:	80 93 4d 28 	sts	0x284D, r24
    5fc4:	90 93 4e 28 	sts	0x284E, r25
    5fc8:	a0 93 4f 28 	sts	0x284F, r26
    5fcc:	b0 93 50 28 	sts	0x2850, r27
		workStruct.ticksSec = workStruct.totalTicks;
    5fd0:	80 91 49 28 	lds	r24, 0x2849
    5fd4:	90 91 4a 28 	lds	r25, 0x284A
    5fd8:	a0 91 4b 28 	lds	r26, 0x284B
    5fdc:	b0 91 4c 28 	lds	r27, 0x284C
    5fe0:	80 93 55 28 	sts	0x2855, r24
    5fe4:	90 93 56 28 	sts	0x2856, r25
    5fe8:	a0 93 57 28 	sts	0x2857, r26
    5fec:	b0 93 58 28 	sts	0x2858, r27
		workStruct.totalTicks = 0;
    5ff0:	10 92 49 28 	sts	0x2849, r1
    5ff4:	10 92 4a 28 	sts	0x284A, r1
    5ff8:	10 92 4b 28 	sts	0x284B, r1
    5ffc:	10 92 4c 28 	sts	0x284C, r1
    6000:	1e c0       	rjmp	.+60     	; 0x603e <ShiftServer+0xf2>
	}else if(workStruct.ticks == 0 && workStruct.ticksSec == 0){
    6002:	80 91 4d 28 	lds	r24, 0x284D
    6006:	90 91 4e 28 	lds	r25, 0x284E
    600a:	a0 91 4f 28 	lds	r26, 0x284F
    600e:	b0 91 50 28 	lds	r27, 0x2850
    6012:	00 97       	sbiw	r24, 0x00	; 0
    6014:	a1 05       	cpc	r26, r1
    6016:	b1 05       	cpc	r27, r1
    6018:	91 f4       	brne	.+36     	; 0x603e <ShiftServer+0xf2>
    601a:	80 91 55 28 	lds	r24, 0x2855
    601e:	90 91 56 28 	lds	r25, 0x2856
    6022:	a0 91 57 28 	lds	r26, 0x2857
    6026:	b0 91 58 28 	lds	r27, 0x2858
    602a:	00 97       	sbiw	r24, 0x00	; 0
    602c:	a1 05       	cpc	r26, r1
    602e:	b1 05       	cpc	r27, r1
    6030:	31 f4       	brne	.+12     	; 0x603e <ShiftServer+0xf2>
		workStruct.shiftDone = true;
    6032:	81 e0       	ldi	r24, 0x01	; 1
    6034:	90 e0       	ldi	r25, 0x00	; 0
    6036:	80 93 5f 28 	sts	0x285F, r24
    603a:	90 93 60 28 	sts	0x2860, r25
	}
    603e:	df 91       	pop	r29
    6040:	cf 91       	pop	r28
    6042:	08 95       	ret

00006044 <__muldi3>:
    6044:	a0 e3       	ldi	r26, 0x30	; 48
    6046:	b0 e0       	ldi	r27, 0x00	; 0
    6048:	e8 e2       	ldi	r30, 0x28	; 40
    604a:	f0 e3       	ldi	r31, 0x30	; 48
    604c:	0c 94 14 3a 	jmp	0x7428	; 0x7428 <__prologue_saves__+0x4>
    6050:	29 8f       	std	Y+25, r18	; 0x19
    6052:	3a 8f       	std	Y+26, r19	; 0x1a
    6054:	4b 8f       	std	Y+27, r20	; 0x1b
    6056:	5c 8f       	std	Y+28, r21	; 0x1c
    6058:	6d 8f       	std	Y+29, r22	; 0x1d
    605a:	7e 8f       	std	Y+30, r23	; 0x1e
    605c:	8f 8f       	std	Y+31, r24	; 0x1f
    605e:	98 a3       	lds	r25, 0x58
    6060:	a9 8a       	std	Y+17, r10	; 0x11
    6062:	ba 8a       	std	Y+18, r11	; 0x12
    6064:	cb 8a       	std	Y+19, r12	; 0x13
    6066:	dc 8a       	std	Y+20, r13	; 0x14
    6068:	ed 8a       	std	Y+21, r14	; 0x15
    606a:	fe 8a       	std	Y+22, r15	; 0x16
    606c:	0f 8b       	std	Y+23, r16	; 0x17
    606e:	18 8f       	std	Y+24, r17	; 0x18
    6070:	09 8d       	ldd	r16, Y+25	; 0x19
    6072:	1a 8d       	ldd	r17, Y+26	; 0x1a
    6074:	2b 8d       	ldd	r18, Y+27	; 0x1b
    6076:	3c 8d       	ldd	r19, Y+28	; 0x1c
    6078:	09 a3       	lds	r16, 0x59
    607a:	1a a3       	lds	r17, 0x5a
    607c:	2b a3       	lds	r18, 0x5b
    607e:	3c a3       	lds	r19, 0x5c
    6080:	68 01       	movw	r12, r16
    6082:	79 01       	movw	r14, r18
    6084:	8f ef       	ldi	r24, 0xFF	; 255
    6086:	9f ef       	ldi	r25, 0xFF	; 255
    6088:	a0 e0       	ldi	r26, 0x00	; 0
    608a:	b0 e0       	ldi	r27, 0x00	; 0
    608c:	c8 22       	and	r12, r24
    608e:	d9 22       	and	r13, r25
    6090:	ea 22       	and	r14, r26
    6092:	fb 22       	and	r15, r27
    6094:	89 01       	movw	r16, r18
    6096:	22 27       	eor	r18, r18
    6098:	33 27       	eor	r19, r19
    609a:	09 a7       	lds	r16, 0x79
    609c:	1a a7       	lds	r17, 0x7a
    609e:	2b a7       	lds	r18, 0x7b
    60a0:	3c a7       	lds	r19, 0x7c
    60a2:	09 89       	ldd	r16, Y+17	; 0x11
    60a4:	1a 89       	ldd	r17, Y+18	; 0x12
    60a6:	2b 89       	ldd	r18, Y+19	; 0x13
    60a8:	3c 89       	ldd	r19, Y+20	; 0x14
    60aa:	0d a3       	lds	r16, 0x5d
    60ac:	1e a3       	lds	r17, 0x5e
    60ae:	2f a3       	lds	r18, 0x5f
    60b0:	38 a7       	lds	r19, 0x78
    60b2:	48 01       	movw	r8, r16
    60b4:	59 01       	movw	r10, r18
    60b6:	88 22       	and	r8, r24
    60b8:	99 22       	and	r9, r25
    60ba:	aa 22       	and	r10, r26
    60bc:	bb 22       	and	r11, r27
    60be:	29 01       	movw	r4, r18
    60c0:	66 24       	eor	r6, r6
    60c2:	77 24       	eor	r7, r7
    60c4:	c5 01       	movw	r24, r10
    60c6:	b4 01       	movw	r22, r8
    60c8:	a7 01       	movw	r20, r14
    60ca:	96 01       	movw	r18, r12
    60cc:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    60d0:	6d a7       	lds	r22, 0x7d
    60d2:	7e a7       	lds	r23, 0x7e
    60d4:	8f a7       	lds	r24, 0x7f
    60d6:	98 ab       	sts	0x58, r25
    60d8:	c3 01       	movw	r24, r6
    60da:	b2 01       	movw	r22, r4
    60dc:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    60e0:	6b 01       	movw	r12, r22
    60e2:	7c 01       	movw	r14, r24
    60e4:	c5 01       	movw	r24, r10
    60e6:	b4 01       	movw	r22, r8
    60e8:	29 a5       	lds	r18, 0x69
    60ea:	3a a5       	lds	r19, 0x6a
    60ec:	4b a5       	lds	r20, 0x6b
    60ee:	5c a5       	lds	r21, 0x6c
    60f0:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    60f4:	4b 01       	movw	r8, r22
    60f6:	5c 01       	movw	r10, r24
    60f8:	c3 01       	movw	r24, r6
    60fa:	b2 01       	movw	r22, r4
    60fc:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6100:	ab 01       	movw	r20, r22
    6102:	bc 01       	movw	r22, r24
    6104:	c8 0c       	add	r12, r8
    6106:	d9 1c       	adc	r13, r9
    6108:	ea 1c       	adc	r14, r10
    610a:	fb 1c       	adc	r15, r11
    610c:	0d a5       	lds	r16, 0x6d
    610e:	1e a5       	lds	r17, 0x6e
    6110:	2f a5       	lds	r18, 0x6f
    6112:	38 a9       	sts	0x48, r19
    6114:	c9 01       	movw	r24, r18
    6116:	aa 27       	eor	r26, r26
    6118:	bb 27       	eor	r27, r27
    611a:	c8 0e       	add	r12, r24
    611c:	d9 1e       	adc	r13, r25
    611e:	ea 1e       	adc	r14, r26
    6120:	fb 1e       	adc	r15, r27
    6122:	c8 14       	cp	r12, r8
    6124:	d9 04       	cpc	r13, r9
    6126:	ea 04       	cpc	r14, r10
    6128:	fb 04       	cpc	r15, r11
    612a:	20 f4       	brcc	.+8      	; 0x6134 <__muldi3+0xf0>
    612c:	40 50       	subi	r20, 0x00	; 0
    612e:	50 40       	sbci	r21, 0x00	; 0
    6130:	6f 4f       	sbci	r22, 0xFF	; 255
    6132:	7f 4f       	sbci	r23, 0xFF	; 255
    6134:	c7 01       	movw	r24, r14
    6136:	aa 27       	eor	r26, r26
    6138:	bb 27       	eor	r27, r27
    613a:	84 0f       	add	r24, r20
    613c:	95 1f       	adc	r25, r21
    613e:	a6 1f       	adc	r26, r22
    6140:	b7 1f       	adc	r27, r23
    6142:	8d 83       	std	Y+5, r24	; 0x05
    6144:	9e 83       	std	Y+6, r25	; 0x06
    6146:	af 83       	std	Y+7, r26	; 0x07
    6148:	b8 87       	std	Y+8, r27	; 0x08
    614a:	76 01       	movw	r14, r12
    614c:	dd 24       	eor	r13, r13
    614e:	cc 24       	eor	r12, r12
    6150:	4d a5       	lds	r20, 0x6d
    6152:	5e a5       	lds	r21, 0x6e
    6154:	6f a5       	lds	r22, 0x6f
    6156:	78 a9       	sts	0x48, r23
    6158:	60 70       	andi	r22, 0x00	; 0
    615a:	70 70       	andi	r23, 0x00	; 0
    615c:	c4 0e       	add	r12, r20
    615e:	d5 1e       	adc	r13, r21
    6160:	e6 1e       	adc	r14, r22
    6162:	f7 1e       	adc	r15, r23
    6164:	c9 82       	std	Y+1, r12	; 0x01
    6166:	da 82       	std	Y+2, r13	; 0x02
    6168:	eb 82       	std	Y+3, r14	; 0x03
    616a:	fc 82       	std	Y+4, r15	; 0x04
    616c:	1c 2d       	mov	r17, r12
    616e:	0a 81       	ldd	r16, Y+2	; 0x02
    6170:	8b 80       	ldd	r8, Y+3	; 0x03
    6172:	4c 80       	ldd	r4, Y+4	; 0x04
    6174:	8d 87       	std	Y+13, r24	; 0x0d
    6176:	8e 81       	ldd	r24, Y+6	; 0x06
    6178:	8e 87       	std	Y+14, r24	; 0x0e
    617a:	8f 81       	ldd	r24, Y+7	; 0x07
    617c:	8f 87       	std	Y+15, r24	; 0x0f
    617e:	88 85       	ldd	r24, Y+8	; 0x08
    6180:	88 8b       	std	Y+16, r24	; 0x10
    6182:	2d 89       	ldd	r18, Y+21	; 0x15
    6184:	3e 89       	ldd	r19, Y+22	; 0x16
    6186:	4f 89       	ldd	r20, Y+23	; 0x17
    6188:	58 8d       	ldd	r21, Y+24	; 0x18
    618a:	69 a1       	lds	r22, 0x49
    618c:	7a a1       	lds	r23, 0x4a
    618e:	8b a1       	lds	r24, 0x4b
    6190:	9c a1       	lds	r25, 0x4c
    6192:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6196:	6b 01       	movw	r12, r22
    6198:	7c 01       	movw	r14, r24
    619a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    619c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    619e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    61a0:	58 a1       	lds	r21, 0x48
    61a2:	6d a1       	lds	r22, 0x4d
    61a4:	7e a1       	lds	r23, 0x4e
    61a6:	8f a1       	lds	r24, 0x4f
    61a8:	98 a5       	lds	r25, 0x68
    61aa:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    61ae:	dc 01       	movw	r26, r24
    61b0:	cb 01       	movw	r24, r22
    61b2:	c8 0e       	add	r12, r24
    61b4:	d9 1e       	adc	r13, r25
    61b6:	ea 1e       	adc	r14, r26
    61b8:	fb 1e       	adc	r15, r27
    61ba:	8d 85       	ldd	r24, Y+13	; 0x0d
    61bc:	9e 85       	ldd	r25, Y+14	; 0x0e
    61be:	af 85       	ldd	r26, Y+15	; 0x0f
    61c0:	b8 89       	ldd	r27, Y+16	; 0x10
    61c2:	8c 0d       	add	r24, r12
    61c4:	9d 1d       	adc	r25, r13
    61c6:	ae 1d       	adc	r26, r14
    61c8:	bf 1d       	adc	r27, r15
    61ca:	8d 87       	std	Y+13, r24	; 0x0d
    61cc:	9e 87       	std	Y+14, r25	; 0x0e
    61ce:	af 87       	std	Y+15, r26	; 0x0f
    61d0:	b8 8b       	std	Y+16, r27	; 0x10
    61d2:	68 2f       	mov	r22, r24
    61d4:	7e 85       	ldd	r23, Y+14	; 0x0e
    61d6:	21 2f       	mov	r18, r17
    61d8:	30 2f       	mov	r19, r16
    61da:	48 2d       	mov	r20, r8
    61dc:	54 2d       	mov	r21, r4
    61de:	8f 85       	ldd	r24, Y+15	; 0x0f
    61e0:	98 89       	ldd	r25, Y+16	; 0x10
    61e2:	e0 96       	adiw	r28, 0x30	; 48
    61e4:	e0 e1       	ldi	r30, 0x10	; 16
    61e6:	0c 94 2d 3a 	jmp	0x745a	; 0x745a <__epilogue_restores__+0x4>

000061ea <__ashldi3>:
    61ea:	cf 92       	push	r12
    61ec:	df 92       	push	r13
    61ee:	ef 92       	push	r14
    61f0:	ff 92       	push	r15
    61f2:	0f 93       	push	r16
    61f4:	cf 93       	push	r28
    61f6:	df 93       	push	r29
    61f8:	cd b7       	in	r28, 0x3d	; 61
    61fa:	de b7       	in	r29, 0x3e	; 62
    61fc:	60 97       	sbiw	r28, 0x10	; 16
    61fe:	cd bf       	out	0x3d, r28	; 61
    6200:	de bf       	out	0x3e, r29	; 62
    6202:	00 23       	and	r16, r16
    6204:	09 f4       	brne	.+2      	; 0x6208 <__ashldi3+0x1e>
    6206:	5a c0       	rjmp	.+180    	; 0x62bc <__ashldi3+0xd2>
    6208:	29 87       	std	Y+9, r18	; 0x09
    620a:	3a 87       	std	Y+10, r19	; 0x0a
    620c:	4b 87       	std	Y+11, r20	; 0x0b
    620e:	5c 87       	std	Y+12, r21	; 0x0c
    6210:	6d 87       	std	Y+13, r22	; 0x0d
    6212:	7e 87       	std	Y+14, r23	; 0x0e
    6214:	8f 87       	std	Y+15, r24	; 0x0f
    6216:	98 8b       	std	Y+16, r25	; 0x10
    6218:	80 e2       	ldi	r24, 0x20	; 32
    621a:	80 1b       	sub	r24, r16
    621c:	49 85       	ldd	r20, Y+9	; 0x09
    621e:	5a 85       	ldd	r21, Y+10	; 0x0a
    6220:	6b 85       	ldd	r22, Y+11	; 0x0b
    6222:	7c 85       	ldd	r23, Y+12	; 0x0c
    6224:	18 16       	cp	r1, r24
    6226:	b4 f0       	brlt	.+44     	; 0x6254 <__ashldi3+0x6a>
    6228:	19 82       	std	Y+1, r1	; 0x01
    622a:	1a 82       	std	Y+2, r1	; 0x02
    622c:	1b 82       	std	Y+3, r1	; 0x03
    622e:	1c 82       	std	Y+4, r1	; 0x04
    6230:	99 27       	eor	r25, r25
    6232:	87 fd       	sbrc	r24, 7
    6234:	90 95       	com	r25
    6236:	90 95       	com	r25
    6238:	81 95       	neg	r24
    623a:	9f 4f       	sbci	r25, 0xFF	; 255
    623c:	04 c0       	rjmp	.+8      	; 0x6246 <__ashldi3+0x5c>
    623e:	44 0f       	add	r20, r20
    6240:	55 1f       	adc	r21, r21
    6242:	66 1f       	adc	r22, r22
    6244:	77 1f       	adc	r23, r23
    6246:	8a 95       	dec	r24
    6248:	d2 f7       	brpl	.-12     	; 0x623e <__ashldi3+0x54>
    624a:	4d 83       	std	Y+5, r20	; 0x05
    624c:	5e 83       	std	Y+6, r21	; 0x06
    624e:	6f 83       	std	Y+7, r22	; 0x07
    6250:	78 87       	std	Y+8, r23	; 0x08
    6252:	2c c0       	rjmp	.+88     	; 0x62ac <__ashldi3+0xc2>
    6254:	6a 01       	movw	r12, r20
    6256:	7b 01       	movw	r14, r22
    6258:	00 2e       	mov	r0, r16
    625a:	04 c0       	rjmp	.+8      	; 0x6264 <__ashldi3+0x7a>
    625c:	cc 0c       	add	r12, r12
    625e:	dd 1c       	adc	r13, r13
    6260:	ee 1c       	adc	r14, r14
    6262:	ff 1c       	adc	r15, r15
    6264:	0a 94       	dec	r0
    6266:	d2 f7       	brpl	.-12     	; 0x625c <__ashldi3+0x72>
    6268:	c9 82       	std	Y+1, r12	; 0x01
    626a:	da 82       	std	Y+2, r13	; 0x02
    626c:	eb 82       	std	Y+3, r14	; 0x03
    626e:	fc 82       	std	Y+4, r15	; 0x04
    6270:	6a 01       	movw	r12, r20
    6272:	7b 01       	movw	r14, r22
    6274:	04 c0       	rjmp	.+8      	; 0x627e <__ashldi3+0x94>
    6276:	f6 94       	lsr	r15
    6278:	e7 94       	ror	r14
    627a:	d7 94       	ror	r13
    627c:	c7 94       	ror	r12
    627e:	8a 95       	dec	r24
    6280:	d2 f7       	brpl	.-12     	; 0x6276 <__ashldi3+0x8c>
    6282:	d7 01       	movw	r26, r14
    6284:	c6 01       	movw	r24, r12
    6286:	4d 85       	ldd	r20, Y+13	; 0x0d
    6288:	5e 85       	ldd	r21, Y+14	; 0x0e
    628a:	6f 85       	ldd	r22, Y+15	; 0x0f
    628c:	78 89       	ldd	r23, Y+16	; 0x10
    628e:	04 c0       	rjmp	.+8      	; 0x6298 <__ashldi3+0xae>
    6290:	44 0f       	add	r20, r20
    6292:	55 1f       	adc	r21, r21
    6294:	66 1f       	adc	r22, r22
    6296:	77 1f       	adc	r23, r23
    6298:	0a 95       	dec	r16
    629a:	d2 f7       	brpl	.-12     	; 0x6290 <__ashldi3+0xa6>
    629c:	84 2b       	or	r24, r20
    629e:	95 2b       	or	r25, r21
    62a0:	a6 2b       	or	r26, r22
    62a2:	b7 2b       	or	r27, r23
    62a4:	8d 83       	std	Y+5, r24	; 0x05
    62a6:	9e 83       	std	Y+6, r25	; 0x06
    62a8:	af 83       	std	Y+7, r26	; 0x07
    62aa:	b8 87       	std	Y+8, r27	; 0x08
    62ac:	29 81       	ldd	r18, Y+1	; 0x01
    62ae:	3a 81       	ldd	r19, Y+2	; 0x02
    62b0:	4b 81       	ldd	r20, Y+3	; 0x03
    62b2:	5c 81       	ldd	r21, Y+4	; 0x04
    62b4:	6d 81       	ldd	r22, Y+5	; 0x05
    62b6:	7e 81       	ldd	r23, Y+6	; 0x06
    62b8:	8f 81       	ldd	r24, Y+7	; 0x07
    62ba:	98 85       	ldd	r25, Y+8	; 0x08
    62bc:	60 96       	adiw	r28, 0x10	; 16
    62be:	cd bf       	out	0x3d, r28	; 61
    62c0:	de bf       	out	0x3e, r29	; 62
    62c2:	df 91       	pop	r29
    62c4:	cf 91       	pop	r28
    62c6:	0f 91       	pop	r16
    62c8:	ff 90       	pop	r15
    62ca:	ef 90       	pop	r14
    62cc:	df 90       	pop	r13
    62ce:	cf 90       	pop	r12
    62d0:	08 95       	ret

000062d2 <__umoddi3>:
    62d2:	a4 e3       	ldi	r26, 0x34	; 52
    62d4:	b0 e0       	ldi	r27, 0x00	; 0
    62d6:	ef e6       	ldi	r30, 0x6F	; 111
    62d8:	f1 e3       	ldi	r31, 0x31	; 49
    62da:	0c 94 12 3a 	jmp	0x7424	; 0x7424 <__prologue_saves__>
    62de:	f8 2f       	mov	r31, r24
    62e0:	e9 2f       	mov	r30, r25
    62e2:	a9 86       	std	Y+9, r10	; 0x09
    62e4:	ba 86       	std	Y+10, r11	; 0x0a
    62e6:	cb 86       	std	Y+11, r12	; 0x0b
    62e8:	dc 86       	std	Y+12, r13	; 0x0c
    62ea:	ed 86       	std	Y+13, r14	; 0x0d
    62ec:	fe 86       	std	Y+14, r15	; 0x0e
    62ee:	0f 87       	std	Y+15, r16	; 0x0f
    62f0:	18 8b       	std	Y+16, r17	; 0x10
    62f2:	89 84       	ldd	r8, Y+9	; 0x09
    62f4:	9a 84       	ldd	r9, Y+10	; 0x0a
    62f6:	ab 84       	ldd	r10, Y+11	; 0x0b
    62f8:	bc 84       	ldd	r11, Y+12	; 0x0c
    62fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    62fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    62fe:	af 85       	ldd	r26, Y+15	; 0x0f
    6300:	b8 89       	ldd	r27, Y+16	; 0x10
    6302:	29 8f       	std	Y+25, r18	; 0x19
    6304:	3a 8f       	std	Y+26, r19	; 0x1a
    6306:	4b 8f       	std	Y+27, r20	; 0x1b
    6308:	5c 8f       	std	Y+28, r21	; 0x1c
    630a:	6b 01       	movw	r12, r22
    630c:	ef 2e       	mov	r14, r31
    630e:	fe 2e       	mov	r15, r30
    6310:	00 97       	sbiw	r24, 0x00	; 0
    6312:	a1 05       	cpc	r26, r1
    6314:	b1 05       	cpc	r27, r1
    6316:	09 f0       	breq	.+2      	; 0x631a <__umoddi3+0x48>
    6318:	a2 c2       	rjmp	.+1348   	; 0x685e <__umoddi3+0x58c>
    631a:	c8 14       	cp	r12, r8
    631c:	d9 04       	cpc	r13, r9
    631e:	ea 04       	cpc	r14, r10
    6320:	fb 04       	cpc	r15, r11
    6322:	08 f0       	brcs	.+2      	; 0x6326 <__umoddi3+0x54>
    6324:	87 c0       	rjmp	.+270    	; 0x6434 <__umoddi3+0x162>
    6326:	00 e0       	ldi	r16, 0x00	; 0
    6328:	80 16       	cp	r8, r16
    632a:	00 e0       	ldi	r16, 0x00	; 0
    632c:	90 06       	cpc	r9, r16
    632e:	01 e0       	ldi	r16, 0x01	; 1
    6330:	a0 06       	cpc	r10, r16
    6332:	00 e0       	ldi	r16, 0x00	; 0
    6334:	b0 06       	cpc	r11, r16
    6336:	58 f4       	brcc	.+22     	; 0x634e <__umoddi3+0x7c>
    6338:	1f ef       	ldi	r17, 0xFF	; 255
    633a:	81 16       	cp	r8, r17
    633c:	91 04       	cpc	r9, r1
    633e:	a1 04       	cpc	r10, r1
    6340:	b1 04       	cpc	r11, r1
    6342:	09 f0       	breq	.+2      	; 0x6346 <__umoddi3+0x74>
    6344:	90 f4       	brcc	.+36     	; 0x636a <__umoddi3+0x98>
    6346:	80 e0       	ldi	r24, 0x00	; 0
    6348:	90 e0       	ldi	r25, 0x00	; 0
    634a:	dc 01       	movw	r26, r24
    634c:	17 c0       	rjmp	.+46     	; 0x637c <__umoddi3+0xaa>
    634e:	20 e0       	ldi	r18, 0x00	; 0
    6350:	82 16       	cp	r8, r18
    6352:	20 e0       	ldi	r18, 0x00	; 0
    6354:	92 06       	cpc	r9, r18
    6356:	20 e0       	ldi	r18, 0x00	; 0
    6358:	a2 06       	cpc	r10, r18
    635a:	21 e0       	ldi	r18, 0x01	; 1
    635c:	b2 06       	cpc	r11, r18
    635e:	50 f4       	brcc	.+20     	; 0x6374 <__umoddi3+0xa2>
    6360:	80 e1       	ldi	r24, 0x10	; 16
    6362:	90 e0       	ldi	r25, 0x00	; 0
    6364:	a0 e0       	ldi	r26, 0x00	; 0
    6366:	b0 e0       	ldi	r27, 0x00	; 0
    6368:	09 c0       	rjmp	.+18     	; 0x637c <__umoddi3+0xaa>
    636a:	88 e0       	ldi	r24, 0x08	; 8
    636c:	90 e0       	ldi	r25, 0x00	; 0
    636e:	a0 e0       	ldi	r26, 0x00	; 0
    6370:	b0 e0       	ldi	r27, 0x00	; 0
    6372:	04 c0       	rjmp	.+8      	; 0x637c <__umoddi3+0xaa>
    6374:	88 e1       	ldi	r24, 0x18	; 24
    6376:	90 e0       	ldi	r25, 0x00	; 0
    6378:	a0 e0       	ldi	r26, 0x00	; 0
    637a:	b0 e0       	ldi	r27, 0x00	; 0
    637c:	b5 01       	movw	r22, r10
    637e:	a4 01       	movw	r20, r8
    6380:	08 2e       	mov	r0, r24
    6382:	04 c0       	rjmp	.+8      	; 0x638c <__umoddi3+0xba>
    6384:	76 95       	lsr	r23
    6386:	67 95       	ror	r22
    6388:	57 95       	ror	r21
    638a:	47 95       	ror	r20
    638c:	0a 94       	dec	r0
    638e:	d2 f7       	brpl	.-12     	; 0x6384 <__umoddi3+0xb2>
    6390:	fa 01       	movw	r30, r20
    6392:	ea 51       	subi	r30, 0x1A	; 26
    6394:	fd 4d       	sbci	r31, 0xDD	; 221
    6396:	20 81       	ld	r18, Z
    6398:	40 e2       	ldi	r20, 0x20	; 32
    639a:	50 e0       	ldi	r21, 0x00	; 0
    639c:	60 e0       	ldi	r22, 0x00	; 0
    639e:	70 e0       	ldi	r23, 0x00	; 0
    63a0:	48 1b       	sub	r20, r24
    63a2:	59 0b       	sbc	r21, r25
    63a4:	6a 0b       	sbc	r22, r26
    63a6:	7b 0b       	sbc	r23, r27
    63a8:	42 1b       	sub	r20, r18
    63aa:	51 09       	sbc	r21, r1
    63ac:	61 09       	sbc	r22, r1
    63ae:	71 09       	sbc	r23, r1
    63b0:	4d 8f       	std	Y+29, r20	; 0x1d
    63b2:	5e 8f       	std	Y+30, r21	; 0x1e
    63b4:	6f 8f       	std	Y+31, r22	; 0x1f
    63b6:	78 a3       	lds	r23, 0x58
    63b8:	41 15       	cp	r20, r1
    63ba:	51 05       	cpc	r21, r1
    63bc:	61 05       	cpc	r22, r1
    63be:	71 05       	cpc	r23, r1
    63c0:	09 f4       	brne	.+2      	; 0x63c4 <__umoddi3+0xf2>
    63c2:	85 c1       	rjmp	.+778    	; 0x66ce <__umoddi3+0x3fc>
    63c4:	2d 8d       	ldd	r18, Y+29	; 0x1d
    63c6:	02 2e       	mov	r0, r18
    63c8:	04 c0       	rjmp	.+8      	; 0x63d2 <__umoddi3+0x100>
    63ca:	88 0c       	add	r8, r8
    63cc:	99 1c       	adc	r9, r9
    63ce:	aa 1c       	adc	r10, r10
    63d0:	bb 1c       	adc	r11, r11
    63d2:	0a 94       	dec	r0
    63d4:	d2 f7       	brpl	.-12     	; 0x63ca <__umoddi3+0xf8>
    63d6:	b7 01       	movw	r22, r14
    63d8:	a6 01       	movw	r20, r12
    63da:	02 2e       	mov	r0, r18
    63dc:	04 c0       	rjmp	.+8      	; 0x63e6 <__umoddi3+0x114>
    63de:	44 0f       	add	r20, r20
    63e0:	55 1f       	adc	r21, r21
    63e2:	66 1f       	adc	r22, r22
    63e4:	77 1f       	adc	r23, r23
    63e6:	0a 94       	dec	r0
    63e8:	d2 f7       	brpl	.-12     	; 0x63de <__umoddi3+0x10c>
    63ea:	80 e2       	ldi	r24, 0x20	; 32
    63ec:	90 e0       	ldi	r25, 0x00	; 0
    63ee:	ad 8d       	ldd	r26, Y+29	; 0x1d
    63f0:	be 8d       	ldd	r27, Y+30	; 0x1e
    63f2:	8a 1b       	sub	r24, r26
    63f4:	9b 0b       	sbc	r25, r27
    63f6:	c9 8c       	ldd	r12, Y+25	; 0x19
    63f8:	da 8c       	ldd	r13, Y+26	; 0x1a
    63fa:	eb 8c       	ldd	r14, Y+27	; 0x1b
    63fc:	fc 8c       	ldd	r15, Y+28	; 0x1c
    63fe:	04 c0       	rjmp	.+8      	; 0x6408 <__umoddi3+0x136>
    6400:	f6 94       	lsr	r15
    6402:	e7 94       	ror	r14
    6404:	d7 94       	ror	r13
    6406:	c7 94       	ror	r12
    6408:	8a 95       	dec	r24
    640a:	d2 f7       	brpl	.-12     	; 0x6400 <__umoddi3+0x12e>
    640c:	c4 2a       	or	r12, r20
    640e:	d5 2a       	or	r13, r21
    6410:	e6 2a       	or	r14, r22
    6412:	f7 2a       	or	r15, r23
    6414:	49 8d       	ldd	r20, Y+25	; 0x19
    6416:	5a 8d       	ldd	r21, Y+26	; 0x1a
    6418:	6b 8d       	ldd	r22, Y+27	; 0x1b
    641a:	7c 8d       	ldd	r23, Y+28	; 0x1c
    641c:	04 c0       	rjmp	.+8      	; 0x6426 <__umoddi3+0x154>
    641e:	44 0f       	add	r20, r20
    6420:	55 1f       	adc	r21, r21
    6422:	66 1f       	adc	r22, r22
    6424:	77 1f       	adc	r23, r23
    6426:	2a 95       	dec	r18
    6428:	d2 f7       	brpl	.-12     	; 0x641e <__umoddi3+0x14c>
    642a:	49 8f       	std	Y+25, r20	; 0x19
    642c:	5a 8f       	std	Y+26, r21	; 0x1a
    642e:	6b 8f       	std	Y+27, r22	; 0x1b
    6430:	7c 8f       	std	Y+28, r23	; 0x1c
    6432:	4d c1       	rjmp	.+666    	; 0x66ce <__umoddi3+0x3fc>
    6434:	81 14       	cp	r8, r1
    6436:	91 04       	cpc	r9, r1
    6438:	a1 04       	cpc	r10, r1
    643a:	b1 04       	cpc	r11, r1
    643c:	51 f4       	brne	.+20     	; 0x6452 <__umoddi3+0x180>
    643e:	61 e0       	ldi	r22, 0x01	; 1
    6440:	70 e0       	ldi	r23, 0x00	; 0
    6442:	80 e0       	ldi	r24, 0x00	; 0
    6444:	90 e0       	ldi	r25, 0x00	; 0
    6446:	a5 01       	movw	r20, r10
    6448:	94 01       	movw	r18, r8
    644a:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    644e:	49 01       	movw	r8, r18
    6450:	5a 01       	movw	r10, r20
    6452:	00 e0       	ldi	r16, 0x00	; 0
    6454:	80 16       	cp	r8, r16
    6456:	00 e0       	ldi	r16, 0x00	; 0
    6458:	90 06       	cpc	r9, r16
    645a:	01 e0       	ldi	r16, 0x01	; 1
    645c:	a0 06       	cpc	r10, r16
    645e:	00 e0       	ldi	r16, 0x00	; 0
    6460:	b0 06       	cpc	r11, r16
    6462:	58 f4       	brcc	.+22     	; 0x647a <__umoddi3+0x1a8>
    6464:	1f ef       	ldi	r17, 0xFF	; 255
    6466:	81 16       	cp	r8, r17
    6468:	91 04       	cpc	r9, r1
    646a:	a1 04       	cpc	r10, r1
    646c:	b1 04       	cpc	r11, r1
    646e:	09 f0       	breq	.+2      	; 0x6472 <__umoddi3+0x1a0>
    6470:	90 f4       	brcc	.+36     	; 0x6496 <__umoddi3+0x1c4>
    6472:	80 e0       	ldi	r24, 0x00	; 0
    6474:	90 e0       	ldi	r25, 0x00	; 0
    6476:	dc 01       	movw	r26, r24
    6478:	17 c0       	rjmp	.+46     	; 0x64a8 <__umoddi3+0x1d6>
    647a:	20 e0       	ldi	r18, 0x00	; 0
    647c:	82 16       	cp	r8, r18
    647e:	20 e0       	ldi	r18, 0x00	; 0
    6480:	92 06       	cpc	r9, r18
    6482:	20 e0       	ldi	r18, 0x00	; 0
    6484:	a2 06       	cpc	r10, r18
    6486:	21 e0       	ldi	r18, 0x01	; 1
    6488:	b2 06       	cpc	r11, r18
    648a:	50 f4       	brcc	.+20     	; 0x64a0 <__umoddi3+0x1ce>
    648c:	80 e1       	ldi	r24, 0x10	; 16
    648e:	90 e0       	ldi	r25, 0x00	; 0
    6490:	a0 e0       	ldi	r26, 0x00	; 0
    6492:	b0 e0       	ldi	r27, 0x00	; 0
    6494:	09 c0       	rjmp	.+18     	; 0x64a8 <__umoddi3+0x1d6>
    6496:	88 e0       	ldi	r24, 0x08	; 8
    6498:	90 e0       	ldi	r25, 0x00	; 0
    649a:	a0 e0       	ldi	r26, 0x00	; 0
    649c:	b0 e0       	ldi	r27, 0x00	; 0
    649e:	04 c0       	rjmp	.+8      	; 0x64a8 <__umoddi3+0x1d6>
    64a0:	88 e1       	ldi	r24, 0x18	; 24
    64a2:	90 e0       	ldi	r25, 0x00	; 0
    64a4:	a0 e0       	ldi	r26, 0x00	; 0
    64a6:	b0 e0       	ldi	r27, 0x00	; 0
    64a8:	b5 01       	movw	r22, r10
    64aa:	a4 01       	movw	r20, r8
    64ac:	08 2e       	mov	r0, r24
    64ae:	04 c0       	rjmp	.+8      	; 0x64b8 <__umoddi3+0x1e6>
    64b0:	76 95       	lsr	r23
    64b2:	67 95       	ror	r22
    64b4:	57 95       	ror	r21
    64b6:	47 95       	ror	r20
    64b8:	0a 94       	dec	r0
    64ba:	d2 f7       	brpl	.-12     	; 0x64b0 <__umoddi3+0x1de>
    64bc:	fa 01       	movw	r30, r20
    64be:	ea 51       	subi	r30, 0x1A	; 26
    64c0:	fd 4d       	sbci	r31, 0xDD	; 221
    64c2:	20 81       	ld	r18, Z
    64c4:	82 0f       	add	r24, r18
    64c6:	91 1d       	adc	r25, r1
    64c8:	a1 1d       	adc	r26, r1
    64ca:	b1 1d       	adc	r27, r1
    64cc:	00 e2       	ldi	r16, 0x20	; 32
    64ce:	10 e0       	ldi	r17, 0x00	; 0
    64d0:	20 e0       	ldi	r18, 0x00	; 0
    64d2:	30 e0       	ldi	r19, 0x00	; 0
    64d4:	08 1b       	sub	r16, r24
    64d6:	19 0b       	sbc	r17, r25
    64d8:	2a 0b       	sbc	r18, r26
    64da:	3b 0b       	sbc	r19, r27
    64dc:	0d 8f       	std	Y+29, r16	; 0x1d
    64de:	1e 8f       	std	Y+30, r17	; 0x1e
    64e0:	2f 8f       	std	Y+31, r18	; 0x1f
    64e2:	38 a3       	lds	r19, 0x58
    64e4:	01 15       	cp	r16, r1
    64e6:	11 05       	cpc	r17, r1
    64e8:	21 05       	cpc	r18, r1
    64ea:	31 05       	cpc	r19, r1
    64ec:	29 f4       	brne	.+10     	; 0x64f8 <__umoddi3+0x226>
    64ee:	c8 18       	sub	r12, r8
    64f0:	d9 08       	sbc	r13, r9
    64f2:	ea 08       	sbc	r14, r10
    64f4:	fb 08       	sbc	r15, r11
    64f6:	eb c0       	rjmp	.+470    	; 0x66ce <__umoddi3+0x3fc>
    64f8:	2d 8d       	ldd	r18, Y+29	; 0x1d
    64fa:	02 2e       	mov	r0, r18
    64fc:	04 c0       	rjmp	.+8      	; 0x6506 <__umoddi3+0x234>
    64fe:	88 0c       	add	r8, r8
    6500:	99 1c       	adc	r9, r9
    6502:	aa 1c       	adc	r10, r10
    6504:	bb 1c       	adc	r11, r11
    6506:	0a 94       	dec	r0
    6508:	d2 f7       	brpl	.-12     	; 0x64fe <__umoddi3+0x22c>
    650a:	b7 01       	movw	r22, r14
    650c:	a6 01       	movw	r20, r12
    650e:	08 2e       	mov	r0, r24
    6510:	04 c0       	rjmp	.+8      	; 0x651a <__umoddi3+0x248>
    6512:	76 95       	lsr	r23
    6514:	67 95       	ror	r22
    6516:	57 95       	ror	r21
    6518:	47 95       	ror	r20
    651a:	0a 94       	dec	r0
    651c:	d2 f7       	brpl	.-12     	; 0x6512 <__umoddi3+0x240>
    651e:	49 a7       	lds	r20, 0x79
    6520:	5a a7       	lds	r21, 0x7a
    6522:	6b a7       	lds	r22, 0x7b
    6524:	7c a7       	lds	r23, 0x7c
    6526:	b7 01       	movw	r22, r14
    6528:	a6 01       	movw	r20, r12
    652a:	02 2e       	mov	r0, r18
    652c:	04 c0       	rjmp	.+8      	; 0x6536 <__umoddi3+0x264>
    652e:	44 0f       	add	r20, r20
    6530:	55 1f       	adc	r21, r21
    6532:	66 1f       	adc	r22, r22
    6534:	77 1f       	adc	r23, r23
    6536:	0a 94       	dec	r0
    6538:	d2 f7       	brpl	.-12     	; 0x652e <__umoddi3+0x25c>
    653a:	c9 8c       	ldd	r12, Y+25	; 0x19
    653c:	da 8c       	ldd	r13, Y+26	; 0x1a
    653e:	eb 8c       	ldd	r14, Y+27	; 0x1b
    6540:	fc 8c       	ldd	r15, Y+28	; 0x1c
    6542:	04 c0       	rjmp	.+8      	; 0x654c <__umoddi3+0x27a>
    6544:	f6 94       	lsr	r15
    6546:	e7 94       	ror	r14
    6548:	d7 94       	ror	r13
    654a:	c7 94       	ror	r12
    654c:	8a 95       	dec	r24
    654e:	d2 f7       	brpl	.-12     	; 0x6544 <__umoddi3+0x272>
    6550:	4c 29       	or	r20, r12
    6552:	5d 29       	or	r21, r13
    6554:	6e 29       	or	r22, r14
    6556:	7f 29       	or	r23, r15
    6558:	49 a3       	lds	r20, 0x59
    655a:	5a a3       	lds	r21, 0x5a
    655c:	6b a3       	lds	r22, 0x5b
    655e:	7c a3       	lds	r23, 0x5c
    6560:	e9 8c       	ldd	r14, Y+25	; 0x19
    6562:	fa 8c       	ldd	r15, Y+26	; 0x1a
    6564:	0b 8d       	ldd	r16, Y+27	; 0x1b
    6566:	1c 8d       	ldd	r17, Y+28	; 0x1c
    6568:	04 c0       	rjmp	.+8      	; 0x6572 <__umoddi3+0x2a0>
    656a:	ee 0c       	add	r14, r14
    656c:	ff 1c       	adc	r15, r15
    656e:	00 1f       	adc	r16, r16
    6570:	11 1f       	adc	r17, r17
    6572:	2a 95       	dec	r18
    6574:	d2 f7       	brpl	.-12     	; 0x656a <__umoddi3+0x298>
    6576:	e9 8e       	std	Y+25, r14	; 0x19
    6578:	fa 8e       	std	Y+26, r15	; 0x1a
    657a:	0b 8f       	std	Y+27, r16	; 0x1b
    657c:	1c 8f       	std	Y+28, r17	; 0x1c
    657e:	25 01       	movw	r4, r10
    6580:	66 24       	eor	r6, r6
    6582:	77 24       	eor	r7, r7
    6584:	95 01       	movw	r18, r10
    6586:	84 01       	movw	r16, r8
    6588:	20 70       	andi	r18, 0x00	; 0
    658a:	30 70       	andi	r19, 0x00	; 0
    658c:	0d a3       	lds	r16, 0x5d
    658e:	1e a3       	lds	r17, 0x5e
    6590:	2f a3       	lds	r18, 0x5f
    6592:	38 a7       	lds	r19, 0x78
    6594:	69 a5       	lds	r22, 0x69
    6596:	7a a5       	lds	r23, 0x6a
    6598:	8b a5       	lds	r24, 0x6b
    659a:	9c a5       	lds	r25, 0x6c
    659c:	a3 01       	movw	r20, r6
    659e:	92 01       	movw	r18, r4
    65a0:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    65a4:	02 2f       	mov	r16, r18
    65a6:	c3 2e       	mov	r12, r19
    65a8:	14 2f       	mov	r17, r20
    65aa:	f5 2e       	mov	r15, r21
    65ac:	6d a7       	lds	r22, 0x7d
    65ae:	7e a7       	lds	r23, 0x7e
    65b0:	8f a7       	lds	r24, 0x7f
    65b2:	98 ab       	sts	0x58, r25
    65b4:	69 a5       	lds	r22, 0x69
    65b6:	7a a5       	lds	r23, 0x6a
    65b8:	8b a5       	lds	r24, 0x6b
    65ba:	9c a5       	lds	r25, 0x6c
    65bc:	a3 01       	movw	r20, r6
    65be:	92 01       	movw	r18, r4
    65c0:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    65c4:	60 2f       	mov	r22, r16
    65c6:	7c 2d       	mov	r23, r12
    65c8:	81 2f       	mov	r24, r17
    65ca:	9f 2d       	mov	r25, r15
    65cc:	2d a1       	lds	r18, 0x4d
    65ce:	3e a1       	lds	r19, 0x4e
    65d0:	4f a1       	lds	r20, 0x4f
    65d2:	58 a5       	lds	r21, 0x68
    65d4:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    65d8:	dc 01       	movw	r26, r24
    65da:	cb 01       	movw	r24, r22
    65dc:	0d a5       	lds	r16, 0x6d
    65de:	1e a5       	lds	r17, 0x6e
    65e0:	2f a5       	lds	r18, 0x6f
    65e2:	38 a9       	sts	0x48, r19
    65e4:	78 01       	movw	r14, r16
    65e6:	dd 24       	eor	r13, r13
    65e8:	cc 24       	eor	r12, r12
    65ea:	09 a1       	lds	r16, 0x49
    65ec:	1a a1       	lds	r17, 0x4a
    65ee:	2b a1       	lds	r18, 0x4b
    65f0:	3c a1       	lds	r19, 0x4c
    65f2:	a9 01       	movw	r20, r18
    65f4:	66 27       	eor	r22, r22
    65f6:	77 27       	eor	r23, r23
    65f8:	c4 2a       	or	r12, r20
    65fa:	d5 2a       	or	r13, r21
    65fc:	e6 2a       	or	r14, r22
    65fe:	f7 2a       	or	r15, r23
    6600:	c8 16       	cp	r12, r24
    6602:	d9 06       	cpc	r13, r25
    6604:	ea 06       	cpc	r14, r26
    6606:	fb 06       	cpc	r15, r27
    6608:	90 f4       	brcc	.+36     	; 0x662e <__umoddi3+0x35c>
    660a:	c8 0c       	add	r12, r8
    660c:	d9 1c       	adc	r13, r9
    660e:	ea 1c       	adc	r14, r10
    6610:	fb 1c       	adc	r15, r11
    6612:	c8 14       	cp	r12, r8
    6614:	d9 04       	cpc	r13, r9
    6616:	ea 04       	cpc	r14, r10
    6618:	fb 04       	cpc	r15, r11
    661a:	48 f0       	brcs	.+18     	; 0x662e <__umoddi3+0x35c>
    661c:	c8 16       	cp	r12, r24
    661e:	d9 06       	cpc	r13, r25
    6620:	ea 06       	cpc	r14, r26
    6622:	fb 06       	cpc	r15, r27
    6624:	20 f4       	brcc	.+8      	; 0x662e <__umoddi3+0x35c>
    6626:	c8 0c       	add	r12, r8
    6628:	d9 1c       	adc	r13, r9
    662a:	ea 1c       	adc	r14, r10
    662c:	fb 1c       	adc	r15, r11
    662e:	c8 1a       	sub	r12, r24
    6630:	d9 0a       	sbc	r13, r25
    6632:	ea 0a       	sbc	r14, r26
    6634:	fb 0a       	sbc	r15, r27
    6636:	c7 01       	movw	r24, r14
    6638:	b6 01       	movw	r22, r12
    663a:	a3 01       	movw	r20, r6
    663c:	92 01       	movw	r18, r4
    663e:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    6642:	12 2f       	mov	r17, r18
    6644:	03 2f       	mov	r16, r19
    6646:	34 2e       	mov	r3, r20
    6648:	25 2e       	mov	r2, r21
    664a:	69 a7       	lds	r22, 0x79
    664c:	7a a7       	lds	r23, 0x7a
    664e:	8b a7       	lds	r24, 0x7b
    6650:	9c a7       	lds	r25, 0x7c
    6652:	c7 01       	movw	r24, r14
    6654:	b6 01       	movw	r22, r12
    6656:	a3 01       	movw	r20, r6
    6658:	92 01       	movw	r18, r4
    665a:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    665e:	61 2f       	mov	r22, r17
    6660:	70 2f       	mov	r23, r16
    6662:	83 2d       	mov	r24, r3
    6664:	92 2d       	mov	r25, r2
    6666:	2d a1       	lds	r18, 0x4d
    6668:	3e a1       	lds	r19, 0x4e
    666a:	4f a1       	lds	r20, 0x4f
    666c:	58 a5       	lds	r21, 0x68
    666e:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6672:	dc 01       	movw	r26, r24
    6674:	cb 01       	movw	r24, r22
    6676:	09 a5       	lds	r16, 0x69
    6678:	1a a5       	lds	r17, 0x6a
    667a:	2b a5       	lds	r18, 0x6b
    667c:	3c a5       	lds	r19, 0x6c
    667e:	78 01       	movw	r14, r16
    6680:	dd 24       	eor	r13, r13
    6682:	cc 24       	eor	r12, r12
    6684:	49 a1       	lds	r20, 0x49
    6686:	5a a1       	lds	r21, 0x4a
    6688:	6b a1       	lds	r22, 0x4b
    668a:	7c a1       	lds	r23, 0x4c
    668c:	60 70       	andi	r22, 0x00	; 0
    668e:	70 70       	andi	r23, 0x00	; 0
    6690:	c4 2a       	or	r12, r20
    6692:	d5 2a       	or	r13, r21
    6694:	e6 2a       	or	r14, r22
    6696:	f7 2a       	or	r15, r23
    6698:	c8 16       	cp	r12, r24
    669a:	d9 06       	cpc	r13, r25
    669c:	ea 06       	cpc	r14, r26
    669e:	fb 06       	cpc	r15, r27
    66a0:	90 f4       	brcc	.+36     	; 0x66c6 <__umoddi3+0x3f4>
    66a2:	c8 0c       	add	r12, r8
    66a4:	d9 1c       	adc	r13, r9
    66a6:	ea 1c       	adc	r14, r10
    66a8:	fb 1c       	adc	r15, r11
    66aa:	c8 14       	cp	r12, r8
    66ac:	d9 04       	cpc	r13, r9
    66ae:	ea 04       	cpc	r14, r10
    66b0:	fb 04       	cpc	r15, r11
    66b2:	48 f0       	brcs	.+18     	; 0x66c6 <__umoddi3+0x3f4>
    66b4:	c8 16       	cp	r12, r24
    66b6:	d9 06       	cpc	r13, r25
    66b8:	ea 06       	cpc	r14, r26
    66ba:	fb 06       	cpc	r15, r27
    66bc:	20 f4       	brcc	.+8      	; 0x66c6 <__umoddi3+0x3f4>
    66be:	c8 0c       	add	r12, r8
    66c0:	d9 1c       	adc	r13, r9
    66c2:	ea 1c       	adc	r14, r10
    66c4:	fb 1c       	adc	r15, r11
    66c6:	c8 1a       	sub	r12, r24
    66c8:	d9 0a       	sbc	r13, r25
    66ca:	ea 0a       	sbc	r14, r26
    66cc:	fb 0a       	sbc	r15, r27
    66ce:	85 01       	movw	r16, r10
    66d0:	22 27       	eor	r18, r18
    66d2:	33 27       	eor	r19, r19
    66d4:	09 a3       	lds	r16, 0x59
    66d6:	1a a3       	lds	r17, 0x5a
    66d8:	2b a3       	lds	r18, 0x5b
    66da:	3c a3       	lds	r19, 0x5c
    66dc:	95 01       	movw	r18, r10
    66de:	84 01       	movw	r16, r8
    66e0:	20 70       	andi	r18, 0x00	; 0
    66e2:	30 70       	andi	r19, 0x00	; 0
    66e4:	09 a7       	lds	r16, 0x79
    66e6:	1a a7       	lds	r17, 0x7a
    66e8:	2b a7       	lds	r18, 0x7b
    66ea:	3c a7       	lds	r19, 0x7c
    66ec:	c7 01       	movw	r24, r14
    66ee:	b6 01       	movw	r22, r12
    66f0:	29 a1       	lds	r18, 0x49
    66f2:	3a a1       	lds	r19, 0x4a
    66f4:	4b a1       	lds	r20, 0x4b
    66f6:	5c a1       	lds	r21, 0x4c
    66f8:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    66fc:	12 2f       	mov	r17, r18
    66fe:	03 2f       	mov	r16, r19
    6700:	44 2e       	mov	r4, r20
    6702:	75 2e       	mov	r7, r21
    6704:	6d a3       	lds	r22, 0x5d
    6706:	7e a3       	lds	r23, 0x5e
    6708:	8f a3       	lds	r24, 0x5f
    670a:	98 a7       	lds	r25, 0x78
    670c:	c7 01       	movw	r24, r14
    670e:	b6 01       	movw	r22, r12
    6710:	29 a1       	lds	r18, 0x49
    6712:	3a a1       	lds	r19, 0x4a
    6714:	4b a1       	lds	r20, 0x4b
    6716:	5c a1       	lds	r21, 0x4c
    6718:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    671c:	61 2f       	mov	r22, r17
    671e:	70 2f       	mov	r23, r16
    6720:	84 2d       	mov	r24, r4
    6722:	97 2d       	mov	r25, r7
    6724:	29 a5       	lds	r18, 0x69
    6726:	3a a5       	lds	r19, 0x6a
    6728:	4b a5       	lds	r20, 0x6b
    672a:	5c a5       	lds	r21, 0x6c
    672c:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6730:	dc 01       	movw	r26, r24
    6732:	cb 01       	movw	r24, r22
    6734:	0d a1       	lds	r16, 0x4d
    6736:	1e a1       	lds	r17, 0x4e
    6738:	2f a1       	lds	r18, 0x4f
    673a:	38 a5       	lds	r19, 0x68
    673c:	78 01       	movw	r14, r16
    673e:	dd 24       	eor	r13, r13
    6740:	cc 24       	eor	r12, r12
    6742:	09 8d       	ldd	r16, Y+25	; 0x19
    6744:	1a 8d       	ldd	r17, Y+26	; 0x1a
    6746:	2b 8d       	ldd	r18, Y+27	; 0x1b
    6748:	3c 8d       	ldd	r19, Y+28	; 0x1c
    674a:	a9 01       	movw	r20, r18
    674c:	66 27       	eor	r22, r22
    674e:	77 27       	eor	r23, r23
    6750:	c4 2a       	or	r12, r20
    6752:	d5 2a       	or	r13, r21
    6754:	e6 2a       	or	r14, r22
    6756:	f7 2a       	or	r15, r23
    6758:	c8 16       	cp	r12, r24
    675a:	d9 06       	cpc	r13, r25
    675c:	ea 06       	cpc	r14, r26
    675e:	fb 06       	cpc	r15, r27
    6760:	90 f4       	brcc	.+36     	; 0x6786 <__umoddi3+0x4b4>
    6762:	c8 0c       	add	r12, r8
    6764:	d9 1c       	adc	r13, r9
    6766:	ea 1c       	adc	r14, r10
    6768:	fb 1c       	adc	r15, r11
    676a:	c8 14       	cp	r12, r8
    676c:	d9 04       	cpc	r13, r9
    676e:	ea 04       	cpc	r14, r10
    6770:	fb 04       	cpc	r15, r11
    6772:	48 f0       	brcs	.+18     	; 0x6786 <__umoddi3+0x4b4>
    6774:	c8 16       	cp	r12, r24
    6776:	d9 06       	cpc	r13, r25
    6778:	ea 06       	cpc	r14, r26
    677a:	fb 06       	cpc	r15, r27
    677c:	20 f4       	brcc	.+8      	; 0x6786 <__umoddi3+0x4b4>
    677e:	c8 0c       	add	r12, r8
    6780:	d9 1c       	adc	r13, r9
    6782:	ea 1c       	adc	r14, r10
    6784:	fb 1c       	adc	r15, r11
    6786:	c8 1a       	sub	r12, r24
    6788:	d9 0a       	sbc	r13, r25
    678a:	ea 0a       	sbc	r14, r26
    678c:	fb 0a       	sbc	r15, r27
    678e:	c7 01       	movw	r24, r14
    6790:	b6 01       	movw	r22, r12
    6792:	29 a1       	lds	r18, 0x49
    6794:	3a a1       	lds	r19, 0x4a
    6796:	4b a1       	lds	r20, 0x4b
    6798:	5c a1       	lds	r21, 0x4c
    679a:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    679e:	12 2f       	mov	r17, r18
    67a0:	03 2f       	mov	r16, r19
    67a2:	44 2e       	mov	r4, r20
    67a4:	75 2e       	mov	r7, r21
    67a6:	6d a3       	lds	r22, 0x5d
    67a8:	7e a3       	lds	r23, 0x5e
    67aa:	8f a3       	lds	r24, 0x5f
    67ac:	98 a7       	lds	r25, 0x78
    67ae:	c7 01       	movw	r24, r14
    67b0:	b6 01       	movw	r22, r12
    67b2:	29 a1       	lds	r18, 0x49
    67b4:	3a a1       	lds	r19, 0x4a
    67b6:	4b a1       	lds	r20, 0x4b
    67b8:	5c a1       	lds	r21, 0x4c
    67ba:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    67be:	61 2f       	mov	r22, r17
    67c0:	70 2f       	mov	r23, r16
    67c2:	84 2d       	mov	r24, r4
    67c4:	97 2d       	mov	r25, r7
    67c6:	29 a5       	lds	r18, 0x69
    67c8:	3a a5       	lds	r19, 0x6a
    67ca:	4b a5       	lds	r20, 0x6b
    67cc:	5c a5       	lds	r21, 0x6c
    67ce:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    67d2:	ab 01       	movw	r20, r22
    67d4:	bc 01       	movw	r22, r24
    67d6:	cd a0       	lds	r28, 0x8d
    67d8:	de a0       	lds	r29, 0x8e
    67da:	ef a0       	lds	r30, 0x8f
    67dc:	f8 a4       	lds	r31, 0xa8
    67de:	d6 01       	movw	r26, r12
    67e0:	99 27       	eor	r25, r25
    67e2:	88 27       	eor	r24, r24
    67e4:	09 8d       	ldd	r16, Y+25	; 0x19
    67e6:	1a 8d       	ldd	r17, Y+26	; 0x1a
    67e8:	2b 8d       	ldd	r18, Y+27	; 0x1b
    67ea:	3c 8d       	ldd	r19, Y+28	; 0x1c
    67ec:	20 70       	andi	r18, 0x00	; 0
    67ee:	30 70       	andi	r19, 0x00	; 0
    67f0:	80 2b       	or	r24, r16
    67f2:	91 2b       	or	r25, r17
    67f4:	a2 2b       	or	r26, r18
    67f6:	b3 2b       	or	r27, r19
    67f8:	84 17       	cp	r24, r20
    67fa:	95 07       	cpc	r25, r21
    67fc:	a6 07       	cpc	r26, r22
    67fe:	b7 07       	cpc	r27, r23
    6800:	90 f4       	brcc	.+36     	; 0x6826 <__umoddi3+0x554>
    6802:	88 0d       	add	r24, r8
    6804:	99 1d       	adc	r25, r9
    6806:	aa 1d       	adc	r26, r10
    6808:	bb 1d       	adc	r27, r11
    680a:	88 15       	cp	r24, r8
    680c:	99 05       	cpc	r25, r9
    680e:	aa 05       	cpc	r26, r10
    6810:	bb 05       	cpc	r27, r11
    6812:	48 f0       	brcs	.+18     	; 0x6826 <__umoddi3+0x554>
    6814:	84 17       	cp	r24, r20
    6816:	95 07       	cpc	r25, r21
    6818:	a6 07       	cpc	r26, r22
    681a:	b7 07       	cpc	r27, r23
    681c:	20 f4       	brcc	.+8      	; 0x6826 <__umoddi3+0x554>
    681e:	88 0d       	add	r24, r8
    6820:	99 1d       	adc	r25, r9
    6822:	aa 1d       	adc	r26, r10
    6824:	bb 1d       	adc	r27, r11
    6826:	84 1b       	sub	r24, r20
    6828:	95 0b       	sbc	r25, r21
    682a:	a6 0b       	sbc	r26, r22
    682c:	b7 0b       	sbc	r27, r23
    682e:	8c 01       	movw	r16, r24
    6830:	9d 01       	movw	r18, r26
    6832:	0d 8c       	ldd	r0, Y+29	; 0x1d
    6834:	04 c0       	rjmp	.+8      	; 0x683e <__umoddi3+0x56c>
    6836:	36 95       	lsr	r19
    6838:	27 95       	ror	r18
    683a:	17 95       	ror	r17
    683c:	07 95       	ror	r16
    683e:	0a 94       	dec	r0
    6840:	d2 f7       	brpl	.-12     	; 0x6836 <__umoddi3+0x564>
    6842:	09 83       	std	Y+1, r16	; 0x01
    6844:	1a 83       	std	Y+2, r17	; 0x02
    6846:	2b 83       	std	Y+3, r18	; 0x03
    6848:	3c 83       	std	Y+4, r19	; 0x04
    684a:	1d 82       	std	Y+5, r1	; 0x05
    684c:	1e 82       	std	Y+6, r1	; 0x06
    684e:	1f 82       	std	Y+7, r1	; 0x07
    6850:	18 86       	std	Y+8, r1	; 0x08
    6852:	20 2f       	mov	r18, r16
    6854:	3a 81       	ldd	r19, Y+2	; 0x02
    6856:	4b 81       	ldd	r20, Y+3	; 0x03
    6858:	5c 81       	ldd	r21, Y+4	; 0x04
    685a:	60 e0       	ldi	r22, 0x00	; 0
    685c:	d1 c2       	rjmp	.+1442   	; 0x6e00 <__umoddi3+0xb2e>
    685e:	c8 16       	cp	r12, r24
    6860:	d9 06       	cpc	r13, r25
    6862:	ea 06       	cpc	r14, r26
    6864:	fb 06       	cpc	r15, r27
    6866:	18 f4       	brcc	.+6      	; 0x686e <__umoddi3+0x59c>
    6868:	8f 2f       	mov	r24, r31
    686a:	9e 2f       	mov	r25, r30
    686c:	cc c2       	rjmp	.+1432   	; 0x6e06 <__umoddi3+0xb34>
    686e:	80 30       	cpi	r24, 0x00	; 0
    6870:	00 e0       	ldi	r16, 0x00	; 0
    6872:	90 07       	cpc	r25, r16
    6874:	01 e0       	ldi	r16, 0x01	; 1
    6876:	a0 07       	cpc	r26, r16
    6878:	00 e0       	ldi	r16, 0x00	; 0
    687a:	b0 07       	cpc	r27, r16
    687c:	50 f4       	brcc	.+20     	; 0x6892 <__umoddi3+0x5c0>
    687e:	8f 3f       	cpi	r24, 0xFF	; 255
    6880:	91 05       	cpc	r25, r1
    6882:	a1 05       	cpc	r26, r1
    6884:	b1 05       	cpc	r27, r1
    6886:	09 f0       	breq	.+2      	; 0x688a <__umoddi3+0x5b8>
    6888:	88 f4       	brcc	.+34     	; 0x68ac <__umoddi3+0x5da>
    688a:	00 e0       	ldi	r16, 0x00	; 0
    688c:	10 e0       	ldi	r17, 0x00	; 0
    688e:	98 01       	movw	r18, r16
    6890:	16 c0       	rjmp	.+44     	; 0x68be <__umoddi3+0x5ec>
    6892:	80 30       	cpi	r24, 0x00	; 0
    6894:	10 e0       	ldi	r17, 0x00	; 0
    6896:	91 07       	cpc	r25, r17
    6898:	10 e0       	ldi	r17, 0x00	; 0
    689a:	a1 07       	cpc	r26, r17
    689c:	11 e0       	ldi	r17, 0x01	; 1
    689e:	b1 07       	cpc	r27, r17
    68a0:	50 f4       	brcc	.+20     	; 0x68b6 <__umoddi3+0x5e4>
    68a2:	00 e1       	ldi	r16, 0x10	; 16
    68a4:	10 e0       	ldi	r17, 0x00	; 0
    68a6:	20 e0       	ldi	r18, 0x00	; 0
    68a8:	30 e0       	ldi	r19, 0x00	; 0
    68aa:	09 c0       	rjmp	.+18     	; 0x68be <__umoddi3+0x5ec>
    68ac:	08 e0       	ldi	r16, 0x08	; 8
    68ae:	10 e0       	ldi	r17, 0x00	; 0
    68b0:	20 e0       	ldi	r18, 0x00	; 0
    68b2:	30 e0       	ldi	r19, 0x00	; 0
    68b4:	04 c0       	rjmp	.+8      	; 0x68be <__umoddi3+0x5ec>
    68b6:	08 e1       	ldi	r16, 0x18	; 24
    68b8:	10 e0       	ldi	r17, 0x00	; 0
    68ba:	20 e0       	ldi	r18, 0x00	; 0
    68bc:	30 e0       	ldi	r19, 0x00	; 0
    68be:	ac 01       	movw	r20, r24
    68c0:	bd 01       	movw	r22, r26
    68c2:	00 2e       	mov	r0, r16
    68c4:	04 c0       	rjmp	.+8      	; 0x68ce <__umoddi3+0x5fc>
    68c6:	76 95       	lsr	r23
    68c8:	67 95       	ror	r22
    68ca:	57 95       	ror	r21
    68cc:	47 95       	ror	r20
    68ce:	0a 94       	dec	r0
    68d0:	d2 f7       	brpl	.-12     	; 0x68c6 <__umoddi3+0x5f4>
    68d2:	fa 01       	movw	r30, r20
    68d4:	ea 51       	subi	r30, 0x1A	; 26
    68d6:	fd 4d       	sbci	r31, 0xDD	; 221
    68d8:	40 81       	ld	r20, Z
    68da:	04 0f       	add	r16, r20
    68dc:	11 1d       	adc	r17, r1
    68de:	21 1d       	adc	r18, r1
    68e0:	31 1d       	adc	r19, r1
    68e2:	40 e2       	ldi	r20, 0x20	; 32
    68e4:	50 e0       	ldi	r21, 0x00	; 0
    68e6:	60 e0       	ldi	r22, 0x00	; 0
    68e8:	70 e0       	ldi	r23, 0x00	; 0
    68ea:	40 1b       	sub	r20, r16
    68ec:	51 0b       	sbc	r21, r17
    68ee:	62 0b       	sbc	r22, r18
    68f0:	73 0b       	sbc	r23, r19
    68f2:	09 f0       	breq	.+2      	; 0x68f6 <__umoddi3+0x624>
    68f4:	40 c0       	rjmp	.+128    	; 0x6976 <__umoddi3+0x6a4>
    68f6:	8c 15       	cp	r24, r12
    68f8:	9d 05       	cpc	r25, r13
    68fa:	ae 05       	cpc	r26, r14
    68fc:	bf 05       	cpc	r27, r15
    68fe:	48 f0       	brcs	.+18     	; 0x6912 <__umoddi3+0x640>
    6900:	09 8d       	ldd	r16, Y+25	; 0x19
    6902:	1a 8d       	ldd	r17, Y+26	; 0x1a
    6904:	2b 8d       	ldd	r18, Y+27	; 0x1b
    6906:	3c 8d       	ldd	r19, Y+28	; 0x1c
    6908:	08 15       	cp	r16, r8
    690a:	19 05       	cpc	r17, r9
    690c:	2a 05       	cpc	r18, r10
    690e:	3b 05       	cpc	r19, r11
    6910:	20 f1       	brcs	.+72     	; 0x695a <__umoddi3+0x688>
    6912:	49 8d       	ldd	r20, Y+25	; 0x19
    6914:	5a 8d       	ldd	r21, Y+26	; 0x1a
    6916:	6b 8d       	ldd	r22, Y+27	; 0x1b
    6918:	7c 8d       	ldd	r23, Y+28	; 0x1c
    691a:	48 19       	sub	r20, r8
    691c:	59 09       	sbc	r21, r9
    691e:	6a 09       	sbc	r22, r10
    6920:	7b 09       	sbc	r23, r11
    6922:	c8 1a       	sub	r12, r24
    6924:	d9 0a       	sbc	r13, r25
    6926:	ea 0a       	sbc	r14, r26
    6928:	fb 0a       	sbc	r15, r27
    692a:	81 e0       	ldi	r24, 0x01	; 1
    692c:	90 e0       	ldi	r25, 0x00	; 0
    692e:	a0 e0       	ldi	r26, 0x00	; 0
    6930:	b0 e0       	ldi	r27, 0x00	; 0
    6932:	89 8c       	ldd	r8, Y+25	; 0x19
    6934:	9a 8c       	ldd	r9, Y+26	; 0x1a
    6936:	ab 8c       	ldd	r10, Y+27	; 0x1b
    6938:	bc 8c       	ldd	r11, Y+28	; 0x1c
    693a:	84 16       	cp	r8, r20
    693c:	95 06       	cpc	r9, r21
    693e:	a6 06       	cpc	r10, r22
    6940:	b7 06       	cpc	r11, r23
    6942:	18 f0       	brcs	.+6      	; 0x694a <__umoddi3+0x678>
    6944:	80 e0       	ldi	r24, 0x00	; 0
    6946:	90 e0       	ldi	r25, 0x00	; 0
    6948:	dc 01       	movw	r26, r24
    694a:	c8 1a       	sub	r12, r24
    694c:	d9 0a       	sbc	r13, r25
    694e:	ea 0a       	sbc	r14, r26
    6950:	fb 0a       	sbc	r15, r27
    6952:	49 8f       	std	Y+25, r20	; 0x19
    6954:	5a 8f       	std	Y+26, r21	; 0x1a
    6956:	6b 8f       	std	Y+27, r22	; 0x1b
    6958:	7c 8f       	std	Y+28, r23	; 0x1c
    695a:	09 8d       	ldd	r16, Y+25	; 0x19
    695c:	1a 8d       	ldd	r17, Y+26	; 0x1a
    695e:	2b 8d       	ldd	r18, Y+27	; 0x1b
    6960:	3c 8d       	ldd	r19, Y+28	; 0x1c
    6962:	09 83       	std	Y+1, r16	; 0x01
    6964:	1a 83       	std	Y+2, r17	; 0x02
    6966:	2b 83       	std	Y+3, r18	; 0x03
    6968:	3c 83       	std	Y+4, r19	; 0x04
    696a:	cd 82       	std	Y+5, r12	; 0x05
    696c:	de 82       	std	Y+6, r13	; 0x06
    696e:	ef 82       	std	Y+7, r14	; 0x07
    6970:	f8 86       	std	Y+8, r15	; 0x08
    6972:	29 8d       	ldd	r18, Y+25	; 0x19
    6974:	41 c2       	rjmp	.+1154   	; 0x6df8 <__umoddi3+0xb26>
    6976:	34 2e       	mov	r3, r20
    6978:	ac 01       	movw	r20, r24
    697a:	bd 01       	movw	r22, r26
    697c:	03 2c       	mov	r0, r3
    697e:	04 c0       	rjmp	.+8      	; 0x6988 <__umoddi3+0x6b6>
    6980:	44 0f       	add	r20, r20
    6982:	55 1f       	adc	r21, r21
    6984:	66 1f       	adc	r22, r22
    6986:	77 1f       	adc	r23, r23
    6988:	0a 94       	dec	r0
    698a:	d2 f7       	brpl	.-12     	; 0x6980 <__umoddi3+0x6ae>
    698c:	20 2e       	mov	r2, r16
    698e:	d5 01       	movw	r26, r10
    6990:	c4 01       	movw	r24, r8
    6992:	04 c0       	rjmp	.+8      	; 0x699c <__umoddi3+0x6ca>
    6994:	b6 95       	lsr	r27
    6996:	a7 95       	ror	r26
    6998:	97 95       	ror	r25
    699a:	87 95       	ror	r24
    699c:	0a 95       	dec	r16
    699e:	d2 f7       	brpl	.-12     	; 0x6994 <__umoddi3+0x6c2>
    69a0:	48 2b       	or	r20, r24
    69a2:	59 2b       	or	r21, r25
    69a4:	6a 2b       	or	r22, r26
    69a6:	7b 2b       	or	r23, r27
    69a8:	4d 8f       	std	Y+29, r20	; 0x1d
    69aa:	5e 8f       	std	Y+30, r21	; 0x1e
    69ac:	6f 8f       	std	Y+31, r22	; 0x1f
    69ae:	78 a3       	lds	r23, 0x58
    69b0:	95 01       	movw	r18, r10
    69b2:	84 01       	movw	r16, r8
    69b4:	03 2c       	mov	r0, r3
    69b6:	04 c0       	rjmp	.+8      	; 0x69c0 <__umoddi3+0x6ee>
    69b8:	00 0f       	add	r16, r16
    69ba:	11 1f       	adc	r17, r17
    69bc:	22 1f       	adc	r18, r18
    69be:	33 1f       	adc	r19, r19
    69c0:	0a 94       	dec	r0
    69c2:	d2 f7       	brpl	.-12     	; 0x69b8 <__umoddi3+0x6e6>
    69c4:	09 a7       	lds	r16, 0x79
    69c6:	1a a7       	lds	r17, 0x7a
    69c8:	2b a7       	lds	r18, 0x7b
    69ca:	3c a7       	lds	r19, 0x7c
    69cc:	46 01       	movw	r8, r12
    69ce:	57 01       	movw	r10, r14
    69d0:	02 2c       	mov	r0, r2
    69d2:	04 c0       	rjmp	.+8      	; 0x69dc <__umoddi3+0x70a>
    69d4:	b6 94       	lsr	r11
    69d6:	a7 94       	ror	r10
    69d8:	97 94       	ror	r9
    69da:	87 94       	ror	r8
    69dc:	0a 94       	dec	r0
    69de:	d2 f7       	brpl	.-12     	; 0x69d4 <__umoddi3+0x702>
    69e0:	8d a2       	lds	r24, 0x9d
    69e2:	9e a2       	lds	r25, 0x9e
    69e4:	af a2       	lds	r26, 0x9f
    69e6:	b8 a6       	lds	r27, 0xb8
    69e8:	97 01       	movw	r18, r14
    69ea:	86 01       	movw	r16, r12
    69ec:	03 2c       	mov	r0, r3
    69ee:	04 c0       	rjmp	.+8      	; 0x69f8 <__umoddi3+0x726>
    69f0:	00 0f       	add	r16, r16
    69f2:	11 1f       	adc	r17, r17
    69f4:	22 1f       	adc	r18, r18
    69f6:	33 1f       	adc	r19, r19
    69f8:	0a 94       	dec	r0
    69fa:	d2 f7       	brpl	.-12     	; 0x69f0 <__umoddi3+0x71e>
    69fc:	89 8d       	ldd	r24, Y+25	; 0x19
    69fe:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6a00:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6a02:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6a04:	02 2c       	mov	r0, r2
    6a06:	04 c0       	rjmp	.+8      	; 0x6a10 <__umoddi3+0x73e>
    6a08:	b6 95       	lsr	r27
    6a0a:	a7 95       	ror	r26
    6a0c:	97 95       	ror	r25
    6a0e:	87 95       	ror	r24
    6a10:	0a 94       	dec	r0
    6a12:	d2 f7       	brpl	.-12     	; 0x6a08 <__umoddi3+0x736>
    6a14:	08 2b       	or	r16, r24
    6a16:	19 2b       	or	r17, r25
    6a18:	2a 2b       	or	r18, r26
    6a1a:	3b 2b       	or	r19, r27
    6a1c:	09 a3       	lds	r16, 0x59
    6a1e:	1a a3       	lds	r17, 0x5a
    6a20:	2b a3       	lds	r18, 0x5b
    6a22:	3c a3       	lds	r19, 0x5c
    6a24:	89 8c       	ldd	r8, Y+25	; 0x19
    6a26:	9a 8c       	ldd	r9, Y+26	; 0x1a
    6a28:	ab 8c       	ldd	r10, Y+27	; 0x1b
    6a2a:	bc 8c       	ldd	r11, Y+28	; 0x1c
    6a2c:	03 2c       	mov	r0, r3
    6a2e:	04 c0       	rjmp	.+8      	; 0x6a38 <__umoddi3+0x766>
    6a30:	88 0c       	add	r8, r8
    6a32:	99 1c       	adc	r9, r9
    6a34:	aa 1c       	adc	r10, r10
    6a36:	bb 1c       	adc	r11, r11
    6a38:	0a 94       	dec	r0
    6a3a:	d2 f7       	brpl	.-12     	; 0x6a30 <__umoddi3+0x75e>
    6a3c:	89 8e       	std	Y+25, r8	; 0x19
    6a3e:	9a 8e       	std	Y+26, r9	; 0x1a
    6a40:	ab 8e       	std	Y+27, r10	; 0x1b
    6a42:	bc 8e       	std	Y+28, r11	; 0x1c
    6a44:	4b 01       	movw	r8, r22
    6a46:	aa 24       	eor	r10, r10
    6a48:	bb 24       	eor	r11, r11
    6a4a:	60 70       	andi	r22, 0x00	; 0
    6a4c:	70 70       	andi	r23, 0x00	; 0
    6a4e:	4d a7       	lds	r20, 0x7d
    6a50:	5e a7       	lds	r21, 0x7e
    6a52:	6f a7       	lds	r22, 0x7f
    6a54:	78 ab       	sts	0x58, r23
    6a56:	6d a1       	lds	r22, 0x4d
    6a58:	7e a1       	lds	r23, 0x4e
    6a5a:	8f a1       	lds	r24, 0x4f
    6a5c:	98 a5       	lds	r25, 0x68
    6a5e:	a5 01       	movw	r20, r10
    6a60:	94 01       	movw	r18, r8
    6a62:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    6a66:	29 01       	movw	r4, r18
    6a68:	3a 01       	movw	r6, r20
    6a6a:	6b 01       	movw	r12, r22
    6a6c:	7c 01       	movw	r14, r24
    6a6e:	6d a1       	lds	r22, 0x4d
    6a70:	7e a1       	lds	r23, 0x4e
    6a72:	8f a1       	lds	r24, 0x4f
    6a74:	98 a5       	lds	r25, 0x68
    6a76:	a5 01       	movw	r20, r10
    6a78:	94 01       	movw	r18, r8
    6a7a:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    6a7e:	c3 01       	movw	r24, r6
    6a80:	b2 01       	movw	r22, r4
    6a82:	2d a5       	lds	r18, 0x6d
    6a84:	3e a5       	lds	r19, 0x6e
    6a86:	4f a5       	lds	r20, 0x6f
    6a88:	58 a9       	sts	0x48, r21
    6a8a:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6a8e:	dc 01       	movw	r26, r24
    6a90:	cb 01       	movw	r24, r22
    6a92:	76 01       	movw	r14, r12
    6a94:	dd 24       	eor	r13, r13
    6a96:	cc 24       	eor	r12, r12
    6a98:	09 a1       	lds	r16, 0x49
    6a9a:	1a a1       	lds	r17, 0x4a
    6a9c:	2b a1       	lds	r18, 0x4b
    6a9e:	3c a1       	lds	r19, 0x4c
    6aa0:	a9 01       	movw	r20, r18
    6aa2:	66 27       	eor	r22, r22
    6aa4:	77 27       	eor	r23, r23
    6aa6:	c4 2a       	or	r12, r20
    6aa8:	d5 2a       	or	r13, r21
    6aaa:	e6 2a       	or	r14, r22
    6aac:	f7 2a       	or	r15, r23
    6aae:	c8 16       	cp	r12, r24
    6ab0:	d9 06       	cpc	r13, r25
    6ab2:	ea 06       	cpc	r14, r26
    6ab4:	fb 06       	cpc	r15, r27
    6ab6:	78 f5       	brcc	.+94     	; 0x6b16 <__umoddi3+0x844>
    6ab8:	93 01       	movw	r18, r6
    6aba:	82 01       	movw	r16, r4
    6abc:	01 50       	subi	r16, 0x01	; 1
    6abe:	10 40       	sbci	r17, 0x00	; 0
    6ac0:	20 40       	sbci	r18, 0x00	; 0
    6ac2:	30 40       	sbci	r19, 0x00	; 0
    6ac4:	0d a3       	lds	r16, 0x5d
    6ac6:	1e a3       	lds	r17, 0x5e
    6ac8:	2f a3       	lds	r18, 0x5f
    6aca:	38 a7       	lds	r19, 0x78
    6acc:	0d 8d       	ldd	r16, Y+29	; 0x1d
    6ace:	1e 8d       	ldd	r17, Y+30	; 0x1e
    6ad0:	2f 8d       	ldd	r18, Y+31	; 0x1f
    6ad2:	38 a1       	lds	r19, 0x48
    6ad4:	c0 0e       	add	r12, r16
    6ad6:	d1 1e       	adc	r13, r17
    6ad8:	e2 1e       	adc	r14, r18
    6ada:	f3 1e       	adc	r15, r19
    6adc:	c0 16       	cp	r12, r16
    6ade:	d1 06       	cpc	r13, r17
    6ae0:	e2 06       	cpc	r14, r18
    6ae2:	f3 06       	cpc	r15, r19
    6ae4:	e0 f0       	brcs	.+56     	; 0x6b1e <__umoddi3+0x84c>
    6ae6:	c8 16       	cp	r12, r24
    6ae8:	d9 06       	cpc	r13, r25
    6aea:	ea 06       	cpc	r14, r26
    6aec:	fb 06       	cpc	r15, r27
    6aee:	b8 f4       	brcc	.+46     	; 0x6b1e <__umoddi3+0x84c>
    6af0:	93 01       	movw	r18, r6
    6af2:	82 01       	movw	r16, r4
    6af4:	02 50       	subi	r16, 0x02	; 2
    6af6:	10 40       	sbci	r17, 0x00	; 0
    6af8:	20 40       	sbci	r18, 0x00	; 0
    6afa:	30 40       	sbci	r19, 0x00	; 0
    6afc:	0d a3       	lds	r16, 0x5d
    6afe:	1e a3       	lds	r17, 0x5e
    6b00:	2f a3       	lds	r18, 0x5f
    6b02:	38 a7       	lds	r19, 0x78
    6b04:	0d 8d       	ldd	r16, Y+29	; 0x1d
    6b06:	1e 8d       	ldd	r17, Y+30	; 0x1e
    6b08:	2f 8d       	ldd	r18, Y+31	; 0x1f
    6b0a:	38 a1       	lds	r19, 0x48
    6b0c:	c0 0e       	add	r12, r16
    6b0e:	d1 1e       	adc	r13, r17
    6b10:	e2 1e       	adc	r14, r18
    6b12:	f3 1e       	adc	r15, r19
    6b14:	04 c0       	rjmp	.+8      	; 0x6b1e <__umoddi3+0x84c>
    6b16:	4d a2       	lds	r20, 0x9d
    6b18:	5e a2       	lds	r21, 0x9e
    6b1a:	6f a2       	lds	r22, 0x9f
    6b1c:	78 a6       	lds	r23, 0xb8
    6b1e:	c8 1a       	sub	r12, r24
    6b20:	d9 0a       	sbc	r13, r25
    6b22:	ea 0a       	sbc	r14, r26
    6b24:	fb 0a       	sbc	r15, r27
    6b26:	c7 01       	movw	r24, r14
    6b28:	b6 01       	movw	r22, r12
    6b2a:	a5 01       	movw	r20, r10
    6b2c:	94 01       	movw	r18, r8
    6b2e:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    6b32:	29 01       	movw	r4, r18
    6b34:	3a 01       	movw	r6, r20
    6b36:	69 ab       	sts	0x59, r22
    6b38:	7a ab       	sts	0x5a, r23
    6b3a:	8b ab       	sts	0x5b, r24
    6b3c:	9c ab       	sts	0x5c, r25
    6b3e:	c7 01       	movw	r24, r14
    6b40:	b6 01       	movw	r22, r12
    6b42:	a5 01       	movw	r20, r10
    6b44:	94 01       	movw	r18, r8
    6b46:	0e 94 f0 39 	call	0x73e0	; 0x73e0 <__udivmodsi4>
    6b4a:	c3 01       	movw	r24, r6
    6b4c:	b2 01       	movw	r22, r4
    6b4e:	2d a5       	lds	r18, 0x6d
    6b50:	3e a5       	lds	r19, 0x6e
    6b52:	4f a5       	lds	r20, 0x6f
    6b54:	58 a9       	sts	0x48, r21
    6b56:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6b5a:	8b 01       	movw	r16, r22
    6b5c:	9c 01       	movw	r18, r24
    6b5e:	89 a8       	sts	0x89, r24
    6b60:	9a a8       	sts	0x8a, r25
    6b62:	ab a8       	sts	0x8b, r26
    6b64:	bc a8       	sts	0x8c, r27
    6b66:	b4 01       	movw	r22, r8
    6b68:	55 27       	eor	r21, r21
    6b6a:	44 27       	eor	r20, r20
    6b6c:	89 a1       	lds	r24, 0x49
    6b6e:	9a a1       	lds	r25, 0x4a
    6b70:	ab a1       	lds	r26, 0x4b
    6b72:	bc a1       	lds	r27, 0x4c
    6b74:	a0 70       	andi	r26, 0x00	; 0
    6b76:	b0 70       	andi	r27, 0x00	; 0
    6b78:	48 2b       	or	r20, r24
    6b7a:	59 2b       	or	r21, r25
    6b7c:	6a 2b       	or	r22, r26
    6b7e:	7b 2b       	or	r23, r27
    6b80:	d3 01       	movw	r26, r6
    6b82:	c2 01       	movw	r24, r4
    6b84:	40 17       	cp	r20, r16
    6b86:	51 07       	cpc	r21, r17
    6b88:	62 07       	cpc	r22, r18
    6b8a:	73 07       	cpc	r23, r19
    6b8c:	f0 f4       	brcc	.+60     	; 0x6bca <__umoddi3+0x8f8>
    6b8e:	01 97       	sbiw	r24, 0x01	; 1
    6b90:	a1 09       	sbc	r26, r1
    6b92:	b1 09       	sbc	r27, r1
    6b94:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6b96:	be 8c       	ldd	r11, Y+30	; 0x1e
    6b98:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6b9a:	d8 a0       	lds	r29, 0x88
    6b9c:	4a 0d       	add	r20, r10
    6b9e:	5b 1d       	adc	r21, r11
    6ba0:	6c 1d       	adc	r22, r12
    6ba2:	7d 1d       	adc	r23, r13
    6ba4:	4a 15       	cp	r20, r10
    6ba6:	5b 05       	cpc	r21, r11
    6ba8:	6c 05       	cpc	r22, r12
    6baa:	7d 05       	cpc	r23, r13
    6bac:	70 f0       	brcs	.+28     	; 0x6bca <__umoddi3+0x8f8>
    6bae:	40 17       	cp	r20, r16
    6bb0:	51 07       	cpc	r21, r17
    6bb2:	62 07       	cpc	r22, r18
    6bb4:	73 07       	cpc	r23, r19
    6bb6:	48 f4       	brcc	.+18     	; 0x6bca <__umoddi3+0x8f8>
    6bb8:	d3 01       	movw	r26, r6
    6bba:	c2 01       	movw	r24, r4
    6bbc:	02 97       	sbiw	r24, 0x02	; 2
    6bbe:	a1 09       	sbc	r26, r1
    6bc0:	b1 09       	sbc	r27, r1
    6bc2:	4a 0d       	add	r20, r10
    6bc4:	5b 1d       	adc	r21, r11
    6bc6:	6c 1d       	adc	r22, r12
    6bc8:	7d 1d       	adc	r23, r13
    6bca:	6a 01       	movw	r12, r20
    6bcc:	7b 01       	movw	r14, r22
    6bce:	c0 1a       	sub	r12, r16
    6bd0:	d1 0a       	sbc	r13, r17
    6bd2:	e2 0a       	sbc	r14, r18
    6bd4:	f3 0a       	sbc	r15, r19
    6bd6:	c9 a2       	lds	r28, 0x99
    6bd8:	da a2       	lds	r29, 0x9a
    6bda:	eb a2       	lds	r30, 0x9b
    6bdc:	fc a2       	lds	r31, 0x9c
    6bde:	ed a0       	lds	r30, 0x8d
    6be0:	fe a0       	lds	r31, 0x8e
    6be2:	0f a1       	lds	r16, 0x4f
    6be4:	18 a5       	lds	r17, 0x68
    6be6:	b7 01       	movw	r22, r14
    6be8:	55 27       	eor	r21, r21
    6bea:	44 27       	eor	r20, r20
    6bec:	48 2b       	or	r20, r24
    6bee:	59 2b       	or	r21, r25
    6bf0:	6a 2b       	or	r22, r26
    6bf2:	7b 2b       	or	r23, r27
    6bf4:	ff ef       	ldi	r31, 0xFF	; 255
    6bf6:	cf 2e       	mov	r12, r31
    6bf8:	ff ef       	ldi	r31, 0xFF	; 255
    6bfa:	df 2e       	mov	r13, r31
    6bfc:	e1 2c       	mov	r14, r1
    6bfe:	f1 2c       	mov	r15, r1
    6c00:	c4 22       	and	r12, r20
    6c02:	d5 22       	and	r13, r21
    6c04:	e6 22       	and	r14, r22
    6c06:	f7 22       	and	r15, r23
    6c08:	2b 01       	movw	r4, r22
    6c0a:	66 24       	eor	r6, r6
    6c0c:	77 24       	eor	r7, r7
    6c0e:	89 a4       	lds	r24, 0xa9
    6c10:	9a a4       	lds	r25, 0xaa
    6c12:	ab a4       	lds	r26, 0xab
    6c14:	bc a4       	lds	r27, 0xac
    6c16:	0f ef       	ldi	r16, 0xFF	; 255
    6c18:	1f ef       	ldi	r17, 0xFF	; 255
    6c1a:	20 e0       	ldi	r18, 0x00	; 0
    6c1c:	30 e0       	ldi	r19, 0x00	; 0
    6c1e:	80 22       	and	r8, r16
    6c20:	91 22       	and	r9, r17
    6c22:	a2 22       	and	r10, r18
    6c24:	b3 22       	and	r11, r19
    6c26:	29 a5       	lds	r18, 0x69
    6c28:	3a a5       	lds	r19, 0x6a
    6c2a:	4b a5       	lds	r20, 0x6b
    6c2c:	5c a5       	lds	r21, 0x6c
    6c2e:	8a 01       	movw	r16, r20
    6c30:	22 27       	eor	r18, r18
    6c32:	33 27       	eor	r19, r19
    6c34:	0d a3       	lds	r16, 0x5d
    6c36:	1e a3       	lds	r17, 0x5e
    6c38:	2f a3       	lds	r18, 0x5f
    6c3a:	38 a7       	lds	r19, 0x78
    6c3c:	c7 01       	movw	r24, r14
    6c3e:	b6 01       	movw	r22, r12
    6c40:	a5 01       	movw	r20, r10
    6c42:	94 01       	movw	r18, r8
    6c44:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6c48:	6d a7       	lds	r22, 0x7d
    6c4a:	7e a7       	lds	r23, 0x7e
    6c4c:	8f a7       	lds	r24, 0x7f
    6c4e:	98 ab       	sts	0x58, r25
    6c50:	c7 01       	movw	r24, r14
    6c52:	b6 01       	movw	r22, r12
    6c54:	2d a1       	lds	r18, 0x4d
    6c56:	3e a1       	lds	r19, 0x4e
    6c58:	4f a1       	lds	r20, 0x4f
    6c5a:	58 a5       	lds	r21, 0x68
    6c5c:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6c60:	6b 01       	movw	r12, r22
    6c62:	7c 01       	movw	r14, r24
    6c64:	c3 01       	movw	r24, r6
    6c66:	b2 01       	movw	r22, r4
    6c68:	a5 01       	movw	r20, r10
    6c6a:	94 01       	movw	r18, r8
    6c6c:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6c70:	4b 01       	movw	r8, r22
    6c72:	5c 01       	movw	r10, r24
    6c74:	c3 01       	movw	r24, r6
    6c76:	b2 01       	movw	r22, r4
    6c78:	2d a1       	lds	r18, 0x4d
    6c7a:	3e a1       	lds	r19, 0x4e
    6c7c:	4f a1       	lds	r20, 0x4f
    6c7e:	58 a5       	lds	r21, 0x68
    6c80:	0e 94 c5 39 	call	0x738a	; 0x738a <__mulsi3>
    6c84:	ab 01       	movw	r20, r22
    6c86:	bc 01       	movw	r22, r24
    6c88:	c8 0c       	add	r12, r8
    6c8a:	d9 1c       	adc	r13, r9
    6c8c:	ea 1c       	adc	r14, r10
    6c8e:	fb 1c       	adc	r15, r11
    6c90:	0d a5       	lds	r16, 0x6d
    6c92:	1e a5       	lds	r17, 0x6e
    6c94:	2f a5       	lds	r18, 0x6f
    6c96:	38 a9       	sts	0x48, r19
    6c98:	c9 01       	movw	r24, r18
    6c9a:	aa 27       	eor	r26, r26
    6c9c:	bb 27       	eor	r27, r27
    6c9e:	c8 0e       	add	r12, r24
    6ca0:	d9 1e       	adc	r13, r25
    6ca2:	ea 1e       	adc	r14, r26
    6ca4:	fb 1e       	adc	r15, r27
    6ca6:	c8 14       	cp	r12, r8
    6ca8:	d9 04       	cpc	r13, r9
    6caa:	ea 04       	cpc	r14, r10
    6cac:	fb 04       	cpc	r15, r11
    6cae:	20 f4       	brcc	.+8      	; 0x6cb8 <__umoddi3+0x9e6>
    6cb0:	40 50       	subi	r20, 0x00	; 0
    6cb2:	50 40       	sbci	r21, 0x00	; 0
    6cb4:	6f 4f       	sbci	r22, 0xFF	; 255
    6cb6:	7f 4f       	sbci	r23, 0xFF	; 255
    6cb8:	c7 01       	movw	r24, r14
    6cba:	aa 27       	eor	r26, r26
    6cbc:	bb 27       	eor	r27, r27
    6cbe:	84 0f       	add	r24, r20
    6cc0:	95 1f       	adc	r25, r21
    6cc2:	a6 1f       	adc	r26, r22
    6cc4:	b7 1f       	adc	r27, r23
    6cc6:	76 01       	movw	r14, r12
    6cc8:	dd 24       	eor	r13, r13
    6cca:	cc 24       	eor	r12, r12
    6ccc:	4d a5       	lds	r20, 0x6d
    6cce:	5e a5       	lds	r21, 0x6e
    6cd0:	6f a5       	lds	r22, 0x6f
    6cd2:	78 a9       	sts	0x48, r23
    6cd4:	60 70       	andi	r22, 0x00	; 0
    6cd6:	70 70       	andi	r23, 0x00	; 0
    6cd8:	c4 0e       	add	r12, r20
    6cda:	d5 1e       	adc	r13, r21
    6cdc:	e6 1e       	adc	r14, r22
    6cde:	f7 1e       	adc	r15, r23
    6ce0:	89 a0       	lds	r24, 0x89
    6ce2:	9a a0       	lds	r25, 0x8a
    6ce4:	ab a0       	lds	r26, 0x8b
    6ce6:	bc a0       	lds	r27, 0x8c
    6ce8:	88 16       	cp	r8, r24
    6cea:	99 06       	cpc	r9, r25
    6cec:	aa 06       	cpc	r10, r26
    6cee:	bb 06       	cpc	r11, r27
    6cf0:	70 f0       	brcs	.+28     	; 0x6d0e <__umoddi3+0xa3c>
    6cf2:	88 15       	cp	r24, r8
    6cf4:	99 05       	cpc	r25, r9
    6cf6:	aa 05       	cpc	r26, r10
    6cf8:	bb 05       	cpc	r27, r11
    6cfa:	99 f5       	brne	.+102    	; 0x6d62 <__umoddi3+0xa90>
    6cfc:	09 8d       	ldd	r16, Y+25	; 0x19
    6cfe:	1a 8d       	ldd	r17, Y+26	; 0x1a
    6d00:	2b 8d       	ldd	r18, Y+27	; 0x1b
    6d02:	3c 8d       	ldd	r19, Y+28	; 0x1c
    6d04:	0c 15       	cp	r16, r12
    6d06:	1d 05       	cpc	r17, r13
    6d08:	2e 05       	cpc	r18, r14
    6d0a:	3f 05       	cpc	r19, r15
    6d0c:	50 f5       	brcc	.+84     	; 0x6d62 <__umoddi3+0xa90>
    6d0e:	b7 01       	movw	r22, r14
    6d10:	a6 01       	movw	r20, r12
    6d12:	89 a4       	lds	r24, 0xa9
    6d14:	9a a4       	lds	r25, 0xaa
    6d16:	ab a4       	lds	r26, 0xab
    6d18:	bc a4       	lds	r27, 0xac
    6d1a:	48 19       	sub	r20, r8
    6d1c:	59 09       	sbc	r21, r9
    6d1e:	6a 09       	sbc	r22, r10
    6d20:	7b 09       	sbc	r23, r11
    6d22:	8c 01       	movw	r16, r24
    6d24:	9d 01       	movw	r18, r26
    6d26:	8d 8c       	ldd	r8, Y+29	; 0x1d
    6d28:	9e 8c       	ldd	r9, Y+30	; 0x1e
    6d2a:	af 8c       	ldd	r10, Y+31	; 0x1f
    6d2c:	b8 a0       	lds	r27, 0x88
    6d2e:	08 19       	sub	r16, r8
    6d30:	19 09       	sbc	r17, r9
    6d32:	2a 09       	sbc	r18, r10
    6d34:	3b 09       	sbc	r19, r11
    6d36:	81 e0       	ldi	r24, 0x01	; 1
    6d38:	90 e0       	ldi	r25, 0x00	; 0
    6d3a:	a0 e0       	ldi	r26, 0x00	; 0
    6d3c:	b0 e0       	ldi	r27, 0x00	; 0
    6d3e:	c4 16       	cp	r12, r20
    6d40:	d5 06       	cpc	r13, r21
    6d42:	e6 06       	cpc	r14, r22
    6d44:	f7 06       	cpc	r15, r23
    6d46:	18 f0       	brcs	.+6      	; 0x6d4e <__umoddi3+0xa7c>
    6d48:	80 e0       	ldi	r24, 0x00	; 0
    6d4a:	90 e0       	ldi	r25, 0x00	; 0
    6d4c:	dc 01       	movw	r26, r24
    6d4e:	58 01       	movw	r10, r16
    6d50:	69 01       	movw	r12, r18
    6d52:	a8 1a       	sub	r10, r24
    6d54:	b9 0a       	sbc	r11, r25
    6d56:	ca 0a       	sbc	r12, r26
    6d58:	db 0a       	sbc	r13, r27
    6d5a:	d6 01       	movw	r26, r12
    6d5c:	c5 01       	movw	r24, r10
    6d5e:	6a 01       	movw	r12, r20
    6d60:	7b 01       	movw	r14, r22
    6d62:	89 8c       	ldd	r8, Y+25	; 0x19
    6d64:	9a 8c       	ldd	r9, Y+26	; 0x1a
    6d66:	ab 8c       	ldd	r10, Y+27	; 0x1b
    6d68:	bc 8c       	ldd	r11, Y+28	; 0x1c
    6d6a:	8c 18       	sub	r8, r12
    6d6c:	9d 08       	sbc	r9, r13
    6d6e:	ae 08       	sbc	r10, r14
    6d70:	bf 08       	sbc	r11, r15
    6d72:	49 a1       	lds	r20, 0x49
    6d74:	5a a1       	lds	r21, 0x4a
    6d76:	6b a1       	lds	r22, 0x4b
    6d78:	7c a1       	lds	r23, 0x4c
    6d7a:	48 1b       	sub	r20, r24
    6d7c:	59 0b       	sbc	r21, r25
    6d7e:	6a 0b       	sbc	r22, r26
    6d80:	7b 0b       	sbc	r23, r27
    6d82:	81 e0       	ldi	r24, 0x01	; 1
    6d84:	90 e0       	ldi	r25, 0x00	; 0
    6d86:	a0 e0       	ldi	r26, 0x00	; 0
    6d88:	b0 e0       	ldi	r27, 0x00	; 0
    6d8a:	c9 8c       	ldd	r12, Y+25	; 0x19
    6d8c:	da 8c       	ldd	r13, Y+26	; 0x1a
    6d8e:	eb 8c       	ldd	r14, Y+27	; 0x1b
    6d90:	fc 8c       	ldd	r15, Y+28	; 0x1c
    6d92:	c8 14       	cp	r12, r8
    6d94:	d9 04       	cpc	r13, r9
    6d96:	ea 04       	cpc	r14, r10
    6d98:	fb 04       	cpc	r15, r11
    6d9a:	18 f0       	brcs	.+6      	; 0x6da2 <__umoddi3+0xad0>
    6d9c:	80 e0       	ldi	r24, 0x00	; 0
    6d9e:	90 e0       	ldi	r25, 0x00	; 0
    6da0:	dc 01       	movw	r26, r24
    6da2:	48 1b       	sub	r20, r24
    6da4:	59 0b       	sbc	r21, r25
    6da6:	6a 0b       	sbc	r22, r26
    6da8:	7b 0b       	sbc	r23, r27
    6daa:	8a 01       	movw	r16, r20
    6dac:	9b 01       	movw	r18, r22
    6dae:	04 c0       	rjmp	.+8      	; 0x6db8 <__umoddi3+0xae6>
    6db0:	00 0f       	add	r16, r16
    6db2:	11 1f       	adc	r17, r17
    6db4:	22 1f       	adc	r18, r18
    6db6:	33 1f       	adc	r19, r19
    6db8:	2a 94       	dec	r2
    6dba:	d2 f7       	brpl	.-12     	; 0x6db0 <__umoddi3+0xade>
    6dbc:	03 2c       	mov	r0, r3
    6dbe:	04 c0       	rjmp	.+8      	; 0x6dc8 <__umoddi3+0xaf6>
    6dc0:	b6 94       	lsr	r11
    6dc2:	a7 94       	ror	r10
    6dc4:	97 94       	ror	r9
    6dc6:	87 94       	ror	r8
    6dc8:	0a 94       	dec	r0
    6dca:	d2 f7       	brpl	.-12     	; 0x6dc0 <__umoddi3+0xaee>
    6dcc:	08 29       	or	r16, r8
    6dce:	19 29       	or	r17, r9
    6dd0:	2a 29       	or	r18, r10
    6dd2:	3b 29       	or	r19, r11
    6dd4:	09 83       	std	Y+1, r16	; 0x01
    6dd6:	1a 83       	std	Y+2, r17	; 0x02
    6dd8:	2b 83       	std	Y+3, r18	; 0x03
    6dda:	3c 83       	std	Y+4, r19	; 0x04
    6ddc:	6a 01       	movw	r12, r20
    6dde:	7b 01       	movw	r14, r22
    6de0:	04 c0       	rjmp	.+8      	; 0x6dea <__umoddi3+0xb18>
    6de2:	f6 94       	lsr	r15
    6de4:	e7 94       	ror	r14
    6de6:	d7 94       	ror	r13
    6de8:	c7 94       	ror	r12
    6dea:	3a 94       	dec	r3
    6dec:	d2 f7       	brpl	.-12     	; 0x6de2 <__umoddi3+0xb10>
    6dee:	cd 82       	std	Y+5, r12	; 0x05
    6df0:	de 82       	std	Y+6, r13	; 0x06
    6df2:	ef 82       	std	Y+7, r14	; 0x07
    6df4:	f8 86       	std	Y+8, r15	; 0x08
    6df6:	20 2f       	mov	r18, r16
    6df8:	3a 81       	ldd	r19, Y+2	; 0x02
    6dfa:	4b 81       	ldd	r20, Y+3	; 0x03
    6dfc:	5c 81       	ldd	r21, Y+4	; 0x04
    6dfe:	6c 2d       	mov	r22, r12
    6e00:	7e 81       	ldd	r23, Y+6	; 0x06
    6e02:	8f 81       	ldd	r24, Y+7	; 0x07
    6e04:	98 85       	ldd	r25, Y+8	; 0x08
    6e06:	e4 96       	adiw	r28, 0x34	; 52
    6e08:	e2 e1       	ldi	r30, 0x12	; 18
    6e0a:	0c 94 2b 3a 	jmp	0x7456	; 0x7456 <__epilogue_restores__>

00006e0e <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    6e0e:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    6e10:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    6e12:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    6e14:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    6e16:	60 83       	st	Z, r22
	ret                             // Return to caller
    6e18:	08 95       	ret

00006e1a <__subsf3>:
    6e1a:	50 58       	subi	r21, 0x80	; 128

00006e1c <__addsf3>:
    6e1c:	bb 27       	eor	r27, r27
    6e1e:	aa 27       	eor	r26, r26
    6e20:	0e d0       	rcall	.+28     	; 0x6e3e <__addsf3x>
    6e22:	ac c1       	rjmp	.+856    	; 0x717c <__fp_round>
    6e24:	9d d1       	rcall	.+826    	; 0x7160 <__fp_pscA>
    6e26:	30 f0       	brcs	.+12     	; 0x6e34 <__addsf3+0x18>
    6e28:	a2 d1       	rcall	.+836    	; 0x716e <__fp_pscB>
    6e2a:	20 f0       	brcs	.+8      	; 0x6e34 <__addsf3+0x18>
    6e2c:	31 f4       	brne	.+12     	; 0x6e3a <__addsf3+0x1e>
    6e2e:	9f 3f       	cpi	r25, 0xFF	; 255
    6e30:	11 f4       	brne	.+4      	; 0x6e36 <__addsf3+0x1a>
    6e32:	1e f4       	brtc	.+6      	; 0x6e3a <__addsf3+0x1e>
    6e34:	92 c1       	rjmp	.+804    	; 0x715a <__fp_nan>
    6e36:	0e f4       	brtc	.+2      	; 0x6e3a <__addsf3+0x1e>
    6e38:	e0 95       	com	r30
    6e3a:	e7 fb       	bst	r30, 7
    6e3c:	5f c1       	rjmp	.+702    	; 0x70fc <__fp_inf>

00006e3e <__addsf3x>:
    6e3e:	e9 2f       	mov	r30, r25
    6e40:	ae d1       	rcall	.+860    	; 0x719e <__fp_split3>
    6e42:	80 f3       	brcs	.-32     	; 0x6e24 <__addsf3+0x8>
    6e44:	ba 17       	cp	r27, r26
    6e46:	62 07       	cpc	r22, r18
    6e48:	73 07       	cpc	r23, r19
    6e4a:	84 07       	cpc	r24, r20
    6e4c:	95 07       	cpc	r25, r21
    6e4e:	18 f0       	brcs	.+6      	; 0x6e56 <__addsf3x+0x18>
    6e50:	71 f4       	brne	.+28     	; 0x6e6e <__addsf3x+0x30>
    6e52:	9e f5       	brtc	.+102    	; 0x6eba <__addsf3x+0x7c>
    6e54:	dd c1       	rjmp	.+954    	; 0x7210 <__fp_zero>
    6e56:	0e f4       	brtc	.+2      	; 0x6e5a <__addsf3x+0x1c>
    6e58:	e0 95       	com	r30
    6e5a:	0b 2e       	mov	r0, r27
    6e5c:	ba 2f       	mov	r27, r26
    6e5e:	a0 2d       	mov	r26, r0
    6e60:	0b 01       	movw	r0, r22
    6e62:	b9 01       	movw	r22, r18
    6e64:	90 01       	movw	r18, r0
    6e66:	0c 01       	movw	r0, r24
    6e68:	ca 01       	movw	r24, r20
    6e6a:	a0 01       	movw	r20, r0
    6e6c:	11 24       	eor	r1, r1
    6e6e:	ff 27       	eor	r31, r31
    6e70:	59 1b       	sub	r21, r25
    6e72:	99 f0       	breq	.+38     	; 0x6e9a <__addsf3x+0x5c>
    6e74:	59 3f       	cpi	r21, 0xF9	; 249
    6e76:	50 f4       	brcc	.+20     	; 0x6e8c <__addsf3x+0x4e>
    6e78:	50 3e       	cpi	r21, 0xE0	; 224
    6e7a:	68 f1       	brcs	.+90     	; 0x6ed6 <__addsf3x+0x98>
    6e7c:	1a 16       	cp	r1, r26
    6e7e:	f0 40       	sbci	r31, 0x00	; 0
    6e80:	a2 2f       	mov	r26, r18
    6e82:	23 2f       	mov	r18, r19
    6e84:	34 2f       	mov	r19, r20
    6e86:	44 27       	eor	r20, r20
    6e88:	58 5f       	subi	r21, 0xF8	; 248
    6e8a:	f3 cf       	rjmp	.-26     	; 0x6e72 <__addsf3x+0x34>
    6e8c:	46 95       	lsr	r20
    6e8e:	37 95       	ror	r19
    6e90:	27 95       	ror	r18
    6e92:	a7 95       	ror	r26
    6e94:	f0 40       	sbci	r31, 0x00	; 0
    6e96:	53 95       	inc	r21
    6e98:	c9 f7       	brne	.-14     	; 0x6e8c <__addsf3x+0x4e>
    6e9a:	7e f4       	brtc	.+30     	; 0x6eba <__addsf3x+0x7c>
    6e9c:	1f 16       	cp	r1, r31
    6e9e:	ba 0b       	sbc	r27, r26
    6ea0:	62 0b       	sbc	r22, r18
    6ea2:	73 0b       	sbc	r23, r19
    6ea4:	84 0b       	sbc	r24, r20
    6ea6:	ba f0       	brmi	.+46     	; 0x6ed6 <__addsf3x+0x98>
    6ea8:	91 50       	subi	r25, 0x01	; 1
    6eaa:	a1 f0       	breq	.+40     	; 0x6ed4 <__addsf3x+0x96>
    6eac:	ff 0f       	add	r31, r31
    6eae:	bb 1f       	adc	r27, r27
    6eb0:	66 1f       	adc	r22, r22
    6eb2:	77 1f       	adc	r23, r23
    6eb4:	88 1f       	adc	r24, r24
    6eb6:	c2 f7       	brpl	.-16     	; 0x6ea8 <__addsf3x+0x6a>
    6eb8:	0e c0       	rjmp	.+28     	; 0x6ed6 <__addsf3x+0x98>
    6eba:	ba 0f       	add	r27, r26
    6ebc:	62 1f       	adc	r22, r18
    6ebe:	73 1f       	adc	r23, r19
    6ec0:	84 1f       	adc	r24, r20
    6ec2:	48 f4       	brcc	.+18     	; 0x6ed6 <__addsf3x+0x98>
    6ec4:	87 95       	ror	r24
    6ec6:	77 95       	ror	r23
    6ec8:	67 95       	ror	r22
    6eca:	b7 95       	ror	r27
    6ecc:	f7 95       	ror	r31
    6ece:	9e 3f       	cpi	r25, 0xFE	; 254
    6ed0:	08 f0       	brcs	.+2      	; 0x6ed4 <__addsf3x+0x96>
    6ed2:	b3 cf       	rjmp	.-154    	; 0x6e3a <__addsf3+0x1e>
    6ed4:	93 95       	inc	r25
    6ed6:	88 0f       	add	r24, r24
    6ed8:	08 f0       	brcs	.+2      	; 0x6edc <__addsf3x+0x9e>
    6eda:	99 27       	eor	r25, r25
    6edc:	ee 0f       	add	r30, r30
    6ede:	97 95       	ror	r25
    6ee0:	87 95       	ror	r24
    6ee2:	08 95       	ret

00006ee4 <__cmpsf2>:
    6ee4:	e7 d0       	rcall	.+462    	; 0x70b4 <__fp_cmp>
    6ee6:	08 f4       	brcc	.+2      	; 0x6eea <__cmpsf2+0x6>
    6ee8:	81 e0       	ldi	r24, 0x01	; 1
    6eea:	08 95       	ret

00006eec <__divsf3>:
    6eec:	0c d0       	rcall	.+24     	; 0x6f06 <__divsf3x>
    6eee:	46 c1       	rjmp	.+652    	; 0x717c <__fp_round>
    6ef0:	3e d1       	rcall	.+636    	; 0x716e <__fp_pscB>
    6ef2:	40 f0       	brcs	.+16     	; 0x6f04 <__divsf3+0x18>
    6ef4:	35 d1       	rcall	.+618    	; 0x7160 <__fp_pscA>
    6ef6:	30 f0       	brcs	.+12     	; 0x6f04 <__divsf3+0x18>
    6ef8:	21 f4       	brne	.+8      	; 0x6f02 <__divsf3+0x16>
    6efa:	5f 3f       	cpi	r21, 0xFF	; 255
    6efc:	19 f0       	breq	.+6      	; 0x6f04 <__divsf3+0x18>
    6efe:	fe c0       	rjmp	.+508    	; 0x70fc <__fp_inf>
    6f00:	51 11       	cpse	r21, r1
    6f02:	87 c1       	rjmp	.+782    	; 0x7212 <__fp_szero>
    6f04:	2a c1       	rjmp	.+596    	; 0x715a <__fp_nan>

00006f06 <__divsf3x>:
    6f06:	4b d1       	rcall	.+662    	; 0x719e <__fp_split3>
    6f08:	98 f3       	brcs	.-26     	; 0x6ef0 <__divsf3+0x4>

00006f0a <__divsf3_pse>:
    6f0a:	99 23       	and	r25, r25
    6f0c:	c9 f3       	breq	.-14     	; 0x6f00 <__divsf3+0x14>
    6f0e:	55 23       	and	r21, r21
    6f10:	b1 f3       	breq	.-20     	; 0x6efe <__divsf3+0x12>
    6f12:	95 1b       	sub	r25, r21
    6f14:	55 0b       	sbc	r21, r21
    6f16:	bb 27       	eor	r27, r27
    6f18:	aa 27       	eor	r26, r26
    6f1a:	62 17       	cp	r22, r18
    6f1c:	73 07       	cpc	r23, r19
    6f1e:	84 07       	cpc	r24, r20
    6f20:	38 f0       	brcs	.+14     	; 0x6f30 <__divsf3_pse+0x26>
    6f22:	9f 5f       	subi	r25, 0xFF	; 255
    6f24:	5f 4f       	sbci	r21, 0xFF	; 255
    6f26:	22 0f       	add	r18, r18
    6f28:	33 1f       	adc	r19, r19
    6f2a:	44 1f       	adc	r20, r20
    6f2c:	aa 1f       	adc	r26, r26
    6f2e:	a9 f3       	breq	.-22     	; 0x6f1a <__divsf3_pse+0x10>
    6f30:	33 d0       	rcall	.+102    	; 0x6f98 <__divsf3_pse+0x8e>
    6f32:	0e 2e       	mov	r0, r30
    6f34:	3a f0       	brmi	.+14     	; 0x6f44 <__divsf3_pse+0x3a>
    6f36:	e0 e8       	ldi	r30, 0x80	; 128
    6f38:	30 d0       	rcall	.+96     	; 0x6f9a <__divsf3_pse+0x90>
    6f3a:	91 50       	subi	r25, 0x01	; 1
    6f3c:	50 40       	sbci	r21, 0x00	; 0
    6f3e:	e6 95       	lsr	r30
    6f40:	00 1c       	adc	r0, r0
    6f42:	ca f7       	brpl	.-14     	; 0x6f36 <__divsf3_pse+0x2c>
    6f44:	29 d0       	rcall	.+82     	; 0x6f98 <__divsf3_pse+0x8e>
    6f46:	fe 2f       	mov	r31, r30
    6f48:	27 d0       	rcall	.+78     	; 0x6f98 <__divsf3_pse+0x8e>
    6f4a:	66 0f       	add	r22, r22
    6f4c:	77 1f       	adc	r23, r23
    6f4e:	88 1f       	adc	r24, r24
    6f50:	bb 1f       	adc	r27, r27
    6f52:	26 17       	cp	r18, r22
    6f54:	37 07       	cpc	r19, r23
    6f56:	48 07       	cpc	r20, r24
    6f58:	ab 07       	cpc	r26, r27
    6f5a:	b0 e8       	ldi	r27, 0x80	; 128
    6f5c:	09 f0       	breq	.+2      	; 0x6f60 <__divsf3_pse+0x56>
    6f5e:	bb 0b       	sbc	r27, r27
    6f60:	80 2d       	mov	r24, r0
    6f62:	bf 01       	movw	r22, r30
    6f64:	ff 27       	eor	r31, r31
    6f66:	93 58       	subi	r25, 0x83	; 131
    6f68:	5f 4f       	sbci	r21, 0xFF	; 255
    6f6a:	2a f0       	brmi	.+10     	; 0x6f76 <__divsf3_pse+0x6c>
    6f6c:	9e 3f       	cpi	r25, 0xFE	; 254
    6f6e:	51 05       	cpc	r21, r1
    6f70:	68 f0       	brcs	.+26     	; 0x6f8c <__divsf3_pse+0x82>
    6f72:	c4 c0       	rjmp	.+392    	; 0x70fc <__fp_inf>
    6f74:	4e c1       	rjmp	.+668    	; 0x7212 <__fp_szero>
    6f76:	5f 3f       	cpi	r21, 0xFF	; 255
    6f78:	ec f3       	brlt	.-6      	; 0x6f74 <__divsf3_pse+0x6a>
    6f7a:	98 3e       	cpi	r25, 0xE8	; 232
    6f7c:	dc f3       	brlt	.-10     	; 0x6f74 <__divsf3_pse+0x6a>
    6f7e:	86 95       	lsr	r24
    6f80:	77 95       	ror	r23
    6f82:	67 95       	ror	r22
    6f84:	b7 95       	ror	r27
    6f86:	f7 95       	ror	r31
    6f88:	9f 5f       	subi	r25, 0xFF	; 255
    6f8a:	c9 f7       	brne	.-14     	; 0x6f7e <__divsf3_pse+0x74>
    6f8c:	88 0f       	add	r24, r24
    6f8e:	91 1d       	adc	r25, r1
    6f90:	96 95       	lsr	r25
    6f92:	87 95       	ror	r24
    6f94:	97 f9       	bld	r25, 7
    6f96:	08 95       	ret
    6f98:	e1 e0       	ldi	r30, 0x01	; 1
    6f9a:	66 0f       	add	r22, r22
    6f9c:	77 1f       	adc	r23, r23
    6f9e:	88 1f       	adc	r24, r24
    6fa0:	bb 1f       	adc	r27, r27
    6fa2:	62 17       	cp	r22, r18
    6fa4:	73 07       	cpc	r23, r19
    6fa6:	84 07       	cpc	r24, r20
    6fa8:	ba 07       	cpc	r27, r26
    6faa:	20 f0       	brcs	.+8      	; 0x6fb4 <__divsf3_pse+0xaa>
    6fac:	62 1b       	sub	r22, r18
    6fae:	73 0b       	sbc	r23, r19
    6fb0:	84 0b       	sbc	r24, r20
    6fb2:	ba 0b       	sbc	r27, r26
    6fb4:	ee 1f       	adc	r30, r30
    6fb6:	88 f7       	brcc	.-30     	; 0x6f9a <__divsf3_pse+0x90>
    6fb8:	e0 95       	com	r30
    6fba:	08 95       	ret

00006fbc <__fixunssfsi>:
    6fbc:	f8 d0       	rcall	.+496    	; 0x71ae <__fp_splitA>
    6fbe:	88 f0       	brcs	.+34     	; 0x6fe2 <__fixunssfsi+0x26>
    6fc0:	9f 57       	subi	r25, 0x7F	; 127
    6fc2:	90 f0       	brcs	.+36     	; 0x6fe8 <__fixunssfsi+0x2c>
    6fc4:	b9 2f       	mov	r27, r25
    6fc6:	99 27       	eor	r25, r25
    6fc8:	b7 51       	subi	r27, 0x17	; 23
    6fca:	a0 f0       	brcs	.+40     	; 0x6ff4 <__fixunssfsi+0x38>
    6fcc:	d1 f0       	breq	.+52     	; 0x7002 <__fixunssfsi+0x46>
    6fce:	66 0f       	add	r22, r22
    6fd0:	77 1f       	adc	r23, r23
    6fd2:	88 1f       	adc	r24, r24
    6fd4:	99 1f       	adc	r25, r25
    6fd6:	1a f0       	brmi	.+6      	; 0x6fde <__fixunssfsi+0x22>
    6fd8:	ba 95       	dec	r27
    6fda:	c9 f7       	brne	.-14     	; 0x6fce <__fixunssfsi+0x12>
    6fdc:	12 c0       	rjmp	.+36     	; 0x7002 <__fixunssfsi+0x46>
    6fde:	b1 30       	cpi	r27, 0x01	; 1
    6fe0:	81 f0       	breq	.+32     	; 0x7002 <__fixunssfsi+0x46>
    6fe2:	16 d1       	rcall	.+556    	; 0x7210 <__fp_zero>
    6fe4:	b1 e0       	ldi	r27, 0x01	; 1
    6fe6:	08 95       	ret
    6fe8:	13 c1       	rjmp	.+550    	; 0x7210 <__fp_zero>
    6fea:	67 2f       	mov	r22, r23
    6fec:	78 2f       	mov	r23, r24
    6fee:	88 27       	eor	r24, r24
    6ff0:	b8 5f       	subi	r27, 0xF8	; 248
    6ff2:	39 f0       	breq	.+14     	; 0x7002 <__fixunssfsi+0x46>
    6ff4:	b9 3f       	cpi	r27, 0xF9	; 249
    6ff6:	cc f3       	brlt	.-14     	; 0x6fea <__fixunssfsi+0x2e>
    6ff8:	86 95       	lsr	r24
    6ffa:	77 95       	ror	r23
    6ffc:	67 95       	ror	r22
    6ffe:	b3 95       	inc	r27
    7000:	d9 f7       	brne	.-10     	; 0x6ff8 <__fixunssfsi+0x3c>
    7002:	3e f4       	brtc	.+14     	; 0x7012 <__fixunssfsi+0x56>
    7004:	90 95       	com	r25
    7006:	80 95       	com	r24
    7008:	70 95       	com	r23
    700a:	61 95       	neg	r22
    700c:	7f 4f       	sbci	r23, 0xFF	; 255
    700e:	8f 4f       	sbci	r24, 0xFF	; 255
    7010:	9f 4f       	sbci	r25, 0xFF	; 255
    7012:	08 95       	ret

00007014 <__floatunsisf>:
    7014:	e8 94       	clt
    7016:	09 c0       	rjmp	.+18     	; 0x702a <__floatsisf+0x12>

00007018 <__floatsisf>:
    7018:	97 fb       	bst	r25, 7
    701a:	3e f4       	brtc	.+14     	; 0x702a <__floatsisf+0x12>
    701c:	90 95       	com	r25
    701e:	80 95       	com	r24
    7020:	70 95       	com	r23
    7022:	61 95       	neg	r22
    7024:	7f 4f       	sbci	r23, 0xFF	; 255
    7026:	8f 4f       	sbci	r24, 0xFF	; 255
    7028:	9f 4f       	sbci	r25, 0xFF	; 255
    702a:	99 23       	and	r25, r25
    702c:	a9 f0       	breq	.+42     	; 0x7058 <__floatsisf+0x40>
    702e:	f9 2f       	mov	r31, r25
    7030:	96 e9       	ldi	r25, 0x96	; 150
    7032:	bb 27       	eor	r27, r27
    7034:	93 95       	inc	r25
    7036:	f6 95       	lsr	r31
    7038:	87 95       	ror	r24
    703a:	77 95       	ror	r23
    703c:	67 95       	ror	r22
    703e:	b7 95       	ror	r27
    7040:	f1 11       	cpse	r31, r1
    7042:	f8 cf       	rjmp	.-16     	; 0x7034 <__floatsisf+0x1c>
    7044:	fa f4       	brpl	.+62     	; 0x7084 <__floatsisf+0x6c>
    7046:	bb 0f       	add	r27, r27
    7048:	11 f4       	brne	.+4      	; 0x704e <__floatsisf+0x36>
    704a:	60 ff       	sbrs	r22, 0
    704c:	1b c0       	rjmp	.+54     	; 0x7084 <__floatsisf+0x6c>
    704e:	6f 5f       	subi	r22, 0xFF	; 255
    7050:	7f 4f       	sbci	r23, 0xFF	; 255
    7052:	8f 4f       	sbci	r24, 0xFF	; 255
    7054:	9f 4f       	sbci	r25, 0xFF	; 255
    7056:	16 c0       	rjmp	.+44     	; 0x7084 <__floatsisf+0x6c>
    7058:	88 23       	and	r24, r24
    705a:	11 f0       	breq	.+4      	; 0x7060 <__floatsisf+0x48>
    705c:	96 e9       	ldi	r25, 0x96	; 150
    705e:	11 c0       	rjmp	.+34     	; 0x7082 <__floatsisf+0x6a>
    7060:	77 23       	and	r23, r23
    7062:	21 f0       	breq	.+8      	; 0x706c <__floatsisf+0x54>
    7064:	9e e8       	ldi	r25, 0x8E	; 142
    7066:	87 2f       	mov	r24, r23
    7068:	76 2f       	mov	r23, r22
    706a:	05 c0       	rjmp	.+10     	; 0x7076 <__floatsisf+0x5e>
    706c:	66 23       	and	r22, r22
    706e:	71 f0       	breq	.+28     	; 0x708c <__floatsisf+0x74>
    7070:	96 e8       	ldi	r25, 0x86	; 134
    7072:	86 2f       	mov	r24, r22
    7074:	70 e0       	ldi	r23, 0x00	; 0
    7076:	60 e0       	ldi	r22, 0x00	; 0
    7078:	2a f0       	brmi	.+10     	; 0x7084 <__floatsisf+0x6c>
    707a:	9a 95       	dec	r25
    707c:	66 0f       	add	r22, r22
    707e:	77 1f       	adc	r23, r23
    7080:	88 1f       	adc	r24, r24
    7082:	da f7       	brpl	.-10     	; 0x707a <__floatsisf+0x62>
    7084:	88 0f       	add	r24, r24
    7086:	96 95       	lsr	r25
    7088:	87 95       	ror	r24
    708a:	97 f9       	bld	r25, 7
    708c:	08 95       	ret

0000708e <floor>:
    708e:	a9 d0       	rcall	.+338    	; 0x71e2 <__fp_trunc>
    7090:	80 f0       	brcs	.+32     	; 0x70b2 <floor+0x24>
    7092:	9f 37       	cpi	r25, 0x7F	; 127
    7094:	40 f4       	brcc	.+16     	; 0x70a6 <floor+0x18>
    7096:	91 11       	cpse	r25, r1
    7098:	0e f0       	brts	.+2      	; 0x709c <floor+0xe>
    709a:	bb c0       	rjmp	.+374    	; 0x7212 <__fp_szero>
    709c:	60 e0       	ldi	r22, 0x00	; 0
    709e:	70 e0       	ldi	r23, 0x00	; 0
    70a0:	80 e8       	ldi	r24, 0x80	; 128
    70a2:	9f eb       	ldi	r25, 0xBF	; 191
    70a4:	08 95       	ret
    70a6:	26 f4       	brtc	.+8      	; 0x70b0 <floor+0x22>
    70a8:	1b 16       	cp	r1, r27
    70aa:	61 1d       	adc	r22, r1
    70ac:	71 1d       	adc	r23, r1
    70ae:	81 1d       	adc	r24, r1
    70b0:	2b c0       	rjmp	.+86     	; 0x7108 <__fp_mintl>
    70b2:	45 c0       	rjmp	.+138    	; 0x713e <__fp_mpack>

000070b4 <__fp_cmp>:
    70b4:	99 0f       	add	r25, r25
    70b6:	00 08       	sbc	r0, r0
    70b8:	55 0f       	add	r21, r21
    70ba:	aa 0b       	sbc	r26, r26
    70bc:	e0 e8       	ldi	r30, 0x80	; 128
    70be:	fe ef       	ldi	r31, 0xFE	; 254
    70c0:	16 16       	cp	r1, r22
    70c2:	17 06       	cpc	r1, r23
    70c4:	e8 07       	cpc	r30, r24
    70c6:	f9 07       	cpc	r31, r25
    70c8:	c0 f0       	brcs	.+48     	; 0x70fa <__fp_cmp+0x46>
    70ca:	12 16       	cp	r1, r18
    70cc:	13 06       	cpc	r1, r19
    70ce:	e4 07       	cpc	r30, r20
    70d0:	f5 07       	cpc	r31, r21
    70d2:	98 f0       	brcs	.+38     	; 0x70fa <__fp_cmp+0x46>
    70d4:	62 1b       	sub	r22, r18
    70d6:	73 0b       	sbc	r23, r19
    70d8:	84 0b       	sbc	r24, r20
    70da:	95 0b       	sbc	r25, r21
    70dc:	39 f4       	brne	.+14     	; 0x70ec <__fp_cmp+0x38>
    70de:	0a 26       	eor	r0, r26
    70e0:	61 f0       	breq	.+24     	; 0x70fa <__fp_cmp+0x46>
    70e2:	23 2b       	or	r18, r19
    70e4:	24 2b       	or	r18, r20
    70e6:	25 2b       	or	r18, r21
    70e8:	21 f4       	brne	.+8      	; 0x70f2 <__fp_cmp+0x3e>
    70ea:	08 95       	ret
    70ec:	0a 26       	eor	r0, r26
    70ee:	09 f4       	brne	.+2      	; 0x70f2 <__fp_cmp+0x3e>
    70f0:	a1 40       	sbci	r26, 0x01	; 1
    70f2:	a6 95       	lsr	r26
    70f4:	8f ef       	ldi	r24, 0xFF	; 255
    70f6:	81 1d       	adc	r24, r1
    70f8:	81 1d       	adc	r24, r1
    70fa:	08 95       	ret

000070fc <__fp_inf>:
    70fc:	97 f9       	bld	r25, 7
    70fe:	9f 67       	ori	r25, 0x7F	; 127
    7100:	80 e8       	ldi	r24, 0x80	; 128
    7102:	70 e0       	ldi	r23, 0x00	; 0
    7104:	60 e0       	ldi	r22, 0x00	; 0
    7106:	08 95       	ret

00007108 <__fp_mintl>:
    7108:	88 23       	and	r24, r24
    710a:	71 f4       	brne	.+28     	; 0x7128 <__fp_mintl+0x20>
    710c:	77 23       	and	r23, r23
    710e:	21 f0       	breq	.+8      	; 0x7118 <__fp_mintl+0x10>
    7110:	98 50       	subi	r25, 0x08	; 8
    7112:	87 2b       	or	r24, r23
    7114:	76 2f       	mov	r23, r22
    7116:	07 c0       	rjmp	.+14     	; 0x7126 <__fp_mintl+0x1e>
    7118:	66 23       	and	r22, r22
    711a:	11 f4       	brne	.+4      	; 0x7120 <__fp_mintl+0x18>
    711c:	99 27       	eor	r25, r25
    711e:	0d c0       	rjmp	.+26     	; 0x713a <__fp_mintl+0x32>
    7120:	90 51       	subi	r25, 0x10	; 16
    7122:	86 2b       	or	r24, r22
    7124:	70 e0       	ldi	r23, 0x00	; 0
    7126:	60 e0       	ldi	r22, 0x00	; 0
    7128:	2a f0       	brmi	.+10     	; 0x7134 <__fp_mintl+0x2c>
    712a:	9a 95       	dec	r25
    712c:	66 0f       	add	r22, r22
    712e:	77 1f       	adc	r23, r23
    7130:	88 1f       	adc	r24, r24
    7132:	da f7       	brpl	.-10     	; 0x712a <__fp_mintl+0x22>
    7134:	88 0f       	add	r24, r24
    7136:	96 95       	lsr	r25
    7138:	87 95       	ror	r24
    713a:	97 f9       	bld	r25, 7
    713c:	08 95       	ret

0000713e <__fp_mpack>:
    713e:	9f 3f       	cpi	r25, 0xFF	; 255
    7140:	31 f0       	breq	.+12     	; 0x714e <__fp_mpack_finite+0xc>

00007142 <__fp_mpack_finite>:
    7142:	91 50       	subi	r25, 0x01	; 1
    7144:	20 f4       	brcc	.+8      	; 0x714e <__fp_mpack_finite+0xc>
    7146:	87 95       	ror	r24
    7148:	77 95       	ror	r23
    714a:	67 95       	ror	r22
    714c:	b7 95       	ror	r27
    714e:	88 0f       	add	r24, r24
    7150:	91 1d       	adc	r25, r1
    7152:	96 95       	lsr	r25
    7154:	87 95       	ror	r24
    7156:	97 f9       	bld	r25, 7
    7158:	08 95       	ret

0000715a <__fp_nan>:
    715a:	9f ef       	ldi	r25, 0xFF	; 255
    715c:	80 ec       	ldi	r24, 0xC0	; 192
    715e:	08 95       	ret

00007160 <__fp_pscA>:
    7160:	00 24       	eor	r0, r0
    7162:	0a 94       	dec	r0
    7164:	16 16       	cp	r1, r22
    7166:	17 06       	cpc	r1, r23
    7168:	18 06       	cpc	r1, r24
    716a:	09 06       	cpc	r0, r25
    716c:	08 95       	ret

0000716e <__fp_pscB>:
    716e:	00 24       	eor	r0, r0
    7170:	0a 94       	dec	r0
    7172:	12 16       	cp	r1, r18
    7174:	13 06       	cpc	r1, r19
    7176:	14 06       	cpc	r1, r20
    7178:	05 06       	cpc	r0, r21
    717a:	08 95       	ret

0000717c <__fp_round>:
    717c:	09 2e       	mov	r0, r25
    717e:	03 94       	inc	r0
    7180:	00 0c       	add	r0, r0
    7182:	11 f4       	brne	.+4      	; 0x7188 <__fp_round+0xc>
    7184:	88 23       	and	r24, r24
    7186:	52 f0       	brmi	.+20     	; 0x719c <__fp_round+0x20>
    7188:	bb 0f       	add	r27, r27
    718a:	40 f4       	brcc	.+16     	; 0x719c <__fp_round+0x20>
    718c:	bf 2b       	or	r27, r31
    718e:	11 f4       	brne	.+4      	; 0x7194 <__fp_round+0x18>
    7190:	60 ff       	sbrs	r22, 0
    7192:	04 c0       	rjmp	.+8      	; 0x719c <__fp_round+0x20>
    7194:	6f 5f       	subi	r22, 0xFF	; 255
    7196:	7f 4f       	sbci	r23, 0xFF	; 255
    7198:	8f 4f       	sbci	r24, 0xFF	; 255
    719a:	9f 4f       	sbci	r25, 0xFF	; 255
    719c:	08 95       	ret

0000719e <__fp_split3>:
    719e:	57 fd       	sbrc	r21, 7
    71a0:	90 58       	subi	r25, 0x80	; 128
    71a2:	44 0f       	add	r20, r20
    71a4:	55 1f       	adc	r21, r21
    71a6:	59 f0       	breq	.+22     	; 0x71be <__fp_splitA+0x10>
    71a8:	5f 3f       	cpi	r21, 0xFF	; 255
    71aa:	71 f0       	breq	.+28     	; 0x71c8 <__fp_splitA+0x1a>
    71ac:	47 95       	ror	r20

000071ae <__fp_splitA>:
    71ae:	88 0f       	add	r24, r24
    71b0:	97 fb       	bst	r25, 7
    71b2:	99 1f       	adc	r25, r25
    71b4:	61 f0       	breq	.+24     	; 0x71ce <__fp_splitA+0x20>
    71b6:	9f 3f       	cpi	r25, 0xFF	; 255
    71b8:	79 f0       	breq	.+30     	; 0x71d8 <__fp_splitA+0x2a>
    71ba:	87 95       	ror	r24
    71bc:	08 95       	ret
    71be:	12 16       	cp	r1, r18
    71c0:	13 06       	cpc	r1, r19
    71c2:	14 06       	cpc	r1, r20
    71c4:	55 1f       	adc	r21, r21
    71c6:	f2 cf       	rjmp	.-28     	; 0x71ac <__fp_split3+0xe>
    71c8:	46 95       	lsr	r20
    71ca:	f1 df       	rcall	.-30     	; 0x71ae <__fp_splitA>
    71cc:	08 c0       	rjmp	.+16     	; 0x71de <__fp_splitA+0x30>
    71ce:	16 16       	cp	r1, r22
    71d0:	17 06       	cpc	r1, r23
    71d2:	18 06       	cpc	r1, r24
    71d4:	99 1f       	adc	r25, r25
    71d6:	f1 cf       	rjmp	.-30     	; 0x71ba <__fp_splitA+0xc>
    71d8:	86 95       	lsr	r24
    71da:	71 05       	cpc	r23, r1
    71dc:	61 05       	cpc	r22, r1
    71de:	08 94       	sec
    71e0:	08 95       	ret

000071e2 <__fp_trunc>:
    71e2:	e5 df       	rcall	.-54     	; 0x71ae <__fp_splitA>
    71e4:	a0 f0       	brcs	.+40     	; 0x720e <__fp_trunc+0x2c>
    71e6:	be e7       	ldi	r27, 0x7E	; 126
    71e8:	b9 17       	cp	r27, r25
    71ea:	88 f4       	brcc	.+34     	; 0x720e <__fp_trunc+0x2c>
    71ec:	bb 27       	eor	r27, r27
    71ee:	9f 38       	cpi	r25, 0x8F	; 143
    71f0:	60 f4       	brcc	.+24     	; 0x720a <__fp_trunc+0x28>
    71f2:	16 16       	cp	r1, r22
    71f4:	b1 1d       	adc	r27, r1
    71f6:	67 2f       	mov	r22, r23
    71f8:	78 2f       	mov	r23, r24
    71fa:	88 27       	eor	r24, r24
    71fc:	98 5f       	subi	r25, 0xF8	; 248
    71fe:	f7 cf       	rjmp	.-18     	; 0x71ee <__fp_trunc+0xc>
    7200:	86 95       	lsr	r24
    7202:	77 95       	ror	r23
    7204:	67 95       	ror	r22
    7206:	b1 1d       	adc	r27, r1
    7208:	93 95       	inc	r25
    720a:	96 39       	cpi	r25, 0x96	; 150
    720c:	c8 f3       	brcs	.-14     	; 0x7200 <__fp_trunc+0x1e>
    720e:	08 95       	ret

00007210 <__fp_zero>:
    7210:	e8 94       	clt

00007212 <__fp_szero>:
    7212:	bb 27       	eor	r27, r27
    7214:	66 27       	eor	r22, r22
    7216:	77 27       	eor	r23, r23
    7218:	cb 01       	movw	r24, r22
    721a:	97 f9       	bld	r25, 7
    721c:	08 95       	ret

0000721e <modf>:
    721e:	fa 01       	movw	r30, r20
    7220:	dc 01       	movw	r26, r24
    7222:	aa 0f       	add	r26, r26
    7224:	bb 1f       	adc	r27, r27
    7226:	9b 01       	movw	r18, r22
    7228:	ac 01       	movw	r20, r24
    722a:	bf 57       	subi	r27, 0x7F	; 127
    722c:	28 f4       	brcc	.+10     	; 0x7238 <modf+0x1a>
    722e:	22 27       	eor	r18, r18
    7230:	33 27       	eor	r19, r19
    7232:	44 27       	eor	r20, r20
    7234:	50 78       	andi	r21, 0x80	; 128
    7236:	1f c0       	rjmp	.+62     	; 0x7276 <modf+0x58>
    7238:	b7 51       	subi	r27, 0x17	; 23
    723a:	88 f4       	brcc	.+34     	; 0x725e <modf+0x40>
    723c:	ab 2f       	mov	r26, r27
    723e:	00 24       	eor	r0, r0
    7240:	46 95       	lsr	r20
    7242:	37 95       	ror	r19
    7244:	27 95       	ror	r18
    7246:	01 1c       	adc	r0, r1
    7248:	a3 95       	inc	r26
    724a:	d2 f3       	brmi	.-12     	; 0x7240 <modf+0x22>
    724c:	00 20       	and	r0, r0
    724e:	69 f0       	breq	.+26     	; 0x726a <modf+0x4c>
    7250:	22 0f       	add	r18, r18
    7252:	33 1f       	adc	r19, r19
    7254:	44 1f       	adc	r20, r20
    7256:	b3 95       	inc	r27
    7258:	da f3       	brmi	.-10     	; 0x7250 <modf+0x32>
    725a:	0d d0       	rcall	.+26     	; 0x7276 <modf+0x58>
    725c:	de cd       	rjmp	.-1092   	; 0x6e1a <__subsf3>
    725e:	61 30       	cpi	r22, 0x01	; 1
    7260:	71 05       	cpc	r23, r1
    7262:	a0 e8       	ldi	r26, 0x80	; 128
    7264:	8a 07       	cpc	r24, r26
    7266:	b9 46       	sbci	r27, 0x69	; 105
    7268:	30 f4       	brcc	.+12     	; 0x7276 <modf+0x58>
    726a:	9b 01       	movw	r18, r22
    726c:	ac 01       	movw	r20, r24
    726e:	66 27       	eor	r22, r22
    7270:	77 27       	eor	r23, r23
    7272:	88 27       	eor	r24, r24
    7274:	90 78       	andi	r25, 0x80	; 128
    7276:	30 96       	adiw	r30, 0x00	; 0
    7278:	21 f0       	breq	.+8      	; 0x7282 <modf+0x64>
    727a:	20 83       	st	Z, r18
    727c:	31 83       	std	Z+1, r19	; 0x01
    727e:	42 83       	std	Z+2, r20	; 0x02
    7280:	53 83       	std	Z+3, r21	; 0x03
    7282:	08 95       	ret

00007284 <__mulsf3>:
    7284:	0b d0       	rcall	.+22     	; 0x729c <__mulsf3x>
    7286:	7a cf       	rjmp	.-268    	; 0x717c <__fp_round>
    7288:	6b df       	rcall	.-298    	; 0x7160 <__fp_pscA>
    728a:	28 f0       	brcs	.+10     	; 0x7296 <__mulsf3+0x12>
    728c:	70 df       	rcall	.-288    	; 0x716e <__fp_pscB>
    728e:	18 f0       	brcs	.+6      	; 0x7296 <__mulsf3+0x12>
    7290:	95 23       	and	r25, r21
    7292:	09 f0       	breq	.+2      	; 0x7296 <__mulsf3+0x12>
    7294:	33 cf       	rjmp	.-410    	; 0x70fc <__fp_inf>
    7296:	61 cf       	rjmp	.-318    	; 0x715a <__fp_nan>
    7298:	11 24       	eor	r1, r1
    729a:	bb cf       	rjmp	.-138    	; 0x7212 <__fp_szero>

0000729c <__mulsf3x>:
    729c:	80 df       	rcall	.-256    	; 0x719e <__fp_split3>
    729e:	a0 f3       	brcs	.-24     	; 0x7288 <__mulsf3+0x4>

000072a0 <__mulsf3_pse>:
    72a0:	95 9f       	mul	r25, r21
    72a2:	d1 f3       	breq	.-12     	; 0x7298 <__mulsf3+0x14>
    72a4:	95 0f       	add	r25, r21
    72a6:	50 e0       	ldi	r21, 0x00	; 0
    72a8:	55 1f       	adc	r21, r21
    72aa:	62 9f       	mul	r22, r18
    72ac:	f0 01       	movw	r30, r0
    72ae:	72 9f       	mul	r23, r18
    72b0:	bb 27       	eor	r27, r27
    72b2:	f0 0d       	add	r31, r0
    72b4:	b1 1d       	adc	r27, r1
    72b6:	63 9f       	mul	r22, r19
    72b8:	aa 27       	eor	r26, r26
    72ba:	f0 0d       	add	r31, r0
    72bc:	b1 1d       	adc	r27, r1
    72be:	aa 1f       	adc	r26, r26
    72c0:	64 9f       	mul	r22, r20
    72c2:	66 27       	eor	r22, r22
    72c4:	b0 0d       	add	r27, r0
    72c6:	a1 1d       	adc	r26, r1
    72c8:	66 1f       	adc	r22, r22
    72ca:	82 9f       	mul	r24, r18
    72cc:	22 27       	eor	r18, r18
    72ce:	b0 0d       	add	r27, r0
    72d0:	a1 1d       	adc	r26, r1
    72d2:	62 1f       	adc	r22, r18
    72d4:	73 9f       	mul	r23, r19
    72d6:	b0 0d       	add	r27, r0
    72d8:	a1 1d       	adc	r26, r1
    72da:	62 1f       	adc	r22, r18
    72dc:	83 9f       	mul	r24, r19
    72de:	a0 0d       	add	r26, r0
    72e0:	61 1d       	adc	r22, r1
    72e2:	22 1f       	adc	r18, r18
    72e4:	74 9f       	mul	r23, r20
    72e6:	33 27       	eor	r19, r19
    72e8:	a0 0d       	add	r26, r0
    72ea:	61 1d       	adc	r22, r1
    72ec:	23 1f       	adc	r18, r19
    72ee:	84 9f       	mul	r24, r20
    72f0:	60 0d       	add	r22, r0
    72f2:	21 1d       	adc	r18, r1
    72f4:	82 2f       	mov	r24, r18
    72f6:	76 2f       	mov	r23, r22
    72f8:	6a 2f       	mov	r22, r26
    72fa:	11 24       	eor	r1, r1
    72fc:	9f 57       	subi	r25, 0x7F	; 127
    72fe:	50 40       	sbci	r21, 0x00	; 0
    7300:	8a f0       	brmi	.+34     	; 0x7324 <__mulsf3_pse+0x84>
    7302:	e1 f0       	breq	.+56     	; 0x733c <__mulsf3_pse+0x9c>
    7304:	88 23       	and	r24, r24
    7306:	4a f0       	brmi	.+18     	; 0x731a <__mulsf3_pse+0x7a>
    7308:	ee 0f       	add	r30, r30
    730a:	ff 1f       	adc	r31, r31
    730c:	bb 1f       	adc	r27, r27
    730e:	66 1f       	adc	r22, r22
    7310:	77 1f       	adc	r23, r23
    7312:	88 1f       	adc	r24, r24
    7314:	91 50       	subi	r25, 0x01	; 1
    7316:	50 40       	sbci	r21, 0x00	; 0
    7318:	a9 f7       	brne	.-22     	; 0x7304 <__mulsf3_pse+0x64>
    731a:	9e 3f       	cpi	r25, 0xFE	; 254
    731c:	51 05       	cpc	r21, r1
    731e:	70 f0       	brcs	.+28     	; 0x733c <__mulsf3_pse+0x9c>
    7320:	ed ce       	rjmp	.-550    	; 0x70fc <__fp_inf>
    7322:	77 cf       	rjmp	.-274    	; 0x7212 <__fp_szero>
    7324:	5f 3f       	cpi	r21, 0xFF	; 255
    7326:	ec f3       	brlt	.-6      	; 0x7322 <__mulsf3_pse+0x82>
    7328:	98 3e       	cpi	r25, 0xE8	; 232
    732a:	dc f3       	brlt	.-10     	; 0x7322 <__mulsf3_pse+0x82>
    732c:	86 95       	lsr	r24
    732e:	77 95       	ror	r23
    7330:	67 95       	ror	r22
    7332:	b7 95       	ror	r27
    7334:	f7 95       	ror	r31
    7336:	e7 95       	ror	r30
    7338:	9f 5f       	subi	r25, 0xFF	; 255
    733a:	c1 f7       	brne	.-16     	; 0x732c <__mulsf3_pse+0x8c>
    733c:	fe 2b       	or	r31, r30
    733e:	88 0f       	add	r24, r24
    7340:	91 1d       	adc	r25, r1
    7342:	96 95       	lsr	r25
    7344:	87 95       	ror	r24
    7346:	97 f9       	bld	r25, 7
    7348:	08 95       	ret

0000734a <round>:
    734a:	31 df       	rcall	.-414    	; 0x71ae <__fp_splitA>
    734c:	e0 f0       	brcs	.+56     	; 0x7386 <round+0x3c>
    734e:	9e 37       	cpi	r25, 0x7E	; 126
    7350:	d8 f0       	brcs	.+54     	; 0x7388 <round+0x3e>
    7352:	96 39       	cpi	r25, 0x96	; 150
    7354:	b8 f4       	brcc	.+46     	; 0x7384 <round+0x3a>
    7356:	9e 38       	cpi	r25, 0x8E	; 142
    7358:	48 f4       	brcc	.+18     	; 0x736c <round+0x22>
    735a:	67 2f       	mov	r22, r23
    735c:	78 2f       	mov	r23, r24
    735e:	88 27       	eor	r24, r24
    7360:	98 5f       	subi	r25, 0xF8	; 248
    7362:	f9 cf       	rjmp	.-14     	; 0x7356 <round+0xc>
    7364:	86 95       	lsr	r24
    7366:	77 95       	ror	r23
    7368:	67 95       	ror	r22
    736a:	93 95       	inc	r25
    736c:	95 39       	cpi	r25, 0x95	; 149
    736e:	d0 f3       	brcs	.-12     	; 0x7364 <round+0x1a>
    7370:	b6 2f       	mov	r27, r22
    7372:	b1 70       	andi	r27, 0x01	; 1
    7374:	6b 0f       	add	r22, r27
    7376:	71 1d       	adc	r23, r1
    7378:	81 1d       	adc	r24, r1
    737a:	20 f4       	brcc	.+8      	; 0x7384 <round+0x3a>
    737c:	87 95       	ror	r24
    737e:	77 95       	ror	r23
    7380:	67 95       	ror	r22
    7382:	93 95       	inc	r25
    7384:	c1 ce       	rjmp	.-638    	; 0x7108 <__fp_mintl>
    7386:	db ce       	rjmp	.-586    	; 0x713e <__fp_mpack>
    7388:	44 cf       	rjmp	.-376    	; 0x7212 <__fp_szero>

0000738a <__mulsi3>:
    738a:	62 9f       	mul	r22, r18
    738c:	d0 01       	movw	r26, r0
    738e:	73 9f       	mul	r23, r19
    7390:	f0 01       	movw	r30, r0
    7392:	82 9f       	mul	r24, r18
    7394:	e0 0d       	add	r30, r0
    7396:	f1 1d       	adc	r31, r1
    7398:	64 9f       	mul	r22, r20
    739a:	e0 0d       	add	r30, r0
    739c:	f1 1d       	adc	r31, r1
    739e:	92 9f       	mul	r25, r18
    73a0:	f0 0d       	add	r31, r0
    73a2:	83 9f       	mul	r24, r19
    73a4:	f0 0d       	add	r31, r0
    73a6:	74 9f       	mul	r23, r20
    73a8:	f0 0d       	add	r31, r0
    73aa:	65 9f       	mul	r22, r21
    73ac:	f0 0d       	add	r31, r0
    73ae:	99 27       	eor	r25, r25
    73b0:	72 9f       	mul	r23, r18
    73b2:	b0 0d       	add	r27, r0
    73b4:	e1 1d       	adc	r30, r1
    73b6:	f9 1f       	adc	r31, r25
    73b8:	63 9f       	mul	r22, r19
    73ba:	b0 0d       	add	r27, r0
    73bc:	e1 1d       	adc	r30, r1
    73be:	f9 1f       	adc	r31, r25
    73c0:	bd 01       	movw	r22, r26
    73c2:	cf 01       	movw	r24, r30
    73c4:	11 24       	eor	r1, r1
    73c6:	08 95       	ret

000073c8 <__udivmodqi4>:
    73c8:	99 1b       	sub	r25, r25
    73ca:	79 e0       	ldi	r23, 0x09	; 9
    73cc:	04 c0       	rjmp	.+8      	; 0x73d6 <__udivmodqi4_ep>

000073ce <__udivmodqi4_loop>:
    73ce:	99 1f       	adc	r25, r25
    73d0:	96 17       	cp	r25, r22
    73d2:	08 f0       	brcs	.+2      	; 0x73d6 <__udivmodqi4_ep>
    73d4:	96 1b       	sub	r25, r22

000073d6 <__udivmodqi4_ep>:
    73d6:	88 1f       	adc	r24, r24
    73d8:	7a 95       	dec	r23
    73da:	c9 f7       	brne	.-14     	; 0x73ce <__udivmodqi4_loop>
    73dc:	80 95       	com	r24
    73de:	08 95       	ret

000073e0 <__udivmodsi4>:
    73e0:	a1 e2       	ldi	r26, 0x21	; 33
    73e2:	1a 2e       	mov	r1, r26
    73e4:	aa 1b       	sub	r26, r26
    73e6:	bb 1b       	sub	r27, r27
    73e8:	fd 01       	movw	r30, r26
    73ea:	0d c0       	rjmp	.+26     	; 0x7406 <__udivmodsi4_ep>

000073ec <__udivmodsi4_loop>:
    73ec:	aa 1f       	adc	r26, r26
    73ee:	bb 1f       	adc	r27, r27
    73f0:	ee 1f       	adc	r30, r30
    73f2:	ff 1f       	adc	r31, r31
    73f4:	a2 17       	cp	r26, r18
    73f6:	b3 07       	cpc	r27, r19
    73f8:	e4 07       	cpc	r30, r20
    73fa:	f5 07       	cpc	r31, r21
    73fc:	20 f0       	brcs	.+8      	; 0x7406 <__udivmodsi4_ep>
    73fe:	a2 1b       	sub	r26, r18
    7400:	b3 0b       	sbc	r27, r19
    7402:	e4 0b       	sbc	r30, r20
    7404:	f5 0b       	sbc	r31, r21

00007406 <__udivmodsi4_ep>:
    7406:	66 1f       	adc	r22, r22
    7408:	77 1f       	adc	r23, r23
    740a:	88 1f       	adc	r24, r24
    740c:	99 1f       	adc	r25, r25
    740e:	1a 94       	dec	r1
    7410:	69 f7       	brne	.-38     	; 0x73ec <__udivmodsi4_loop>
    7412:	60 95       	com	r22
    7414:	70 95       	com	r23
    7416:	80 95       	com	r24
    7418:	90 95       	com	r25
    741a:	9b 01       	movw	r18, r22
    741c:	ac 01       	movw	r20, r24
    741e:	bd 01       	movw	r22, r26
    7420:	cf 01       	movw	r24, r30
    7422:	08 95       	ret

00007424 <__prologue_saves__>:
    7424:	2f 92       	push	r2
    7426:	3f 92       	push	r3
    7428:	4f 92       	push	r4
    742a:	5f 92       	push	r5
    742c:	6f 92       	push	r6
    742e:	7f 92       	push	r7
    7430:	8f 92       	push	r8
    7432:	9f 92       	push	r9
    7434:	af 92       	push	r10
    7436:	bf 92       	push	r11
    7438:	cf 92       	push	r12
    743a:	df 92       	push	r13
    743c:	ef 92       	push	r14
    743e:	ff 92       	push	r15
    7440:	0f 93       	push	r16
    7442:	1f 93       	push	r17
    7444:	cf 93       	push	r28
    7446:	df 93       	push	r29
    7448:	cd b7       	in	r28, 0x3d	; 61
    744a:	de b7       	in	r29, 0x3e	; 62
    744c:	ca 1b       	sub	r28, r26
    744e:	db 0b       	sbc	r29, r27
    7450:	cd bf       	out	0x3d, r28	; 61
    7452:	de bf       	out	0x3e, r29	; 62
    7454:	19 94       	eijmp

00007456 <__epilogue_restores__>:
    7456:	2a 88       	ldd	r2, Y+18	; 0x12
    7458:	39 88       	ldd	r3, Y+17	; 0x11
    745a:	48 88       	ldd	r4, Y+16	; 0x10
    745c:	5f 84       	ldd	r5, Y+15	; 0x0f
    745e:	6e 84       	ldd	r6, Y+14	; 0x0e
    7460:	7d 84       	ldd	r7, Y+13	; 0x0d
    7462:	8c 84       	ldd	r8, Y+12	; 0x0c
    7464:	9b 84       	ldd	r9, Y+11	; 0x0b
    7466:	aa 84       	ldd	r10, Y+10	; 0x0a
    7468:	b9 84       	ldd	r11, Y+9	; 0x09
    746a:	c8 84       	ldd	r12, Y+8	; 0x08
    746c:	df 80       	ldd	r13, Y+7	; 0x07
    746e:	ee 80       	ldd	r14, Y+6	; 0x06
    7470:	fd 80       	ldd	r15, Y+5	; 0x05
    7472:	0c 81       	ldd	r16, Y+4	; 0x04
    7474:	1b 81       	ldd	r17, Y+3	; 0x03
    7476:	aa 81       	ldd	r26, Y+2	; 0x02
    7478:	b9 81       	ldd	r27, Y+1	; 0x01
    747a:	ce 0f       	add	r28, r30
    747c:	d1 1d       	adc	r29, r1
    747e:	cd bf       	out	0x3d, r28	; 61
    7480:	de bf       	out	0x3e, r29	; 62
    7482:	ed 01       	movw	r28, r26
    7484:	08 95       	ret

00007486 <malloc>:
    7486:	cf 93       	push	r28
    7488:	df 93       	push	r29
    748a:	ac 01       	movw	r20, r24
    748c:	82 30       	cpi	r24, 0x02	; 2
    748e:	91 05       	cpc	r25, r1
    7490:	10 f4       	brcc	.+4      	; 0x7496 <malloc+0x10>
    7492:	42 e0       	ldi	r20, 0x02	; 2
    7494:	50 e0       	ldi	r21, 0x00	; 0
    7496:	e0 91 70 29 	lds	r30, 0x2970
    749a:	f0 91 71 29 	lds	r31, 0x2971
    749e:	20 e0       	ldi	r18, 0x00	; 0
    74a0:	30 e0       	ldi	r19, 0x00	; 0
    74a2:	a0 e0       	ldi	r26, 0x00	; 0
    74a4:	b0 e0       	ldi	r27, 0x00	; 0
    74a6:	24 c0       	rjmp	.+72     	; 0x74f0 <malloc+0x6a>
    74a8:	80 81       	ld	r24, Z
    74aa:	91 81       	ldd	r25, Z+1	; 0x01
    74ac:	84 17       	cp	r24, r20
    74ae:	95 07       	cpc	r25, r21
    74b0:	d0 f0       	brcs	.+52     	; 0x74e6 <malloc+0x60>
    74b2:	84 17       	cp	r24, r20
    74b4:	95 07       	cpc	r25, r21
    74b6:	71 f4       	brne	.+28     	; 0x74d4 <malloc+0x4e>
    74b8:	82 81       	ldd	r24, Z+2	; 0x02
    74ba:	93 81       	ldd	r25, Z+3	; 0x03
    74bc:	10 97       	sbiw	r26, 0x00	; 0
    74be:	29 f0       	breq	.+10     	; 0x74ca <malloc+0x44>
    74c0:	12 96       	adiw	r26, 0x02	; 2
    74c2:	8d 93       	st	X+, r24
    74c4:	9c 93       	st	X, r25
    74c6:	13 97       	sbiw	r26, 0x03	; 3
    74c8:	2c c0       	rjmp	.+88     	; 0x7522 <malloc+0x9c>
    74ca:	80 93 70 29 	sts	0x2970, r24
    74ce:	90 93 71 29 	sts	0x2971, r25
    74d2:	27 c0       	rjmp	.+78     	; 0x7522 <malloc+0x9c>
    74d4:	21 15       	cp	r18, r1
    74d6:	31 05       	cpc	r19, r1
    74d8:	19 f0       	breq	.+6      	; 0x74e0 <malloc+0x5a>
    74da:	82 17       	cp	r24, r18
    74dc:	93 07       	cpc	r25, r19
    74de:	18 f4       	brcc	.+6      	; 0x74e6 <malloc+0x60>
    74e0:	9c 01       	movw	r18, r24
    74e2:	bd 01       	movw	r22, r26
    74e4:	ef 01       	movw	r28, r30
    74e6:	92 81       	ldd	r25, Z+2	; 0x02
    74e8:	83 81       	ldd	r24, Z+3	; 0x03
    74ea:	df 01       	movw	r26, r30
    74ec:	e9 2f       	mov	r30, r25
    74ee:	f8 2f       	mov	r31, r24
    74f0:	30 97       	sbiw	r30, 0x00	; 0
    74f2:	d1 f6       	brne	.-76     	; 0x74a8 <malloc+0x22>
    74f4:	21 15       	cp	r18, r1
    74f6:	31 05       	cpc	r19, r1
    74f8:	f9 f0       	breq	.+62     	; 0x7538 <malloc+0xb2>
    74fa:	c9 01       	movw	r24, r18
    74fc:	84 1b       	sub	r24, r20
    74fe:	95 0b       	sbc	r25, r21
    7500:	84 30       	cpi	r24, 0x04	; 4
    7502:	91 05       	cpc	r25, r1
    7504:	80 f4       	brcc	.+32     	; 0x7526 <malloc+0xa0>
    7506:	8a 81       	ldd	r24, Y+2	; 0x02
    7508:	9b 81       	ldd	r25, Y+3	; 0x03
    750a:	61 15       	cp	r22, r1
    750c:	71 05       	cpc	r23, r1
    750e:	21 f0       	breq	.+8      	; 0x7518 <malloc+0x92>
    7510:	fb 01       	movw	r30, r22
    7512:	82 83       	std	Z+2, r24	; 0x02
    7514:	93 83       	std	Z+3, r25	; 0x03
    7516:	04 c0       	rjmp	.+8      	; 0x7520 <malloc+0x9a>
    7518:	80 93 70 29 	sts	0x2970, r24
    751c:	90 93 71 29 	sts	0x2971, r25
    7520:	fe 01       	movw	r30, r28
    7522:	32 96       	adiw	r30, 0x02	; 2
    7524:	42 c0       	rjmp	.+132    	; 0x75aa <malloc+0x124>
    7526:	fe 01       	movw	r30, r28
    7528:	e8 0f       	add	r30, r24
    752a:	f9 1f       	adc	r31, r25
    752c:	41 93       	st	Z+, r20
    752e:	51 93       	st	Z+, r21
    7530:	02 97       	sbiw	r24, 0x02	; 2
    7532:	88 83       	st	Y, r24
    7534:	99 83       	std	Y+1, r25	; 0x01
    7536:	39 c0       	rjmp	.+114    	; 0x75aa <malloc+0x124>
    7538:	80 91 6e 29 	lds	r24, 0x296E
    753c:	90 91 6f 29 	lds	r25, 0x296F
    7540:	00 97       	sbiw	r24, 0x00	; 0
    7542:	41 f4       	brne	.+16     	; 0x7554 <malloc+0xce>
    7544:	80 91 e8 23 	lds	r24, 0x23E8
    7548:	90 91 e9 23 	lds	r25, 0x23E9
    754c:	80 93 6e 29 	sts	0x296E, r24
    7550:	90 93 6f 29 	sts	0x296F, r25
    7554:	20 91 e6 23 	lds	r18, 0x23E6
    7558:	30 91 e7 23 	lds	r19, 0x23E7
    755c:	21 15       	cp	r18, r1
    755e:	31 05       	cpc	r19, r1
    7560:	41 f4       	brne	.+16     	; 0x7572 <malloc+0xec>
    7562:	2d b7       	in	r18, 0x3d	; 61
    7564:	3e b7       	in	r19, 0x3e	; 62
    7566:	80 91 ea 23 	lds	r24, 0x23EA
    756a:	90 91 eb 23 	lds	r25, 0x23EB
    756e:	28 1b       	sub	r18, r24
    7570:	39 0b       	sbc	r19, r25
    7572:	e0 91 6e 29 	lds	r30, 0x296E
    7576:	f0 91 6f 29 	lds	r31, 0x296F
    757a:	e2 17       	cp	r30, r18
    757c:	f3 07       	cpc	r31, r19
    757e:	98 f4       	brcc	.+38     	; 0x75a6 <malloc+0x120>
    7580:	2e 1b       	sub	r18, r30
    7582:	3f 0b       	sbc	r19, r31
    7584:	24 17       	cp	r18, r20
    7586:	35 07       	cpc	r19, r21
    7588:	70 f0       	brcs	.+28     	; 0x75a6 <malloc+0x120>
    758a:	ca 01       	movw	r24, r20
    758c:	02 96       	adiw	r24, 0x02	; 2
    758e:	28 17       	cp	r18, r24
    7590:	39 07       	cpc	r19, r25
    7592:	48 f0       	brcs	.+18     	; 0x75a6 <malloc+0x120>
    7594:	8e 0f       	add	r24, r30
    7596:	9f 1f       	adc	r25, r31
    7598:	80 93 6e 29 	sts	0x296E, r24
    759c:	90 93 6f 29 	sts	0x296F, r25
    75a0:	41 93       	st	Z+, r20
    75a2:	51 93       	st	Z+, r21
    75a4:	02 c0       	rjmp	.+4      	; 0x75aa <malloc+0x124>
    75a6:	e0 e0       	ldi	r30, 0x00	; 0
    75a8:	f0 e0       	ldi	r31, 0x00	; 0
    75aa:	cf 01       	movw	r24, r30
    75ac:	df 91       	pop	r29
    75ae:	cf 91       	pop	r28
    75b0:	08 95       	ret

000075b2 <free>:
    75b2:	0f 93       	push	r16
    75b4:	1f 93       	push	r17
    75b6:	cf 93       	push	r28
    75b8:	df 93       	push	r29
    75ba:	9c 01       	movw	r18, r24
    75bc:	00 97       	sbiw	r24, 0x00	; 0
    75be:	09 f4       	brne	.+2      	; 0x75c2 <free+0x10>
    75c0:	8c c0       	rjmp	.+280    	; 0x76da <free+0x128>
    75c2:	dc 01       	movw	r26, r24
    75c4:	12 97       	sbiw	r26, 0x02	; 2
    75c6:	12 96       	adiw	r26, 0x02	; 2
    75c8:	1d 92       	st	X+, r1
    75ca:	1c 92       	st	X, r1
    75cc:	13 97       	sbiw	r26, 0x03	; 3
    75ce:	60 91 70 29 	lds	r22, 0x2970
    75d2:	70 91 71 29 	lds	r23, 0x2971
    75d6:	61 15       	cp	r22, r1
    75d8:	71 05       	cpc	r23, r1
    75da:	89 f4       	brne	.+34     	; 0x75fe <free+0x4c>
    75dc:	8d 91       	ld	r24, X+
    75de:	9c 91       	ld	r25, X
    75e0:	11 97       	sbiw	r26, 0x01	; 1
    75e2:	82 0f       	add	r24, r18
    75e4:	93 1f       	adc	r25, r19
    75e6:	20 91 6e 29 	lds	r18, 0x296E
    75ea:	30 91 6f 29 	lds	r19, 0x296F
    75ee:	28 17       	cp	r18, r24
    75f0:	39 07       	cpc	r19, r25
    75f2:	69 f5       	brne	.+90     	; 0x764e <free+0x9c>
    75f4:	a0 93 6e 29 	sts	0x296E, r26
    75f8:	b0 93 6f 29 	sts	0x296F, r27
    75fc:	6e c0       	rjmp	.+220    	; 0x76da <free+0x128>
    75fe:	fb 01       	movw	r30, r22
    7600:	40 e0       	ldi	r20, 0x00	; 0
    7602:	50 e0       	ldi	r21, 0x00	; 0
    7604:	01 c0       	rjmp	.+2      	; 0x7608 <free+0x56>
    7606:	fc 01       	movw	r30, r24
    7608:	ea 17       	cp	r30, r26
    760a:	fb 07       	cpc	r31, r27
    760c:	30 f4       	brcc	.+12     	; 0x761a <free+0x68>
    760e:	82 81       	ldd	r24, Z+2	; 0x02
    7610:	93 81       	ldd	r25, Z+3	; 0x03
    7612:	af 01       	movw	r20, r30
    7614:	00 97       	sbiw	r24, 0x00	; 0
    7616:	b9 f7       	brne	.-18     	; 0x7606 <free+0x54>
    7618:	1f c0       	rjmp	.+62     	; 0x7658 <free+0xa6>
    761a:	e9 01       	movw	r28, r18
    761c:	22 97       	sbiw	r28, 0x02	; 2
    761e:	ea 83       	std	Y+2, r30	; 0x02
    7620:	fb 83       	std	Y+3, r31	; 0x03
    7622:	08 81       	ld	r16, Y
    7624:	19 81       	ldd	r17, Y+1	; 0x01
    7626:	c9 01       	movw	r24, r18
    7628:	80 0f       	add	r24, r16
    762a:	91 1f       	adc	r25, r17
    762c:	8e 17       	cp	r24, r30
    762e:	9f 07       	cpc	r25, r31
    7630:	59 f4       	brne	.+22     	; 0x7648 <free+0x96>
    7632:	80 81       	ld	r24, Z
    7634:	91 81       	ldd	r25, Z+1	; 0x01
    7636:	80 0f       	add	r24, r16
    7638:	91 1f       	adc	r25, r17
    763a:	02 96       	adiw	r24, 0x02	; 2
    763c:	88 83       	st	Y, r24
    763e:	99 83       	std	Y+1, r25	; 0x01
    7640:	82 81       	ldd	r24, Z+2	; 0x02
    7642:	93 81       	ldd	r25, Z+3	; 0x03
    7644:	8a 83       	std	Y+2, r24	; 0x02
    7646:	9b 83       	std	Y+3, r25	; 0x03
    7648:	41 15       	cp	r20, r1
    764a:	51 05       	cpc	r21, r1
    764c:	29 f4       	brne	.+10     	; 0x7658 <free+0xa6>
    764e:	a0 93 70 29 	sts	0x2970, r26
    7652:	b0 93 71 29 	sts	0x2971, r27
    7656:	41 c0       	rjmp	.+130    	; 0x76da <free+0x128>
    7658:	fa 01       	movw	r30, r20
    765a:	a2 83       	std	Z+2, r26	; 0x02
    765c:	b3 83       	std	Z+3, r27	; 0x03
    765e:	c1 91       	ld	r28, Z+
    7660:	d1 91       	ld	r29, Z+
    7662:	ec 0f       	add	r30, r28
    7664:	fd 1f       	adc	r31, r29
    7666:	ae 17       	cp	r26, r30
    7668:	bf 07       	cpc	r27, r31
    766a:	81 f4       	brne	.+32     	; 0x768c <free+0xda>
    766c:	f9 01       	movw	r30, r18
    766e:	92 91       	ld	r25, -Z
    7670:	82 91       	ld	r24, -Z
    7672:	8c 0f       	add	r24, r28
    7674:	9d 1f       	adc	r25, r29
    7676:	02 96       	adiw	r24, 0x02	; 2
    7678:	da 01       	movw	r26, r20
    767a:	8d 93       	st	X+, r24
    767c:	9c 93       	st	X, r25
    767e:	11 97       	sbiw	r26, 0x01	; 1
    7680:	82 81       	ldd	r24, Z+2	; 0x02
    7682:	93 81       	ldd	r25, Z+3	; 0x03
    7684:	12 96       	adiw	r26, 0x02	; 2
    7686:	8d 93       	st	X+, r24
    7688:	9c 93       	st	X, r25
    768a:	13 97       	sbiw	r26, 0x03	; 3
    768c:	e0 e0       	ldi	r30, 0x00	; 0
    768e:	f0 e0       	ldi	r31, 0x00	; 0
    7690:	02 c0       	rjmp	.+4      	; 0x7696 <free+0xe4>
    7692:	fb 01       	movw	r30, r22
    7694:	bc 01       	movw	r22, r24
    7696:	db 01       	movw	r26, r22
    7698:	12 96       	adiw	r26, 0x02	; 2
    769a:	8d 91       	ld	r24, X+
    769c:	9c 91       	ld	r25, X
    769e:	13 97       	sbiw	r26, 0x03	; 3
    76a0:	00 97       	sbiw	r24, 0x00	; 0
    76a2:	b9 f7       	brne	.-18     	; 0x7692 <free+0xe0>
    76a4:	cb 01       	movw	r24, r22
    76a6:	02 96       	adiw	r24, 0x02	; 2
    76a8:	2d 91       	ld	r18, X+
    76aa:	3c 91       	ld	r19, X
    76ac:	11 97       	sbiw	r26, 0x01	; 1
    76ae:	82 0f       	add	r24, r18
    76b0:	93 1f       	adc	r25, r19
    76b2:	20 91 6e 29 	lds	r18, 0x296E
    76b6:	30 91 6f 29 	lds	r19, 0x296F
    76ba:	28 17       	cp	r18, r24
    76bc:	39 07       	cpc	r19, r25
    76be:	69 f4       	brne	.+26     	; 0x76da <free+0x128>
    76c0:	30 97       	sbiw	r30, 0x00	; 0
    76c2:	29 f4       	brne	.+10     	; 0x76ce <free+0x11c>
    76c4:	10 92 70 29 	sts	0x2970, r1
    76c8:	10 92 71 29 	sts	0x2971, r1
    76cc:	02 c0       	rjmp	.+4      	; 0x76d2 <free+0x120>
    76ce:	12 82       	std	Z+2, r1	; 0x02
    76d0:	13 82       	std	Z+3, r1	; 0x03
    76d2:	60 93 6e 29 	sts	0x296E, r22
    76d6:	70 93 6f 29 	sts	0x296F, r23
    76da:	df 91       	pop	r29
    76dc:	cf 91       	pop	r28
    76de:	1f 91       	pop	r17
    76e0:	0f 91       	pop	r16
    76e2:	08 95       	ret

000076e4 <memcpy>:
    76e4:	fb 01       	movw	r30, r22
    76e6:	dc 01       	movw	r26, r24
    76e8:	02 c0       	rjmp	.+4      	; 0x76ee <memcpy+0xa>
    76ea:	01 90       	ld	r0, Z+
    76ec:	0d 92       	st	X+, r0
    76ee:	41 50       	subi	r20, 0x01	; 1
    76f0:	50 40       	sbci	r21, 0x00	; 0
    76f2:	d8 f7       	brcc	.-10     	; 0x76ea <memcpy+0x6>
    76f4:	08 95       	ret

000076f6 <__eerd_block_x128a1u>:
    76f6:	e0 ec       	ldi	r30, 0xC0	; 192
    76f8:	f1 e0       	ldi	r31, 0x01	; 1
    76fa:	a7 85       	ldd	r26, Z+15	; 0x0f
    76fc:	a7 fd       	sbrc	r26, 7
    76fe:	fd cf       	rjmp	.-6      	; 0x76fa <__eerd_block_x128a1u+0x4>
    7700:	a4 85       	ldd	r26, Z+12	; 0x0c
    7702:	a8 60       	ori	r26, 0x08	; 8
    7704:	a4 87       	std	Z+12, r26	; 0x0c
    7706:	60 50       	subi	r22, 0x00	; 0
    7708:	70 4f       	sbci	r23, 0xF0	; 240
    770a:	0c 94 72 3b 	jmp	0x76e4	; 0x76e4 <memcpy>

0000770e <__eewr_block_x128a1u>:
    770e:	dc 01       	movw	r26, r24
    7710:	cb 01       	movw	r24, r22
    7712:	03 c0       	rjmp	.+6      	; 0x771a <__eewr_block_x128a1u+0xc>
    7714:	2d 91       	ld	r18, X+
    7716:	0e 94 92 3b 	call	0x7724	; 0x7724 <__eewr_r18_x128a1u>
    771a:	41 50       	subi	r20, 0x01	; 1
    771c:	50 40       	sbci	r21, 0x00	; 0
    771e:	d0 f7       	brcc	.-12     	; 0x7714 <__eewr_block_x128a1u+0x6>
    7720:	08 95       	ret

00007722 <__eewr_byte_x128a1u>:
    7722:	26 2f       	mov	r18, r22

00007724 <__eewr_r18_x128a1u>:
    7724:	e0 ec       	ldi	r30, 0xC0	; 192
    7726:	f1 e0       	ldi	r31, 0x01	; 1
    7728:	37 85       	ldd	r19, Z+15	; 0x0f
    772a:	37 fd       	sbrc	r19, 7
    772c:	fd cf       	rjmp	.-6      	; 0x7728 <__eewr_r18_x128a1u+0x4>
    772e:	34 85       	ldd	r19, Z+12	; 0x0c
    7730:	37 7f       	andi	r19, 0xF7	; 247
    7732:	34 87       	std	Z+12, r19	; 0x0c
    7734:	37 85       	ldd	r19, Z+15	; 0x0f
    7736:	31 ff       	sbrs	r19, 1
    7738:	09 c0       	rjmp	.+18     	; 0x774c <__eewr_r18_x128a1u+0x28>
    773a:	36 e3       	ldi	r19, 0x36	; 54
    773c:	32 87       	std	Z+10, r19	; 0x0a
    773e:	38 ed       	ldi	r19, 0xD8	; 216
    7740:	34 bf       	out	0x34, r19	; 52
    7742:	31 e0       	ldi	r19, 0x01	; 1
    7744:	33 87       	std	Z+11, r19	; 0x0b
    7746:	37 85       	ldd	r19, Z+15	; 0x0f
    7748:	37 fd       	sbrc	r19, 7
    774a:	fd cf       	rjmp	.-6      	; 0x7746 <__eewr_r18_x128a1u+0x22>
    774c:	33 e3       	ldi	r19, 0x33	; 51
    774e:	32 87       	std	Z+10, r19	; 0x0a
    7750:	80 83       	st	Z, r24
    7752:	91 83       	std	Z+1, r25	; 0x01
    7754:	12 82       	std	Z+2, r1	; 0x02
    7756:	24 83       	std	Z+4, r18	; 0x04
    7758:	25 e3       	ldi	r18, 0x35	; 53
    775a:	22 87       	std	Z+10, r18	; 0x0a
    775c:	28 ed       	ldi	r18, 0xD8	; 216
    775e:	31 e0       	ldi	r19, 0x01	; 1
    7760:	24 bf       	out	0x34, r18	; 52
    7762:	33 87       	std	Z+11, r19	; 0x0b
    7764:	01 96       	adiw	r24, 0x01	; 1
    7766:	08 95       	ret

00007768 <_exit>:
    7768:	f8 94       	cli

0000776a <__stop_program>:
    776a:	ff cf       	rjmp	.-2      	; 0x776a <__stop_program>
