<stg><name>conv_1</name>


<trans_list>

<trans id="733" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="10" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="15" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten114 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten114"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln32_10, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %r = add i5 1, %r_0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:25  %icmp_ln8 = icmp eq i12 %indvar_flatten114, -40

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:26  %add_ln8 = add i12 1, %indvar_flatten114

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:2  %icmp_ln11 = icmp eq i8 %indvar_flatten, -100

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:3  %select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:4  %select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:42  %xor_ln32 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_begin:43  %icmp_ln14 = icmp eq i3 %f_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:44  %and_ln32 = and i1 %icmp_ln14, %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:45  %add_ln23_3 = add i5 1, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:47  %or_ln32 = or i1 %and_ln32, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:48  %select_ln32_9 = select i1 %or_ln32, i3 0, i3 %f_0

]]></Node>
<StgValue><ssdm name="select_ln32_9"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:49  %select_ln32_10 = select i1 %and_ln32, i5 %add_ln23_3, i5 %select_ln32

]]></Node>
<StgValue><ssdm name="select_ln32_10"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_end:3  %f = add i3 %select_ln32_9, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:4  %add_ln11 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Filter1_Loop_end:5  %select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="60" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="5">
<![CDATA[
:5  %zext_ln1117 = zext i5 %r_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %mul_ln1117 = mul i12 43, %zext_ln1117

]]></Node>
<StgValue><ssdm name="mul_ln1117"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %udiv_ln = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="5">
<![CDATA[
:9  %zext_ln1117_5 = zext i5 %r to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %mul_ln1117_1 = mul i12 43, %zext_ln1117_5

]]></Node>
<StgValue><ssdm name="mul_ln1117_1"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %udiv_ln1117_4 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_1, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_4"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln1117 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3">
<![CDATA[
:13  %trunc_ln1117 = trunc i5 %urem_ln1117 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1117"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="5">
<![CDATA[
:14  %zext_ln1117_6 = zext i5 %c_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %mul_ln1117_2 = mul i12 43, %zext_ln1117_6

]]></Node>
<StgValue><ssdm name="mul_ln1117_2"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %udiv_ln1117_1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_2, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_1"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %c = add i5 1, %c_0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="5">
<![CDATA[
:18  %zext_ln1117_7 = zext i5 %c to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  %mul_ln1117_3 = mul i12 43, %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="mul_ln1117_3"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %udiv_ln1117_2 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_3, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_2"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:21  %add_ln23_1 = add i5 2, %c_0

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="5">
<![CDATA[
:22  %zext_ln1117_8 = zext i5 %add_ln23_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_8"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23  %mul_ln1117_4 = mul i12 43, %zext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1117_4"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %udiv_ln1117_3 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_4, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_3"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %icmp_ln8, label %2, label %Filter1_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln32 = urem i5 %select_ln32_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:8  %trunc_ln32 = trunc i5 %urem_ln32 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:9  %select_ln32_2 = select i1 %icmp_ln11, i5 %udiv_ln1117_4, i5 %udiv_ln

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:10  %zext_ln32 = zext i5 %select_ln32_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:11  %p_shl1_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln32_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:12  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln32_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:13  %zext_ln1117_9 = zext i6 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_9"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:14  %add_ln1117 = add i8 %zext_ln1117_9, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:15  %add_ln1117_2 = add i8 %zext_ln32, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:16  %add_ln23 = add i5 2, %r_0

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:17  %zext_ln1117_10 = zext i5 %add_ln23 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:18  %mul_ln1117_5 = mul i12 43, %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="mul_ln1117_5"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:19  %udiv_ln1117_4_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_5, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_4_mid1"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:20  %select_ln32_3 = select i1 %icmp_ln11, i5 %udiv_ln1117_4_mid1, i5 %udiv_ln1117_4

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:21  %zext_ln32_1 = zext i5 %select_ln32_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:22  %p_shl4_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln32_3, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:23  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln32_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:24  %zext_ln1117_11 = zext i6 %tmp_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:25  %add_ln1117_3 = add i8 %zext_ln1117_11, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:26  %add_ln1117_4 = add i8 %zext_ln32_1, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:27  %select_ln32_4 = select i1 %icmp_ln11, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:28  %add_ln32 = add i5 %r_0, %select_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:29  %zext_ln32_2 = zext i5 %add_ln32 to i12

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:30  %mul_ln32 = mul i12 43, %zext_ln32_2

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:31  %zext_ln1117_5_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln32, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="zext_ln1117_5_mid2_v"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:32  %zext_ln1117_12 = zext i5 %zext_ln1117_5_mid2_v to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:33  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %zext_ln1117_5_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:34  %tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %zext_ln1117_5_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:35  %zext_ln1117_13 = zext i6 %tmp_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1117_13"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:36  %add_ln1117_5 = add i8 %zext_ln1117_13, %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:37  %add_ln1117_6 = add i8 %zext_ln1117_12, %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:38  %select_ln32_5 = select i1 %icmp_ln11, i3 0, i3 %trunc_ln1117

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:39  %select_ln32_6 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_1

]]></Node>
<StgValue><ssdm name="select_ln32_6"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:40  %select_ln32_7 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_2

]]></Node>
<StgValue><ssdm name="select_ln32_7"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:41  %select_ln32_8 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln1117_3

]]></Node>
<StgValue><ssdm name="select_ln32_8"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln1117_1 = urem i5 %add_ln23_3, 3

]]></Node>
<StgValue><ssdm name="urem_ln1117_1"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:57  %trunc_ln1117_1 = trunc i5 %urem_ln1117_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1117_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:58  %select_ln32_11 = select i1 %and_ln32, i3 %trunc_ln1117_1, i3 %select_ln32_5

]]></Node>
<StgValue><ssdm name="select_ln32_11"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:59  %zext_ln1117_14 = zext i5 %add_ln23_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_14"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:60  %mul_ln1117_6 = mul i12 43, %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="mul_ln1117_6"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:61  %udiv_ln1117_1_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_6, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_1_mid1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:62  %select_ln32_12 = select i1 %and_ln32, i5 %udiv_ln1117_1_mid1, i5 %select_ln32_6

]]></Node>
<StgValue><ssdm name="select_ln32_12"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:63  %zext_ln32_4 = zext i5 %select_ln32_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:64  %add_ln1117_7 = add i8 %add_ln1117_5, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:65  %zext_ln1117_15 = zext i8 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_15"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:66  %input_0_0_V_addr = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:67  %add_ln1117_8 = add i8 %add_ln1117_3, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_8"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:68  %zext_ln1117_16 = zext i8 %add_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_16"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:69  %input_0_0_V_addr_1 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:70  %add_ln1117_9 = add i8 %add_ln1117, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_9"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:71  %zext_ln1117_17 = zext i8 %add_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_17"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:72  %input_0_0_V_addr_2 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:73  %add_ln1117_10 = add i8 %add_ln1117_6, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_10"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:74  %zext_ln1117_18 = zext i8 %add_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_18"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:75  %input_0_1_V_addr = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:76  %add_ln1117_11 = add i8 %add_ln1117_4, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_11"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:77  %zext_ln1117_19 = zext i8 %add_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_19"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:78  %input_0_1_V_addr_1 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:79  %add_ln1117_12 = add i8 %add_ln1117_2, %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln1117_12"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:80  %zext_ln1117_20 = zext i8 %add_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_20"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:81  %input_0_1_V_addr_2 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:82  %input_0_2_V_addr = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:83  %input_0_2_V_addr_1 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:84  %input_0_2_V_addr_2 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:85  %input_1_0_V_addr = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:86  %input_1_0_V_addr_1 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:87  %input_1_0_V_addr_2 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:88  %input_1_1_V_addr = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:89  %input_1_1_V_addr_1 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:90  %input_1_1_V_addr_2 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_2"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:91  %input_1_2_V_addr = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:92  %input_1_2_V_addr_1 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:93  %input_1_2_V_addr_2 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:94  %input_2_0_V_addr = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:95  %input_2_0_V_addr_1 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:96  %input_2_0_V_addr_2 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:97  %input_2_1_V_addr = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:98  %input_2_1_V_addr_1 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:99  %input_2_1_V_addr_2 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:100  %input_2_2_V_addr = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:101  %input_2_2_V_addr_1 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:102  %input_2_2_V_addr_2 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:103  %add_ln23_4 = add i5 2, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:104  %zext_ln1117_21 = zext i5 %add_ln23_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_21"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:105  %mul_ln1117_7 = mul i12 43, %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="mul_ln1117_7"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:106  %udiv_ln1117_2_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_7, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_2_mid1"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:107  %select_ln32_13 = select i1 %and_ln32, i5 %udiv_ln1117_2_mid1, i5 %select_ln32_7

]]></Node>
<StgValue><ssdm name="select_ln32_13"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:108  %zext_ln32_5 = zext i5 %select_ln32_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32_5"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:112  %add_ln1117_14 = add i8 %add_ln1117_3, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_14"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:113  %zext_ln1117_23 = zext i8 %add_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_23"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:114  %input_0_0_V_addr_4 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_4"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:115  %add_ln1117_15 = add i8 %add_ln1117, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_15"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:116  %zext_ln1117_24 = zext i8 %add_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_24"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:117  %input_0_0_V_addr_5 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_5"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:121  %add_ln1117_17 = add i8 %add_ln1117_4, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_17"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:122  %zext_ln1117_26 = zext i8 %add_ln1117_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_26"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:123  %input_0_1_V_addr_4 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_4"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:124  %add_ln1117_18 = add i8 %add_ln1117_2, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_18"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:125  %zext_ln1117_27 = zext i8 %add_ln1117_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_27"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:126  %input_0_1_V_addr_5 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_5"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:128  %input_0_2_V_addr_4 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_4"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:129  %input_0_2_V_addr_5 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_5"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:131  %input_1_0_V_addr_4 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_4"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:132  %input_1_0_V_addr_5 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_5"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:134  %input_1_1_V_addr_4 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_4"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:135  %input_1_1_V_addr_5 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_5"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:137  %input_1_2_V_addr_4 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:138  %input_1_2_V_addr_5 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_5"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:140  %input_2_0_V_addr_4 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_4"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:141  %input_2_0_V_addr_5 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_5"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:143  %input_2_1_V_addr_4 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_4"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:144  %input_2_1_V_addr_5 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_5"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:146  %input_2_2_V_addr_4 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_4"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:147  %input_2_2_V_addr_5 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_5"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:148  %add_ln23_5 = add i5 3, %select_ln32

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:149  %zext_ln1117_28 = zext i5 %add_ln23_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_28"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:150  %mul_ln1117_8 = mul i12 43, %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="mul_ln1117_8"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:151  %udiv_ln1117_3_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln1117_8, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln1117_3_mid1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:152  %select_ln32_14 = select i1 %and_ln32, i5 %udiv_ln1117_3_mid1, i5 %select_ln32_8

]]></Node>
<StgValue><ssdm name="select_ln32_14"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:153  %zext_ln32_6 = zext i5 %select_ln32_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln32_6"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:157  %add_ln1117_20 = add i8 %add_ln1117_3, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_20"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:158  %zext_ln1117_30 = zext i8 %add_ln1117_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_30"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:159  %input_0_0_V_addr_7 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_7"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:160  %add_ln1117_21 = add i8 %add_ln1117, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_21"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:161  %zext_ln1117_31 = zext i8 %add_ln1117_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_31"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:162  %input_0_0_V_addr_8 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_8"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:166  %add_ln1117_23 = add i8 %add_ln1117_4, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_23"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:167  %zext_ln1117_33 = zext i8 %add_ln1117_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_33"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:168  %input_0_1_V_addr_7 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:169  %add_ln1117_24 = add i8 %add_ln1117_2, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_24"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:170  %zext_ln1117_34 = zext i8 %add_ln1117_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_34"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:171  %input_0_1_V_addr_8 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_8"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:173  %input_0_2_V_addr_7 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_7"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:174  %input_0_2_V_addr_8 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_8"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:176  %input_1_0_V_addr_7 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:177  %input_1_0_V_addr_8 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_8"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:179  %input_1_1_V_addr_7 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:180  %input_1_1_V_addr_8 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_8"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:182  %input_1_2_V_addr_7 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_7"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:183  %input_1_2_V_addr_8 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_8"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:185  %input_2_0_V_addr_7 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_7"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:186  %input_2_0_V_addr_8 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_8"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:188  %input_2_1_V_addr_7 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:189  %input_2_1_V_addr_8 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_8"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:191  %input_2_2_V_addr_7 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_7"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:192  %input_2_2_V_addr_8 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_8"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:196  %zext_ln23 = zext i3 %select_ln32_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:201  %conv_1_weights_V_0_0_1 = getelementptr [6 x i8]* @conv_1_weights_V_0_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_0_1"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:202  %conv_1_weights_V_0_0_2 = load i8* %conv_1_weights_V_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_0_2"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:204  switch i3 %trunc_ln32, label %branch26 [
    i3 0, label %branch24
    i3 1, label %branch25
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch25:0  switch i3 %select_ln32_11, label %branch53 [
    i3 0, label %branch51
    i3 1, label %branch52
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="7">
<![CDATA[
branch52:0  %input_1_1_V_load = load i14* %input_1_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="7">
<![CDATA[
branch51:0  %input_1_0_V_load = load i14* %input_1_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="7">
<![CDATA[
branch53:0  %input_1_2_V_load = load i14* %input_1_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch24:0  switch i3 %select_ln32_11, label %branch26133 [
    i3 0, label %branch24129
    i3 1, label %branch25131
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="7">
<![CDATA[
branch25131:0  %input_0_1_V_load = load i14* %input_0_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="7">
<![CDATA[
branch24129:0  %input_0_0_V_load = load i14* %input_0_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="7">
<![CDATA[
branch26133:0  %input_0_2_V_load = load i14* %input_0_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch26:0  switch i3 %select_ln32_11, label %branch80 [
    i3 0, label %branch78
    i3 1, label %branch79
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="7">
<![CDATA[
branch79:0  %input_2_1_V_load = load i14* %input_2_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="7">
<![CDATA[
branch78:0  %input_2_0_V_load = load i14* %input_2_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="7">
<![CDATA[
branch80:0  %input_2_2_V_load = load i14* %input_2_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086:3  %conv_1_weights_V_0_1_1 = getelementptr [6 x i8]* @conv_1_weights_V_0_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_1_1"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086:4  %conv_1_weights_V_0_1_2 = load i8* %conv_1_weights_V_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_1_2"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086:6  switch i3 %trunc_ln32, label %branch23 [
    i3 0, label %branch21
    i3 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch22:0  switch i3 %select_ln32_11, label %branch50 [
    i3 0, label %branch48
    i3 1, label %branch49
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="7">
<![CDATA[
branch49:0  %input_1_2_V_load_1 = load i14* %input_1_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_1"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="7">
<![CDATA[
branch48:0  %input_1_1_V_load_1 = load i14* %input_1_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="7">
<![CDATA[
branch50:0  %input_1_0_V_load_1 = load i14* %input_1_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_1"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch21:0  switch i3 %select_ln32_11, label %branch23120 [
    i3 0, label %branch21116
    i3 1, label %branch22118
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="7">
<![CDATA[
branch22118:0  %input_0_2_V_load_1 = load i14* %input_0_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_1"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="7">
<![CDATA[
branch21116:0  %input_0_1_V_load_1 = load i14* %input_0_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_1"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="14" op_0_bw="7">
<![CDATA[
branch23120:0  %input_0_0_V_load_1 = load i14* %input_0_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_1"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch23:0  switch i3 %select_ln32_11, label %branch77 [
    i3 0, label %branch75
    i3 1, label %branch76
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="7">
<![CDATA[
branch76:0  %input_2_2_V_load_1 = load i14* %input_2_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_1"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="7">
<![CDATA[
branch75:0  %input_2_1_V_load_1 = load i14* %input_2_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_1"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="7">
<![CDATA[
branch77:0  %input_2_0_V_load_1 = load i14* %input_2_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_1"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:9  %conv_1_weights_V_0_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_0_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_2_1"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:10  %conv_1_weights_V_0_2_2 = load i9* %conv_1_weights_V_0_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_2_2"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:12  switch i3 %trunc_ln32, label %branch20 [
    i3 0, label %branch18
    i3 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch19:0  switch i3 %select_ln32_11, label %branch47 [
    i3 0, label %branch45
    i3 1, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="7">
<![CDATA[
branch46:0  %input_1_0_V_load_2 = load i14* %input_1_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_2"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="7">
<![CDATA[
branch45:0  %input_1_2_V_load_2 = load i14* %input_1_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_2"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="7">
<![CDATA[
branch47:0  %input_1_1_V_load_2 = load i14* %input_1_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_2"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch18:0  switch i3 %select_ln32_11, label %branch20107 [
    i3 0, label %branch18103
    i3 1, label %branch19105
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="7">
<![CDATA[
branch19105:0  %input_0_0_V_load_2 = load i14* %input_0_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_2"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="7">
<![CDATA[
branch18103:0  %input_0_2_V_load_2 = load i14* %input_0_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_2"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="7">
<![CDATA[
branch20107:0  %input_0_1_V_load_2 = load i14* %input_0_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_2"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch20:0  switch i3 %select_ln32_11, label %branch74 [
    i3 0, label %branch72
    i3 1, label %branch73
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="7">
<![CDATA[
branch73:0  %input_2_0_V_load_2 = load i14* %input_2_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_2"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="7">
<![CDATA[
branch72:0  %input_2_2_V_load_2 = load i14* %input_2_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_2"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="7">
<![CDATA[
branch74:0  %input_2_1_V_load_2 = load i14* %input_2_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_2"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:9  %conv_1_weights_V_1_0_1 = getelementptr [6 x i9]* @conv_1_weights_V_1_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_0_1"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:10  %conv_1_weights_V_1_0_2 = load i9* %conv_1_weights_V_1_0_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_0_2"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:12  switch i3 %trunc_ln32, label %branch17 [
    i3 0, label %branch15
    i3 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch16:0  switch i3 %select_ln32_11, label %branch71 [
    i3 0, label %branch69
    i3 1, label %branch70
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="7">
<![CDATA[
branch70:0  %input_2_1_V_load_3 = load i14* %input_2_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_3"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="7">
<![CDATA[
branch69:0  %input_2_0_V_load_3 = load i14* %input_2_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_3"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="7">
<![CDATA[
branch71:0  %input_2_2_V_load_3 = load i14* %input_2_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_3"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch15:0  switch i3 %select_ln32_11, label %branch44 [
    i3 0, label %branch42
    i3 1, label %branch43
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="7">
<![CDATA[
branch43:0  %input_1_1_V_load_3 = load i14* %input_1_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_3"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="7">
<![CDATA[
branch42:0  %input_1_0_V_load_3 = load i14* %input_1_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_3"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="7">
<![CDATA[
branch44:0  %input_1_2_V_load_3 = load i14* %input_1_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_3"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch17:0  switch i3 %select_ln32_11, label %branch1794 [
    i3 0, label %branch1590
    i3 1, label %branch1692
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="7">
<![CDATA[
branch1692:0  %input_0_1_V_load_3 = load i14* %input_0_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_3"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="7">
<![CDATA[
branch1590:0  %input_0_0_V_load_3 = load i14* %input_0_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_3"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="14" op_0_bw="7">
<![CDATA[
branch1794:0  %input_0_2_V_load_3 = load i14* %input_0_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_3"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:9  %conv_1_weights_V_1_1_1 = getelementptr [6 x i8]* @conv_1_weights_V_1_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_1_1"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:10  %conv_1_weights_V_1_1_2 = load i8* %conv_1_weights_V_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_1_2"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:12  switch i3 %trunc_ln32, label %branch14 [
    i3 0, label %branch12
    i3 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch13:0  switch i3 %select_ln32_11, label %branch68 [
    i3 0, label %branch66
    i3 1, label %branch67
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="7">
<![CDATA[
branch67:0  %input_2_2_V_load_4 = load i14* %input_2_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_4"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="7">
<![CDATA[
branch66:0  %input_2_1_V_load_4 = load i14* %input_2_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_4"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="7">
<![CDATA[
branch68:0  %input_2_0_V_load_4 = load i14* %input_2_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_4"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch12:0  switch i3 %select_ln32_11, label %branch41 [
    i3 0, label %branch39
    i3 1, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="14" op_0_bw="7">
<![CDATA[
branch40:0  %input_1_2_V_load_4 = load i14* %input_1_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_4"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="7">
<![CDATA[
branch39:0  %input_1_1_V_load_4 = load i14* %input_1_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_4"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="7">
<![CDATA[
branch41:0  %input_1_0_V_load_4 = load i14* %input_1_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_4"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch14:0  switch i3 %select_ln32_11, label %branch1478 [
    i3 0, label %branch1274
    i3 1, label %branch1376
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="7">
<![CDATA[
branch1376:0  %input_0_2_V_load_4 = load i14* %input_0_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_4"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="7">
<![CDATA[
branch1274:0  %input_0_1_V_load_4 = load i14* %input_0_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_4"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="7">
<![CDATA[
branch1478:0  %input_0_0_V_load_4 = load i14* %input_0_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_4"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:9  %conv_1_weights_V_1_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_1_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_2_1"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:10  %conv_1_weights_V_1_2_2 = load i9* %conv_1_weights_V_1_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_2_2"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:12  switch i3 %trunc_ln32, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch10:0  switch i3 %select_ln32_11, label %branch65 [
    i3 0, label %branch63
    i3 1, label %branch64
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="7">
<![CDATA[
branch64:0  %input_2_0_V_load_5 = load i14* %input_2_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_5"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="7">
<![CDATA[
branch63:0  %input_2_2_V_load_5 = load i14* %input_2_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_5"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="7">
<![CDATA[
branch65:0  %input_2_1_V_load_5 = load i14* %input_2_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_5"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch9:0  switch i3 %select_ln32_11, label %branch38 [
    i3 0, label %branch36
    i3 1, label %branch37
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="7">
<![CDATA[
branch37:0  %input_1_0_V_load_5 = load i14* %input_1_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_5"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="7">
<![CDATA[
branch36:0  %input_1_2_V_load_5 = load i14* %input_1_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_5"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="7">
<![CDATA[
branch38:0  %input_1_1_V_load_5 = load i14* %input_1_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_5"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch11:0  switch i3 %select_ln32_11, label %branch1165 [
    i3 0, label %branch961
    i3 1, label %branch1063
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="7">
<![CDATA[
branch1063:0  %input_0_0_V_load_5 = load i14* %input_0_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_5"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="7">
<![CDATA[
branch961:0  %input_0_2_V_load_5 = load i14* %input_0_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_5"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="7">
<![CDATA[
branch1165:0  %input_0_1_V_load_5 = load i14* %input_0_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_5"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:9  %conv_1_weights_V_2_0_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_0_1"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:10  %conv_1_weights_V_2_0_2 = load i9* %conv_1_weights_V_2_0_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_0_2"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:12  switch i3 %trunc_ln32, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch7:0  switch i3 %select_ln32_11, label %branch852 [
    i3 0, label %branch648
    i3 1, label %branch750
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="7">
<![CDATA[
branch750:0  %input_0_1_V_load_6 = load i14* %input_0_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_6"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="7">
<![CDATA[
branch648:0  %input_0_0_V_load_6 = load i14* %input_0_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_6"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="7">
<![CDATA[
branch852:0  %input_0_2_V_load_6 = load i14* %input_0_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_6"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch6:0  switch i3 %select_ln32_11, label %branch62 [
    i3 0, label %branch60
    i3 1, label %branch61
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="7">
<![CDATA[
branch61:0  %input_2_1_V_load_6 = load i14* %input_2_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_6"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="7">
<![CDATA[
branch60:0  %input_2_0_V_load_6 = load i14* %input_2_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_6"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="14" op_0_bw="7">
<![CDATA[
branch62:0  %input_2_2_V_load_6 = load i14* %input_2_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_6"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch8:0  switch i3 %select_ln32_11, label %branch35 [
    i3 0, label %branch33
    i3 1, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="7">
<![CDATA[
branch34:0  %input_1_1_V_load_6 = load i14* %input_1_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_6"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="14" op_0_bw="7">
<![CDATA[
branch33:0  %input_1_0_V_load_6 = load i14* %input_1_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_6"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="14" op_0_bw="7">
<![CDATA[
branch35:0  %input_1_2_V_load_6 = load i14* %input_1_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_6"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:9  %conv_1_weights_V_2_1_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_1_1"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:10  %conv_1_weights_V_2_1_2 = load i9* %conv_1_weights_V_2_1_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_1_2"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:12  switch i3 %trunc_ln32, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch4:0  switch i3 %select_ln32_11, label %branch536 [
    i3 0, label %branch332
    i3 1, label %branch434
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch3:0  switch i3 %select_ln32_11, label %branch59 [
    i3 0, label %branch57
    i3 1, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch5:0  switch i3 %select_ln32_11, label %branch32 [
    i3 0, label %branch30
    i3 1, label %branch31
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:9  %conv_1_weights_V_2_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_2_1"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:10  %conv_1_weights_V_2_2_2 = load i9* %conv_1_weights_V_2_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_2_2"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:12  switch i3 %trunc_ln32, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch1:0  switch i3 %select_ln32_11, label %branch223 [
    i3 0, label %branch019
    i3 1, label %branch121
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch0:0  switch i3 %select_ln32_11, label %branch56 [
    i3 0, label %branch54
    i3 1, label %branch55
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch2:0  switch i3 %select_ln32_11, label %branch29 [
    i3 0, label %branch27
    i3 1, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:10  %conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_bias_V_addr"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:11  %p_Val2_s = load i7* %conv_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop_begin:1  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:5  %zext_ln203 = zext i5 %select_ln32_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:6  %mul_ln203 = mul i10 26, %zext_ln203

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:46  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:50  %zext_ln32_3 = zext i5 %select_ln32_10 to i10

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:51  %add_ln203 = add i10 %mul_ln203, %zext_ln32_3

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:52  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:53  %tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="11">
<![CDATA[
Filter1_Loop_begin:54  %zext_ln203_13 = zext i11 %tmp_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:55  %sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:109  %add_ln1117_13 = add i8 %add_ln1117_5, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_13"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:110  %zext_ln1117_22 = zext i8 %add_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_22"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:111  %input_0_0_V_addr_3 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_22

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_3"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:118  %add_ln1117_16 = add i8 %add_ln1117_6, %zext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln1117_16"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:119  %zext_ln1117_25 = zext i8 %add_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_25"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:120  %input_0_1_V_addr_3 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_3"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:127  %input_0_2_V_addr_3 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_3"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:130  %input_1_0_V_addr_3 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_22

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_3"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:133  %input_1_1_V_addr_3 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_3"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:136  %input_1_2_V_addr_3 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_3"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:139  %input_2_0_V_addr_3 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_22

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_3"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:142  %input_2_1_V_addr_3 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_3"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:145  %input_2_2_V_addr_3 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_3"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:154  %add_ln1117_19 = add i8 %add_ln1117_5, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_19"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:155  %zext_ln1117_29 = zext i8 %add_ln1117_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_29"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:156  %input_0_0_V_addr_6 = getelementptr [100 x i14]* %input_0_0_V, i64 0, i64 %zext_ln1117_29

]]></Node>
<StgValue><ssdm name="input_0_0_V_addr_6"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:163  %add_ln1117_22 = add i8 %add_ln1117_6, %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln1117_22"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:164  %zext_ln1117_32 = zext i8 %add_ln1117_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_32"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:165  %input_0_1_V_addr_6 = getelementptr [90 x i14]* %input_0_1_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_0_1_V_addr_6"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:172  %input_0_2_V_addr_6 = getelementptr [90 x i14]* %input_0_2_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_0_2_V_addr_6"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:175  %input_1_0_V_addr_6 = getelementptr [90 x i14]* %input_1_0_V, i64 0, i64 %zext_ln1117_29

]]></Node>
<StgValue><ssdm name="input_1_0_V_addr_6"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:178  %input_1_1_V_addr_6 = getelementptr [81 x i14]* %input_1_1_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_1_1_V_addr_6"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:181  %input_1_2_V_addr_6 = getelementptr [81 x i14]* %input_1_2_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_1_2_V_addr_6"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:184  %input_2_0_V_addr_6 = getelementptr [90 x i14]* %input_2_0_V, i64 0, i64 %zext_ln1117_29

]]></Node>
<StgValue><ssdm name="input_2_0_V_addr_6"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:187  %input_2_1_V_addr_6 = getelementptr [81 x i14]* %input_2_1_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_2_1_V_addr_6"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:190  %input_2_2_V_addr_6 = getelementptr [81 x i14]* %input_2_2_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="input_2_2_V_addr_6"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:193  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:194  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:195  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41050) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:197  %zext_ln203_14 = zext i3 %select_ln32_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:198  %add_ln203_7 = add i13 %sub_ln203, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_begin:199  %zext_ln203_15 = zext i13 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:200  %conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="conv_out_V_addr"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:202  %conv_1_weights_V_0_0_2 = load i8* %conv_1_weights_V_0_0_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_0_2"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="22" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:203  %sext_ln1117 = sext i8 %conv_1_weights_V_0_0_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="7">
<![CDATA[
branch52:0  %input_1_1_V_load = load i14* %input_1_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="7">
<![CDATA[
branch51:0  %input_1_0_V_load = load i14* %input_1_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="7">
<![CDATA[
branch53:0  %input_1_2_V_load = load i14* %input_1_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="7">
<![CDATA[
branch25131:0  %input_0_1_V_load = load i14* %input_0_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch25131:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="7">
<![CDATA[
branch24129:0  %input_0_0_V_load = load i14* %input_0_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch24129:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="7">
<![CDATA[
branch26133:0  %input_0_2_V_load = load i14* %input_0_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch26133:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="7">
<![CDATA[
branch79:0  %input_2_1_V_load = load i14* %input_2_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="7">
<![CDATA[
branch78:0  %input_2_0_V_load = load i14* %input_2_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="7">
<![CDATA[
branch80:0  %input_2_2_V_load = load i14* %input_2_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086:0  %phi_ln1117 = phi i14 [ %input_0_0_V_load, %branch24129 ], [ %input_0_1_V_load, %branch25131 ], [ %input_0_2_V_load, %branch26133 ], [ %input_1_0_V_load, %branch51 ], [ %input_1_1_V_load, %branch52 ], [ %input_1_2_V_load, %branch53 ], [ %input_2_0_V_load, %branch78 ], [ %input_2_1_V_load, %branch79 ], [ %input_2_2_V_load, %branch80 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086:1  %sext_ln1118 = sext i14 %phi_ln1117 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086:2  %mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1117

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086:4  %conv_1_weights_V_0_1_2 = load i8* %conv_1_weights_V_0_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_1_2"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="22" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.086:5  %sext_ln1117_1 = sext i8 %conv_1_weights_V_0_1_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="7">
<![CDATA[
branch49:0  %input_1_2_V_load_1 = load i14* %input_1_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_1"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="7">
<![CDATA[
branch48:0  %input_1_1_V_load_1 = load i14* %input_1_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_1"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="7">
<![CDATA[
branch50:0  %input_1_0_V_load_1 = load i14* %input_1_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_1"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="7">
<![CDATA[
branch22118:0  %input_0_2_V_load_1 = load i14* %input_0_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_1"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch22118:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="7">
<![CDATA[
branch21116:0  %input_0_1_V_load_1 = load i14* %input_0_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_1"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch21116:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="14" op_0_bw="7">
<![CDATA[
branch23120:0  %input_0_0_V_load_1 = load i14* %input_0_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_1"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch23120:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="7">
<![CDATA[
branch76:0  %input_2_2_V_load_1 = load i14* %input_2_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_1"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="7">
<![CDATA[
branch75:0  %input_2_1_V_load_1 = load i14* %input_2_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_1"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="7">
<![CDATA[
branch77:0  %input_2_0_V_load_1 = load i14* %input_2_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_1"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:0  %phi_ln1117_1 = phi i14 [ %input_0_1_V_load_1, %branch21116 ], [ %input_0_2_V_load_1, %branch22118 ], [ %input_0_0_V_load_1, %branch23120 ], [ %input_1_1_V_load_1, %branch48 ], [ %input_1_2_V_load_1, %branch49 ], [ %input_1_0_V_load_1, %branch50 ], [ %input_2_1_V_load_1, %branch75 ], [ %input_2_2_V_load_1, %branch76 ], [ %input_2_0_V_load_1, %branch77 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_1"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:1  %sext_ln1118_2 = sext i14 %phi_ln1117_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:2  %mul_ln1118_1 = mul i22 %sext_ln1117_1, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:3  %sext_ln1118_3 = sext i22 %mul_ln1118_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:4  %tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:5  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_8, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:6  %zext_ln703 = zext i22 %shl_ln to i24

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:7  %zext_ln1192 = zext i23 %sext_ln1118_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:8  %add_ln1192 = add i24 %zext_ln703, %zext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:10  %conv_1_weights_V_0_2_2 = load i9* %conv_1_weights_V_0_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_0_2_2"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.076:11  %sext_ln1117_2 = sext i9 %conv_1_weights_V_0_2_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="7">
<![CDATA[
branch46:0  %input_1_0_V_load_2 = load i14* %input_1_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_2"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="7">
<![CDATA[
branch45:0  %input_1_2_V_load_2 = load i14* %input_1_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_2"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="7">
<![CDATA[
branch47:0  %input_1_1_V_load_2 = load i14* %input_1_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_2"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="7">
<![CDATA[
branch19105:0  %input_0_0_V_load_2 = load i14* %input_0_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_2"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch19105:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="7">
<![CDATA[
branch18103:0  %input_0_2_V_load_2 = load i14* %input_0_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_2"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch18103:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="7">
<![CDATA[
branch20107:0  %input_0_1_V_load_2 = load i14* %input_0_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_2"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch20107:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="7">
<![CDATA[
branch73:0  %input_2_0_V_load_2 = load i14* %input_2_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_2"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="7">
<![CDATA[
branch72:0  %input_2_2_V_load_2 = load i14* %input_2_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_2"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="7">
<![CDATA[
branch74:0  %input_2_1_V_load_2 = load i14* %input_2_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_2"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:0  %phi_ln1117_2 = phi i14 [ %input_0_2_V_load_2, %branch18103 ], [ %input_0_0_V_load_2, %branch19105 ], [ %input_0_1_V_load_2, %branch20107 ], [ %input_1_2_V_load_2, %branch45 ], [ %input_1_0_V_load_2, %branch46 ], [ %input_1_1_V_load_2, %branch47 ], [ %input_2_2_V_load_2, %branch72 ], [ %input_2_0_V_load_2, %branch73 ], [ %input_2_1_V_load_2, %branch74 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_2"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:1  %sext_ln1118_4 = sext i14 %phi_ln1117_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:2  %mul_ln1118_2 = mul i23 %sext_ln1117_2, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:3  %sext_ln1118_5 = sext i23 %mul_ln1118_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:4  %tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:5  %shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_9, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="25" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:6  %zext_ln703_2 = zext i22 %shl_ln728_1 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:7  %zext_ln1192_1 = zext i24 %sext_ln1118_5 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:8  %add_ln1192_1 = add i25 %zext_ln703_2, %zext_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:10  %conv_1_weights_V_1_0_2 = load i9* %conv_1_weights_V_1_0_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_0_2"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.066:11  %sext_ln1117_3 = sext i9 %conv_1_weights_V_1_0_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="7">
<![CDATA[
branch70:0  %input_2_1_V_load_3 = load i14* %input_2_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_3"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="7">
<![CDATA[
branch69:0  %input_2_0_V_load_3 = load i14* %input_2_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_3"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="7">
<![CDATA[
branch71:0  %input_2_2_V_load_3 = load i14* %input_2_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_3"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="7">
<![CDATA[
branch43:0  %input_1_1_V_load_3 = load i14* %input_1_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_3"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="7">
<![CDATA[
branch42:0  %input_1_0_V_load_3 = load i14* %input_1_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_3"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="7">
<![CDATA[
branch44:0  %input_1_2_V_load_3 = load i14* %input_1_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_3"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="7">
<![CDATA[
branch1692:0  %input_0_1_V_load_3 = load i14* %input_0_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_3"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch1692:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="7">
<![CDATA[
branch1590:0  %input_0_0_V_load_3 = load i14* %input_0_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_3"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch1590:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="14" op_0_bw="7">
<![CDATA[
branch1794:0  %input_0_2_V_load_3 = load i14* %input_0_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_3"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch1794:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:0  %phi_ln1117_3 = phi i14 [ %input_1_0_V_load_3, %branch42 ], [ %input_1_1_V_load_3, %branch43 ], [ %input_1_2_V_load_3, %branch44 ], [ %input_2_0_V_load_3, %branch69 ], [ %input_2_1_V_load_3, %branch70 ], [ %input_2_2_V_load_3, %branch71 ], [ %input_0_0_V_load_3, %branch1590 ], [ %input_0_1_V_load_3, %branch1692 ], [ %input_0_2_V_load_3, %branch1794 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_3"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:1  %sext_ln1118_6 = sext i14 %phi_ln1117_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:2  %mul_ln1118_3 = mul i23 %sext_ln1117_3, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:4  %tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_1, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:10  %conv_1_weights_V_1_1_2 = load i8* %conv_1_weights_V_1_1_1, align 1

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_1_2"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="22" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:11  %sext_ln1117_4 = sext i8 %conv_1_weights_V_1_1_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="7">
<![CDATA[
branch67:0  %input_2_2_V_load_4 = load i14* %input_2_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_4"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="7">
<![CDATA[
branch66:0  %input_2_1_V_load_4 = load i14* %input_2_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_4"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="7">
<![CDATA[
branch68:0  %input_2_0_V_load_4 = load i14* %input_2_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_4"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="14" op_0_bw="7">
<![CDATA[
branch40:0  %input_1_2_V_load_4 = load i14* %input_1_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_4"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="7">
<![CDATA[
branch39:0  %input_1_1_V_load_4 = load i14* %input_1_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_4"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="7">
<![CDATA[
branch41:0  %input_1_0_V_load_4 = load i14* %input_1_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_4"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="7">
<![CDATA[
branch1376:0  %input_0_2_V_load_4 = load i14* %input_0_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_4"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch1376:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="7">
<![CDATA[
branch1274:0  %input_0_1_V_load_4 = load i14* %input_0_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_4"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch1274:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="7">
<![CDATA[
branch1478:0  %input_0_0_V_load_4 = load i14* %input_0_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_4"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch1478:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:0  %phi_ln1117_4 = phi i14 [ %input_1_1_V_load_4, %branch39 ], [ %input_1_2_V_load_4, %branch40 ], [ %input_1_0_V_load_4, %branch41 ], [ %input_2_1_V_load_4, %branch66 ], [ %input_2_2_V_load_4, %branch67 ], [ %input_2_0_V_load_4, %branch68 ], [ %input_0_1_V_load_4, %branch1274 ], [ %input_0_2_V_load_4, %branch1376 ], [ %input_0_0_V_load_4, %branch1478 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_4"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:1  %sext_ln1118_8 = sext i14 %phi_ln1117_4 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:2  %mul_ln1118_4 = mul i22 %sext_ln1117_4, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:10  %conv_1_weights_V_1_2_2 = load i9* %conv_1_weights_V_1_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_1_2_2"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="7">
<![CDATA[
branch64:0  %input_2_0_V_load_5 = load i14* %input_2_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_5"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="7">
<![CDATA[
branch63:0  %input_2_2_V_load_5 = load i14* %input_2_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_5"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="7">
<![CDATA[
branch65:0  %input_2_1_V_load_5 = load i14* %input_2_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_5"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="7">
<![CDATA[
branch37:0  %input_1_0_V_load_5 = load i14* %input_1_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_5"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="7">
<![CDATA[
branch36:0  %input_1_2_V_load_5 = load i14* %input_1_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_5"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="14" op_0_bw="7">
<![CDATA[
branch38:0  %input_1_1_V_load_5 = load i14* %input_1_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_5"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="14" op_0_bw="7">
<![CDATA[
branch1063:0  %input_0_0_V_load_5 = load i14* %input_0_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_5"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch1063:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="7">
<![CDATA[
branch961:0  %input_0_2_V_load_5 = load i14* %input_0_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_5"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch961:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="7">
<![CDATA[
branch1165:0  %input_0_1_V_load_5 = load i14* %input_0_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_5"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch1165:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:10  %conv_1_weights_V_2_0_2 = load i9* %conv_1_weights_V_2_0_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_0_2"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="7">
<![CDATA[
branch750:0  %input_0_1_V_load_6 = load i14* %input_0_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_6"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch750:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="7">
<![CDATA[
branch648:0  %input_0_0_V_load_6 = load i14* %input_0_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_6"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch648:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="7">
<![CDATA[
branch852:0  %input_0_2_V_load_6 = load i14* %input_0_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_6"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch852:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="7">
<![CDATA[
branch61:0  %input_2_1_V_load_6 = load i14* %input_2_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_6"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="7">
<![CDATA[
branch60:0  %input_2_0_V_load_6 = load i14* %input_2_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_6"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="14" op_0_bw="7">
<![CDATA[
branch62:0  %input_2_2_V_load_6 = load i14* %input_2_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_6"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="7">
<![CDATA[
branch34:0  %input_1_1_V_load_6 = load i14* %input_1_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_6"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="14" op_0_bw="7">
<![CDATA[
branch33:0  %input_1_0_V_load_6 = load i14* %input_1_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_6"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="14" op_0_bw="7">
<![CDATA[
branch35:0  %input_1_2_V_load_6 = load i14* %input_1_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_6"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:10  %conv_1_weights_V_2_1_2 = load i9* %conv_1_weights_V_2_1_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_1_2"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="7">
<![CDATA[
branch434:0  %input_0_2_V_load_7 = load i14* %input_0_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_7"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="7">
<![CDATA[
branch332:0  %input_0_1_V_load_7 = load i14* %input_0_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_7"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="14" op_0_bw="7">
<![CDATA[
branch536:0  %input_0_0_V_load_7 = load i14* %input_0_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_7"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="14" op_0_bw="7">
<![CDATA[
branch58:0  %input_2_2_V_load_7 = load i14* %input_2_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_7"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="7">
<![CDATA[
branch57:0  %input_2_1_V_load_7 = load i14* %input_2_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_7"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="14" op_0_bw="7">
<![CDATA[
branch59:0  %input_2_0_V_load_7 = load i14* %input_2_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_7"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="14" op_0_bw="7">
<![CDATA[
branch31:0  %input_1_2_V_load_7 = load i14* %input_1_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_7"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="7">
<![CDATA[
branch30:0  %input_1_1_V_load_7 = load i14* %input_1_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_7"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="14" op_0_bw="7">
<![CDATA[
branch32:0  %input_1_0_V_load_7 = load i14* %input_1_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_7"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:10  %conv_1_weights_V_2_2_2 = load i9* %conv_1_weights_V_2_2_1, align 2

]]></Node>
<StgValue><ssdm name="conv_1_weights_V_2_2_2"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="7">
<![CDATA[
branch121:0  %input_0_0_V_load_8 = load i14* %input_0_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_8"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="7">
<![CDATA[
branch019:0  %input_0_2_V_load_8 = load i14* %input_0_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_8"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="7">
<![CDATA[
branch223:0  %input_0_1_V_load_8 = load i14* %input_0_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_8"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="7">
<![CDATA[
branch55:0  %input_2_0_V_load_8 = load i14* %input_2_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_8"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="7">
<![CDATA[
branch54:0  %input_2_2_V_load_8 = load i14* %input_2_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_8"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="14" op_0_bw="7">
<![CDATA[
branch56:0  %input_2_1_V_load_8 = load i14* %input_2_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_8"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="7">
<![CDATA[
branch28:0  %input_1_0_V_load_8 = load i14* %input_1_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_8"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="7">
<![CDATA[
branch27:0  %input_1_2_V_load_8 = load i14* %input_1_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_8"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="14" op_0_bw="7">
<![CDATA[
branch29:0  %input_1_1_V_load_8 = load i14* %input_1_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_8"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:11  %p_Val2_s = load i7* %conv_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:3  %sext_ln1118_7 = sext i23 %mul_ln1118_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:5  %shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_10, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="25" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:6  %zext_ln703_3 = zext i22 %shl_ln728_2 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:7  %zext_ln1192_2 = zext i24 %sext_ln1118_7 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_2"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.056:8  %add_ln1192_2 = add i25 %zext_ln703_3, %zext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:3  %sext_ln1118_9 = sext i22 %mul_ln1118_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:4  %tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_2, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:5  %shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_11, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:6  %zext_ln703_4 = zext i22 %shl_ln728_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:7  %zext_ln1192_3 = zext i23 %sext_ln1118_9 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_3"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:8  %add_ln1192_3 = add i24 %zext_ln703_4, %zext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.046:11  %sext_ln1117_5 = sext i9 %conv_1_weights_V_1_2_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_5"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:0  %phi_ln1117_5 = phi i14 [ %input_1_2_V_load_5, %branch36 ], [ %input_1_0_V_load_5, %branch37 ], [ %input_1_1_V_load_5, %branch38 ], [ %input_2_2_V_load_5, %branch63 ], [ %input_2_0_V_load_5, %branch64 ], [ %input_2_1_V_load_5, %branch65 ], [ %input_0_2_V_load_5, %branch961 ], [ %input_0_0_V_load_5, %branch1063 ], [ %input_0_1_V_load_5, %branch1165 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_5"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:1  %sext_ln1118_10 = sext i14 %phi_ln1117_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:2  %mul_ln1118_5 = mul i23 %sext_ln1117_5, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:3  %sext_ln1118_11 = sext i23 %mul_ln1118_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:4  %tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_3, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:5  %shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_12, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="25" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:6  %zext_ln703_5 = zext i22 %shl_ln728_4 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_5"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:7  %zext_ln1192_4 = zext i24 %sext_ln1118_11 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_4"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:8  %add_ln1192_4 = add i25 %zext_ln703_5, %zext_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.036:11  %sext_ln1117_6 = sext i9 %conv_1_weights_V_2_0_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_6"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:0  %phi_ln1117_6 = phi i14 [ %input_2_0_V_load_6, %branch60 ], [ %input_2_1_V_load_6, %branch61 ], [ %input_2_2_V_load_6, %branch62 ], [ %input_0_0_V_load_6, %branch648 ], [ %input_0_1_V_load_6, %branch750 ], [ %input_0_2_V_load_6, %branch852 ], [ %input_1_0_V_load_6, %branch33 ], [ %input_1_1_V_load_6, %branch34 ], [ %input_1_2_V_load_6, %branch35 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_6"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:1  %sext_ln1118_12 = sext i14 %phi_ln1117_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:2  %mul_ln1118_6 = mul i23 %sext_ln1117_6, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:3  %sext_ln1118_13 = sext i23 %mul_ln1118_6 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:4  %tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_4, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:5  %shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="25" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:6  %zext_ln703_6 = zext i22 %shl_ln728_5 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:7  %zext_ln1192_5 = zext i24 %sext_ln1118_13 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_5"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:8  %add_ln1192_5 = add i25 %zext_ln703_6, %zext_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.026:11  %sext_ln1117_7 = sext i9 %conv_1_weights_V_2_1_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_7"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="7">
<![CDATA[
branch434:0  %input_0_2_V_load_7 = load i14* %input_0_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_7"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch434:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="7">
<![CDATA[
branch332:0  %input_0_1_V_load_7 = load i14* %input_0_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_7"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch332:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="14" op_0_bw="7">
<![CDATA[
branch536:0  %input_0_0_V_load_7 = load i14* %input_0_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_7"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch536:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="14" op_0_bw="7">
<![CDATA[
branch58:0  %input_2_2_V_load_7 = load i14* %input_2_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_7"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="14" op_0_bw="7">
<![CDATA[
branch57:0  %input_2_1_V_load_7 = load i14* %input_2_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_7"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="14" op_0_bw="7">
<![CDATA[
branch59:0  %input_2_0_V_load_7 = load i14* %input_2_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_7"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="14" op_0_bw="7">
<![CDATA[
branch31:0  %input_1_2_V_load_7 = load i14* %input_1_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_7"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="7">
<![CDATA[
branch30:0  %input_1_1_V_load_7 = load i14* %input_1_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_7"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="14" op_0_bw="7">
<![CDATA[
branch32:0  %input_1_0_V_load_7 = load i14* %input_1_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_7"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:0  %phi_ln1117_7 = phi i14 [ %input_2_1_V_load_7, %branch57 ], [ %input_2_2_V_load_7, %branch58 ], [ %input_2_0_V_load_7, %branch59 ], [ %input_0_1_V_load_7, %branch332 ], [ %input_0_2_V_load_7, %branch434 ], [ %input_0_0_V_load_7, %branch536 ], [ %input_1_1_V_load_7, %branch30 ], [ %input_1_2_V_load_7, %branch31 ], [ %input_1_0_V_load_7, %branch32 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_7"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:1  %sext_ln1118_14 = sext i14 %phi_ln1117_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:2  %mul_ln1118_7 = mul i23 %sext_ln1117_7, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:3  %sext_ln1118_15 = sext i23 %mul_ln1118_7 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:4  %tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_5, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:5  %shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_14, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="25" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:6  %zext_ln703_7 = zext i22 %shl_ln728_6 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:7  %zext_ln1192_6 = zext i24 %sext_ln1118_15 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_6"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:8  %add_ln1192_6 = add i25 %zext_ln703_7, %zext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="23" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.016:11  %sext_ln1117_8 = sext i9 %conv_1_weights_V_2_2_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1117_8"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="7">
<![CDATA[
branch121:0  %input_0_0_V_load_8 = load i14* %input_0_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_0_V_load_8"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="7">
<![CDATA[
branch019:0  %input_0_2_V_load_8 = load i14* %input_0_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_2_V_load_8"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch019:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="7">
<![CDATA[
branch223:0  %input_0_1_V_load_8 = load i14* %input_0_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_1_V_load_8"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="7">
<![CDATA[
branch55:0  %input_2_0_V_load_8 = load i14* %input_2_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_0_V_load_8"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="7">
<![CDATA[
branch54:0  %input_2_2_V_load_8 = load i14* %input_2_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_2_V_load_8"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="14" op_0_bw="7">
<![CDATA[
branch56:0  %input_2_1_V_load_8 = load i14* %input_2_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_2_1_V_load_8"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="0"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="7">
<![CDATA[
branch28:0  %input_1_0_V_load_8 = load i14* %input_1_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_0_V_load_8"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="7">
<![CDATA[
branch27:0  %input_1_2_V_load_8 = load i14* %input_1_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_2_V_load_8"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="14" op_0_bw="7">
<![CDATA[
branch29:0  %input_1_1_V_load_8 = load i14* %input_1_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_1_1_V_load_8"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln32" val="!0"/>
<literal name="trunc_ln32" val="!1"/>
<literal name="select_ln32_11" val="!0"/>
<literal name="select_ln32_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:0  %phi_ln1117_8 = phi i14 [ %input_2_2_V_load_8, %branch54 ], [ %input_2_0_V_load_8, %branch55 ], [ %input_2_1_V_load_8, %branch56 ], [ %input_0_2_V_load_8, %branch019 ], [ %input_0_0_V_load_8, %branch121 ], [ %input_0_1_V_load_8, %branch223 ], [ %input_1_2_V_load_8, %branch27 ], [ %input_1_0_V_load_8, %branch28 ], [ %input_1_1_V_load_8, %branch29 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_8"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:1  %sext_ln1118_16 = sext i14 %phi_ln1117_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:2  %mul_ln1118_8 = mul i23 %sext_ln1117_8, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:3  %sext_ln1118_17 = sext i23 %mul_ln1118_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:4  %tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_6, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:5  %shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_15, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="25" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:6  %zext_ln703_8 = zext i22 %shl_ln728_7 to i25

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="25" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:7  %zext_ln1192_7 = zext i24 %sext_ln1118_17 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1192_7"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:8  %add_ln1192_7 = add i25 %zext_ln703_8, %zext_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:9  %trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_7, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:12  %sext_ln1265 = sext i7 %p_Val2_s to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:13  %tmp_V_8 = add i14 %sext_ln1265, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:14  %icmp_ln885 = icmp eq i14 %tmp_V_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.06:15  br i1 %icmp_ln885, label %.critedge, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:0  %p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:1  %tmp_V = sub i14 0, %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:2  %tmp_V_9 = select i1 %p_Result_32, i14 %tmp_V, i14 %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv:4  %p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:5  %l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %sub_ln894 = sub nsw i32 14, %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:7  %trunc_ln894 = trunc i32 %sub_ln894 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %lsb_index = add nsw i32 -53, %sub_ln894

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_19 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10  %icmp_ln897 = icmp sgt i31 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="32">
<![CDATA[
_ifconv:11  %trunc_ln897 = trunc i32 %sub_ln894 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="684" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:12  %sub_ln897 = sub i4 4, %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="685" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="14" op_0_bw="4">
<![CDATA[
_ifconv:13  %zext_ln897 = zext i4 %sub_ln897 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="686" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:14  %lshr_ln897 = lshr i14 -1, %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="687" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:15  %p_Result_29 = and i14 %tmp_V_9, %lshr_ln897

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:16  %icmp_ln897_2 = icmp ne i14 %p_Result_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_2"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %a = and i1 %icmp_ln897, %icmp_ln897_2

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %xor_ln899 = xor i1 %tmp_20, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="692" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:20  %add_ln899 = add i14 -53, %trunc_ln894

]]></Node>
<StgValue><ssdm name="add_ln899"/></StgValue>
</operation>

<operation id="693" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:21  %p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln899)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="694" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %and_ln899 = and i1 %p_Result_30, %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="695" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %or_ln899 = or i1 %and_ln899, %a

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="696" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:24  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="697" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %icmp_ln908 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:41  %trunc_ln893 = trunc i32 %l to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="699" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:25  %m = zext i14 %tmp_V_9 to i64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:26  %zext_ln907_2 = zext i14 %tmp_V_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln907_2"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %add_ln908 = add nsw i32 -54, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:30  %zext_ln908 = zext i32 %lshr_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %sub_ln908 = sub i32 54, %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln908"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %zext_ln908_2 = zext i32 %sub_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_2"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %shl_ln908 = shl i64 %m, %zext_ln908_2

]]></Node>
<StgValue><ssdm name="shl_ln908"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:35  %zext_ln911 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:36  %m_8 = add i64 %zext_ln911, %m_7

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:38  %m_11 = zext i63 %m_s to i64

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:39  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:40  %select_ln915 = select i1 %tmp_21, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:42  %sub_ln915 = sub i11 6, %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:43  %add_ln915 = add i11 %sub_ln915, %select_ln915

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:44  %tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:45  %p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_7, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:46  %bitcast_ln729 = bitcast i64 %p_Result_34 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47  %trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:48  %icmp_ln924 = icmp ne i11 %add_ln915, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:49  %icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_2"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="723" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924

]]></Node>
<StgValue><ssdm name="or_ln924"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %and_ln924 = and i1 %or_ln924, %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln924"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:53  br i1 %and_ln924, label %Filter1_Loop_end, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
.critedge:0  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
Filter1_Loop_end:0  %storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_8, %_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
Filter1_Loop_end:1  store i14 %storemerge, i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="730" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="731" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
Filter1_Loop_end:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="732" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
