v 20140308 2
C 56500 27000 1 0 0 stm32f072cb-local.sym
{
T 62000 44500 5 32 1 1 0 4 1
device=STM32F072CB
T 62000 43500 5 32 1 1 0 4 1
refdes=U100
T 56500 27000 5 10 0 0 0 0 1
devmap=ST/STM32F072CBT6
}
C 42000 41000 1 0 0 header-debug.sym
{
T 42000 47100 5 32 1 1 0 0 1
refdes=J200
T 42000 41000 5 10 0 0 0 0 1
devmap=generic/PinHeader-6x1
}
C 85000 35000 1 0 1 header-usb.sym
{
T 85000 41100 5 32 1 1 0 6 1
refdes=J201
T 85000 35000 5 10 0 0 0 6 1
devmap=Molex/105017-0001
}
N 44500 45500 47500 45500 4
N 47500 45500 47500 44500 4
N 47500 44500 48600 44500 4
N 44500 43500 48600 43500 4
N 44500 42500 48600 42500 4
C 78100 39300 1 0 0 resistor-2.sym
{
T 78100 39100 5 10 0 0 0 0 1
device=RESISTOR
T 78195 39600 5 16 1 1 0 6 1
refdes=R201
T 79400 39600 5 16 1 1 0 0 1
value=22
T 78100 39300 5 10 0 0 0 0 1
devmap=generic/R/0603
}
C 78100 38300 1 0 0 resistor-2.sym
{
T 78100 38100 5 10 0 0 0 0 1
device=RESISTOR
T 78195 38600 5 16 1 1 0 6 1
refdes=R202
T 79400 38600 5 16 1 1 0 0 1
value=22
T 78100 38300 5 10 0 0 0 0 1
devmap=generic/R/0603
}
C 78100 37300 1 0 0 resistor-2.sym
{
T 78100 37100 5 10 0 0 0 0 1
device=RESISTOR
T 78195 37600 5 16 1 1 0 6 1
refdes=R203
T 79400 37600 5 16 1 1 0 0 1
value=100k
T 78100 37300 5 10 0 0 0 0 1
devmap=generic/R/0603
}
N 82500 39500 79500 39500 4
N 82500 38500 79500 38500 4
N 82500 37500 79500 37500 4
C 77300 34200 1 0 1 gnd-1.sym
N 82500 36500 77000 36500 4
N 77000 34800 77000 37500 4
N 82500 35500 77000 35500 4
N 78100 37500 77000 37500 4
N 82500 40500 81500 40500 4
N 81500 40500 81500 41700 4
N 69500 39500 78100 39500 4
N 69500 38500 78100 38500 4
C 45200 41200 1 0 0 nc-right-1.sym
{
T 44200 41100 5 10 0 0 0 0 1
value=NoConnection
T 44200 41500 5 10 0 0 0 0 1
device=DRC_Directive
}
N 45200 41500 44500 41500 4
C 45200 43700 1 0 0 gnd-1.sym
N 44500 44500 45500 44500 4
N 45500 44500 45500 44300 4
C 54100 62500 1 270 0 capacitor-1.sym
{
T 53900 62500 5 10 0 0 270 0 1
device=CAPACITOR
T 54100 62500 5 10 0 0 0 0 1
devmap=generic/C/1206
T 54695 62100 5 16 1 1 0 0 1
refdes=C200
T 54700 61500 5 16 1 1 0 2 1
value=4.7u
}
C 55100 62500 1 270 0 capacitor-1.sym
{
T 54900 62500 5 10 0 0 270 0 1
device=CAPACITOR
T 55100 62500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 55695 62100 5 16 1 1 0 0 1
refdes=C201
T 55700 61500 5 16 1 1 0 2 1
value=100n
}
N 54500 62500 54500 63700 4
N 55500 63500 55500 62500 4
N 56500 63500 56500 62500 4
N 54500 60800 54500 61100 4
N 55500 61000 55500 61100 4
N 56500 61000 56500 61100 4
C 48900 56600 1 90 0 crystal-1.sym
{
T 49100 56600 5 10 0 0 90 0 1
device=CAPACITOR
T 48700 57995 5 16 1 1 0 0 1
refdes=Y200
T 48700 57000 5 16 1 1 0 2 1
value=32.768 kHz
T 48900 56600 5 10 0 0 0 0 1
footprint=TODO
}
C 47900 56900 1 180 0 capacitor-1.sym
{
T 47900 57100 5 10 0 0 180 0 1
device=CAPACITOR
T 47505 56300 5 16 1 1 0 2 1
refdes=C206
T 46900 56300 5 16 1 1 0 8 1
value=15p
T 47900 56900 5 10 0 0 0 0 1
devmap=generic/C/0603
}
N 48500 56600 48500 56500 4
N 47900 56500 49500 56500 4
C 47900 58900 1 180 0 capacitor-1.sym
{
T 47900 59100 5 10 0 0 180 0 1
device=CAPACITOR
T 47505 58300 5 16 1 1 0 2 1
refdes=C205
T 46900 58300 5 16 1 1 0 8 1
value=15p
T 47900 58900 5 10 0 0 0 0 1
devmap=generic/C/0603
}
N 47900 58500 49500 58500 4
N 48500 58500 48500 58400 4
N 46000 58500 46500 58500 4
N 46000 56500 46500 56500 4
N 46000 56300 46000 58500 4
N 49500 59000 51000 59000 4
N 49500 59000 49500 58500 4
N 49500 56000 49500 56500 4
C 48900 52600 1 90 0 crystal-1.sym
{
T 49100 52600 5 10 0 0 90 0 1
device=CAPACITOR
T 48700 53995 5 16 1 1 0 0 1
refdes=Y201
T 48700 53000 5 16 1 1 0 2 1
value=8 MHz
T 48900 52600 5 10 0 0 0 0 1
footprint=HC_49S
}
C 47900 52900 1 180 0 capacitor-1.sym
{
T 47900 53100 5 10 0 0 180 0 1
device=CAPACITOR
T 47505 52300 5 16 1 1 0 2 1
refdes=C208
T 46900 52300 5 16 1 1 0 8 1
value=47p
T 47900 52900 5 10 0 0 0 0 1
devmap=generic/C/0603
}
N 48500 52600 48500 52500 4
N 47900 52500 49500 52500 4
C 47900 54900 1 180 0 capacitor-1.sym
{
T 47900 55100 5 10 0 0 180 0 1
device=CAPACITOR
T 47505 54300 5 16 1 1 0 2 1
refdes=C207
T 46900 54300 5 16 1 1 0 8 1
value=47p
T 47900 54900 5 10 0 0 0 0 1
devmap=generic/C/0603
}
N 47900 54500 49500 54500 4
N 48500 54500 48500 54400 4
N 46000 54500 46500 54500 4
N 46000 52500 46500 52500 4
N 49500 55000 49500 54500 4
N 49500 52000 49500 52500 4
N 51000 49000 51000 49200 4
N 51000 48000 53000 48000 4
N 51000 47800 51000 48000 4
N 46000 52300 46000 54500 4
N 53500 50000 57200 50000 4
N 56000 48000 56000 50000 4
N 54500 61000 56500 61000 4
N 54500 63500 59500 63500 4
N 58500 60300 58500 63500 4
C 56100 62500 1 270 0 capacitor-1.sym
{
T 55900 62500 5 10 0 0 270 0 1
device=CAPACITOR
T 56100 62500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 56695 62100 5 16 1 1 0 0 1
refdes=C202
T 56700 61500 5 16 1 1 0 2 1
value=100n
}
N 53500 58000 57200 58000 4
N 53500 57000 57200 57000 4
N 53500 54000 57200 54000 4
N 53500 53000 57200 53000 4
N 59500 60300 59500 63500 4
N 63500 60300 63500 63700 4
C 67100 62500 1 270 0 capacitor-1.sym
{
T 66900 62500 5 10 0 0 270 0 1
device=CAPACITOR
T 67100 62500 5 10 0 0 0 0 1
devmap=generic/C/1206
T 67695 62100 5 16 1 1 0 0 1
refdes=C203
T 67700 61500 5 16 1 1 0 2 1
value=1u
}
C 68100 62500 1 270 0 capacitor-1.sym
{
T 67900 62500 5 10 0 0 270 0 1
device=CAPACITOR
T 68100 62500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 68695 62100 5 16 1 1 0 0 1
refdes=C204
T 68700 61500 5 16 1 1 0 2 1
value=10n
}
N 67500 62500 67500 63500 4
N 68500 62500 68500 63700 4
N 68500 60800 68500 61100 4
N 67500 61000 67500 61100 4
N 67500 61000 68500 61000 4
N 65500 60300 65500 63500 4
N 65500 63500 68500 63500 4
C 65500 76400 1 0 0 schottky-1.sym
{
T 65500 76500 5 10 0 0 0 0 1
device=SCHOTTKY_DIODE
T 66295 77400 5 16 1 1 0 3 1
refdes=D302
T 66300 76600 5 16 1 1 0 5 1
value=BAT46
T 65500 76400 5 10 0 0 0 0 1
devmap=ST/BAT46JFILM
}
N 61500 60300 61500 63700 4
N 66800 49000 70500 49000 4
N 66800 50000 70500 50000 4
N 66800 51000 70500 51000 4
N 66800 47000 70500 47000 4
N 66800 45000 70500 45000 4
N 66800 40000 70500 40000 4
N 66800 39000 70500 39000 4
N 66800 36000 70500 36000 4
N 66800 34000 70500 34000 4
N 66800 31000 70500 31000 4
N 66800 35000 70500 35000 4
N 66800 32000 70500 32000 4
N 66800 30000 70500 30000 4
N 66800 54000 70500 54000 4
N 66800 53000 70500 53000 4
N 66800 38000 70500 38000 4
N 66800 46000 70500 46000 4
N 66800 42000 70500 42000 4
N 66800 43000 70500 43000 4
N 53500 43000 57200 43000 4
N 53500 44000 57200 44000 4
N 53500 45000 57200 45000 4
N 53500 33000 57200 33000 4
N 53500 34000 57200 34000 4
N 53500 32000 57200 32000 4
N 53500 31000 57200 31000 4
N 53500 41000 57200 41000 4
N 53500 40000 57200 40000 4
N 53500 39000 57200 39000 4
N 53500 38000 57200 38000 4
N 53500 37000 57200 37000 4
N 53500 36000 57200 36000 4
N 53500 35000 57200 35000 4
N 53500 30000 57200 30000 4
N 58500 25500 58500 27700 4
N 57500 25500 65500 25500 4
N 59500 25500 59500 27700 4
N 61500 25500 61500 27700 4
N 65500 24000 65500 27700 4
C 54200 60200 1 0 0 gnd-1.sym
C 45700 55700 1 0 0 gnd-1.sym
C 45700 51700 1 0 0 gnd-1.sym
C 50700 47200 1 0 0 gnd-1.sym
C 68200 60200 1 0 0 gnd-1.sym
C 57200 24200 1 0 0 gnd-1.sym
C 48600 44300 1 0 0 resistor-2.sym
{
T 48600 44100 5 10 0 0 0 0 1
device=RESISTOR
T 48695 44600 5 16 1 1 0 6 1
refdes=R209
T 49900 44600 5 16 1 1 0 0 1
value=22
T 48600 44300 5 10 0 0 0 0 1
devmap=generic/R/0603
}
C 48600 43300 1 0 0 resistor-2.sym
{
T 48600 43100 5 10 0 0 0 0 1
device=RESISTOR
T 48695 43600 5 16 1 1 0 6 1
refdes=R210
T 49900 43600 5 16 1 1 0 0 1
value=22
T 48600 43300 5 10 0 0 0 0 1
devmap=generic/R/0603
}
C 48600 42300 1 0 0 resistor-2.sym
{
T 48600 42100 5 10 0 0 0 0 1
device=RESISTOR
T 48695 42600 5 16 1 1 0 6 1
refdes=R211
T 49900 42600 5 16 1 1 0 0 1
value=22
T 48600 42300 5 10 0 0 0 0 1
devmap=generic/R/0603
}
C 69900 48700 1 0 0 output-5.sym
{
T 70700 48600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 49300 5 16 1 1 0 6 1
refdes=J100
T 70500 49100 5 16 1 1 0 6 1
slot=16
T 70500 48900 5 16 1 1 0 8 1
description=PB5
T 69900 48700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 48700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 46700 1 0 0 output-5.sym
{
T 70700 46600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 47300 5 16 1 1 0 6 1
refdes=J100
T 70500 47100 5 16 1 1 0 6 1
slot=15
T 70500 46900 5 16 1 1 0 8 1
description=PB6
T 69900 46700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 46700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 45700 1 0 0 output-5.sym
{
T 70700 45600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 46300 5 16 1 1 0 6 1
refdes=J100
T 70500 46100 5 16 1 1 0 6 1
slot=19
T 70500 45900 5 16 1 1 0 8 1
description=PB7
T 69900 45700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 45700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 41700 1 0 0 output-5.sym
{
T 70700 41600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 42300 5 16 1 1 0 6 1
refdes=J101
T 70500 42100 5 16 1 1 0 6 1
slot=14
T 70500 41900 5 16 1 1 0 8 1
description=PB10
T 69900 41700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 41700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 39700 1 0 0 output-5.sym
{
T 70700 39600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 40300 5 16 1 1 0 6 1
refdes=J100
T 70500 40100 5 16 1 1 0 6 1
slot=5
T 70500 39900 5 16 1 1 0 8 1
description=PA11
T 69900 39700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 39700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 37700 1 0 0 output-5.sym
{
T 70700 37600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 38300 5 16 1 1 0 6 1
refdes=J101
T 70500 38100 5 16 1 1 0 6 1
slot=20
T 70500 37900 5 16 1 1 0 8 1
description=PB0
T 69900 37700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 37700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 31700 1 0 0 output-5.sym
{
T 70700 31600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 32300 5 16 1 1 0 6 1
refdes=J101
T 70500 32100 5 16 1 1 0 6 1
slot=19
T 70500 31900 5 16 1 1 0 8 1
description=PA7
T 69900 31700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 31700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 40700 1 0 1 output-5.sym
{
T 53300 40600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 41300 5 16 1 1 0 0 1
refdes=J101
T 53500 40900 5 16 1 1 0 2 1
description=PA8
T 53500 41100 5 16 1 1 0 0 1
slot=6
T 54100 40700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 40700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 39700 1 0 1 output-5.sym
{
T 53300 39600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 40300 5 16 1 1 0 0 1
refdes=J101
T 53500 39900 5 16 1 1 0 2 1
description=PA9
T 53500 40100 5 16 1 1 0 0 1
slot=5
T 54100 39700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 39700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 38700 1 0 1 output-5.sym
{
T 53300 38600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 39300 5 16 1 1 0 0 1
refdes=J100
T 53500 38900 5 16 1 1 0 2 1
description=PA10
T 53500 39100 5 16 1 1 0 0 1
slot=6
T 54100 38700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 38700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 36700 1 0 1 output-5.sym
{
T 53500 37100 5 16 1 1 0 0 1
slot=16
T 53300 36600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 37300 5 16 1 1 0 0 1
refdes=J101
T 53500 36900 5 16 1 1 0 2 1
description=PB1
T 54100 36700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 36700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 35700 1 0 1 output-5.sym
{
T 53500 36100 5 16 1 1 0 0 1
slot=15
T 53300 35600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 36300 5 16 1 1 0 0 1
refdes=J101
T 53500 35900 5 16 1 1 0 2 1
description=PB2
T 54100 35700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 35700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 58800 65900 1 90 0 output-5.sym
{
T 58900 66700 5 10 0 0 90 0 1
device=OUTPUT
T 58400 66500 5 16 1 1 0 6 1
refdes=J101
T 58400 66200 5 16 1 1 0 6 1
slot=11
T 58600 66200 5 16 1 1 0 0 1
description=NC
T 58800 65900 5 10 0 0 0 0 1
devmap=slots/36
T 58800 65900 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 42700 1 0 1 output-5.sym
{
T 53300 42600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 43300 5 16 1 1 0 0 1
refdes=J101
T 53500 42900 5 16 1 1 0 2 1
description=NRST
T 53500 43100 5 16 1 1 0 0 1
slot=29
T 54100 42700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 42700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
N 50000 44500 56000 44500 4
N 56000 44500 56000 45000 4
N 50000 43500 56000 43500 4
N 56000 43500 56000 44000 4
N 50000 42500 56000 42500 4
N 56000 42500 56000 43000 4
C 54100 53700 1 0 1 output-5.sym
{
T 53300 53600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 54300 5 16 1 1 0 0 1
refdes=J100
T 53500 53900 5 16 1 1 0 2 1
description=PF0
T 53500 54100 5 16 1 1 0 0 1
slot=29
T 54100 53700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 53700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 52700 1 0 1 output-5.sym
{
T 53300 52600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 53300 5 16 1 1 0 0 1
refdes=J100
T 53500 52900 5 16 1 1 0 2 1
description=PF1
T 53500 53100 5 16 1 1 0 0 1
slot=30
T 54100 52700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 52700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 49700 1 0 1 output-5.sym
{
T 53300 49600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 50300 5 16 1 1 0 0 1
refdes=J100
T 53500 49900 5 16 1 1 0 2 1
description=PA14
T 53500 50100 5 16 1 1 0 0 1
slot=20
T 54100 49700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 49700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
N 56000 59000 56000 58000 4
N 56000 56000 56000 57000 4
N 56000 55000 56000 54000 4
N 56000 52000 56000 53000 4
C 59800 66400 1 90 0 output-5.sym
{
T 59900 67200 5 10 0 0 90 0 1
device=OUTPUT
T 59400 67000 5 16 1 1 0 6 1
refdes=J100
T 59400 66700 5 16 1 1 0 6 1
slot=24
T 59600 66700 5 16 1 1 0 0 1
description=NC
T 59800 66400 5 10 0 0 0 0 1
devmap=slots/36
T 59800 66400 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 61800 65900 1 90 0 output-5.sym
{
T 61900 66700 5 10 0 0 90 0 1
device=OUTPUT
T 61400 66500 5 16 1 1 0 6 1
refdes=J100
T 61400 66200 5 16 1 1 0 6 1
slot=9
T 61600 66200 5 16 1 1 0 0 1
description=NC
T 61800 65900 5 10 0 0 0 0 1
devmap=slots/36
T 61800 65900 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 63800 65900 1 90 0 output-5.sym
{
T 63900 66700 5 10 0 0 90 0 1
device=OUTPUT
T 63400 66500 5 16 1 1 0 6 1
refdes=J100
T 63400 66200 5 16 1 1 0 6 1
slot=25
T 63600 66200 5 16 1 1 0 0 1
description=NC
T 63800 65900 5 10 0 0 0 0 1
devmap=slots/36
T 63800 65900 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 65800 65900 1 90 0 output-5.sym
{
T 65900 66700 5 10 0 0 90 0 1
device=OUTPUT
T 65400 66500 5 16 1 1 0 6 1
refdes=J101
T 65400 66200 5 16 1 1 0 6 1
slot=27
T 65600 66200 5 16 1 1 0 0 1
description=NC
T 65800 65900 5 10 0 0 0 0 1
devmap=slots/36
T 65800 65900 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 58200 24600 1 270 0 output-5.sym
{
T 58100 23800 5 10 0 0 270 0 1
device=OUTPUT
T 58600 24000 5 16 1 1 180 6 1
refdes=J101
T 58600 24300 5 16 1 1 180 6 1
slot=12
T 58400 24300 5 16 1 1 180 0 1
description=VSS
T 58200 24600 5 10 0 0 0 0 1
devmap=slots/36
T 58200 24600 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
N 58500 24000 58500 25500 4
N 57500 24800 57500 25500 4
N 59500 24500 59500 25500 4
C 59200 25100 1 270 0 output-5.sym
{
T 59100 24300 5 10 0 0 270 0 1
device=OUTPUT
T 59600 24500 5 16 1 1 180 6 1
refdes=J100
T 59600 24800 5 16 1 1 180 6 1
slot=23
T 59400 24800 5 16 1 1 180 0 1
description=VSS
T 59200 25100 5 10 0 0 0 0 1
devmap=slots/36
T 59200 25100 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
N 61500 24000 61500 25500 4
C 61200 24600 1 270 0 output-5.sym
{
T 61100 23800 5 10 0 0 270 0 1
device=OUTPUT
T 61600 24000 5 16 1 1 180 6 1
refdes=J100
T 61600 24300 5 16 1 1 180 6 1
slot=10
T 61400 24300 5 16 1 1 180 0 1
description=VSS
T 61200 24600 5 10 0 0 0 0 1
devmap=slots/36
T 61200 24600 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 65200 24600 1 270 0 output-5.sym
{
T 65100 23800 5 10 0 0 270 0 1
device=OUTPUT
T 65600 24000 5 16 1 1 180 6 1
refdes=J101
T 65600 24300 5 16 1 1 180 6 1
slot=30
T 65400 24300 5 16 1 1 180 0 1
description=VSSA
T 65200 24600 5 10 0 0 0 0 1
devmap=slots/36
T 65200 24600 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 48000 81400 1 0 0 schottky-1.sym
{
T 48000 81500 5 10 0 0 0 0 1
device=SCHOTTKY_DIODE
T 48795 82400 5 16 1 1 0 3 1
refdes=D300
T 48800 81600 5 16 1 1 0 5 1
value=BAT60
T 48000 81400 5 10 0 0 0 0 1
devmap=ST/BAT60JFILM
}
C 64200 60200 1 0 0 gnd-1.sym
N 64500 60800 64500 61100 4
N 64500 62500 64500 63500 4
N 64500 63500 63500 63500 4
N 69500 39500 69500 40000 4
N 69500 38500 69500 39000 4
C 46000 46300 1 0 0 resistor-2.sym
{
T 46000 46100 5 10 0 0 0 0 1
device=RESISTOR
T 46095 46600 5 16 1 1 0 6 1
refdes=R222
T 47300 46600 5 16 1 1 0 0 1
value=22
T 46000 46300 5 10 0 0 0 0 1
devmap=generic/R/0603
}
N 44500 46500 46000 46500 4
N 47400 46500 48500 46500 4
N 48500 46500 48500 47200 4
C 69700 82200 1 0 0 netname-2.sym
{
T 70000 82600 9 16 1 1 0 3 1
name=VDD
T 69700 82200 5 10 0 0 0 0 1
net=${name}:1
}
C 69700 79200 1 0 0 netname-2.sym
{
T 70000 79600 9 16 1 1 0 3 1
name=VDDA
T 69700 79200 5 10 0 0 0 0 1
net=${name}:1
}
C 69700 69700 1 0 0 netname-2.sym
{
T 70000 70100 9 16 1 1 0 3 1
name=VDDIO2
T 69700 69700 5 10 0 0 0 0 1
net=${name}:1
}
C 69700 72700 1 0 0 netname-2.sym
{
T 70000 73100 9 16 1 1 0 3 1
name=VBAT
T 69700 72700 5 10 0 0 0 0 1
net=${name}:1
}
C 68900 77800 1 0 1 resistor-2.sym
{
T 68900 77600 5 10 0 0 0 6 1
device=RESISTOR
T 67595 78100 5 16 1 1 0 6 1
refdes=R302
T 68800 78100 5 16 1 1 0 0 1
value=0
T 68900 77800 5 10 0 0 0 6 1
devmap=generic/R/0805
}
N 65000 78000 67500 78000 4
N 65000 79000 67500 79000 4
N 69100 79000 70000 79000 4
N 70000 75500 70000 79200 4
N 68900 78000 70000 78000 4
C 68900 81800 1 0 1 resistor-2.sym
{
T 68900 81600 5 10 0 0 0 6 1
device=RESISTOR
T 68900 81800 5 10 0 0 0 6 1
devmap=generic/R/0805
T 67595 82100 5 16 1 1 0 6 1
refdes=R300
T 68800 82100 5 16 1 1 0 0 1
value=0
}
N 65000 82000 67500 82000 4
N 70000 81000 70000 82200 4
N 68900 82000 70000 82000 4
C 68900 80800 1 0 1 resistor-2.sym
{
T 68900 80600 5 10 0 0 0 6 1
device=RESISTOR
T 68900 80800 5 10 0 0 0 6 1
devmap=generic/R/0805
T 67595 81100 5 16 1 1 0 6 1
refdes=R301
T 68800 81100 5 16 1 1 0 0 1
value=0
}
N 65000 81000 67500 81000 4
N 68900 81000 70000 81000 4
C 68900 72300 1 0 1 resistor-2.sym
{
T 68900 72100 5 10 0 0 0 6 1
device=RESISTOR
T 68900 72300 5 10 0 0 0 6 1
devmap=generic/R/0805
T 67595 72600 5 16 1 1 0 6 1
refdes=R304
T 68800 72600 5 16 1 1 0 0 1
value=0
}
N 65000 72500 67500 72500 4
N 68900 72500 70000 72500 4
C 68900 69300 1 0 1 resistor-2.sym
{
T 68900 69100 5 10 0 0 0 6 1
device=RESISTOR
T 68900 69300 5 10 0 0 0 6 1
devmap=generic/R/0805
T 67595 69600 5 16 1 1 0 6 1
refdes=R306
T 68800 69600 5 16 1 1 0 0 1
value=0
}
N 65000 69500 67500 69500 4
N 68900 69500 70000 69500 4
C 54200 63700 1 0 0 netname-2.sym
{
T 54500 64100 9 16 1 1 0 3 1
name=VDD
T 54200 63700 5 10 0 0 0 0 1
net=${name}:1
}
C 68200 63700 1 0 0 netname-2.sym
{
T 68500 64100 9 16 1 1 0 3 1
name=VDDA
T 68200 63700 5 10 0 0 0 0 1
net=${name}:1
}
C 67300 79000 1 0 0 inductor-1.sym
{
T 67595 79200 5 16 1 1 0 6 1
refdes=L300
T 69000 79200 5 16 1 1 0 0 1
value=0H
T 67500 78400 5 10 0 0 0 0 1
device=INDUCTOR
T 67300 79000 5 10 0 0 0 0 1
footprint=R_0805
}
C 50700 49200 1 0 0 netname-2.sym
{
T 51000 49600 9 16 1 1 0 3 1
name=VDD
T 50700 49200 5 10 0 0 0 0 1
net=${name}:1
}
C 48200 47200 1 0 0 netname-2.sym
{
T 48500 47600 9 16 1 1 0 3 1
name=VDD
T 48200 47200 5 10 0 0 0 0 1
net=${name}:1
}
C 52400 58800 1 0 1 resistor-2.sym
{
T 52400 58600 5 10 0 0 0 6 1
device=RESISTOR
T 52400 58800 5 10 0 0 0 6 1
devmap=generic/R/0603
T 51095 59100 5 16 1 1 0 6 1
refdes=R218
T 52300 59100 5 16 1 1 0 0 1
value=0
}
N 52400 59000 56000 59000 4
N 49500 56000 51000 56000 4
N 52400 56000 56000 56000 4
C 52400 55800 1 0 1 resistor-2.sym
{
T 52400 55600 5 10 0 0 0 6 1
device=RESISTOR
T 52400 55800 5 10 0 0 0 6 1
devmap=generic/R/0603
T 51095 56100 5 16 1 1 0 6 1
refdes=R219
T 52300 56100 5 16 1 1 0 0 1
value=0
}
N 49500 55000 51000 55000 4
N 52400 55000 56000 55000 4
C 52400 54800 1 0 1 resistor-2.sym
{
T 52400 54600 5 10 0 0 0 6 1
device=RESISTOR
T 52400 54800 5 10 0 0 0 6 1
devmap=generic/R/0603
T 51095 55100 5 16 1 1 0 6 1
refdes=R223
T 52300 55100 5 16 1 1 0 0 1
value=0
}
N 49500 52000 51000 52000 4
N 52400 52000 56000 52000 4
C 52400 51800 1 0 1 resistor-2.sym
{
T 52400 51600 5 10 0 0 0 6 1
device=RESISTOR
T 52400 51800 5 10 0 0 0 6 1
devmap=generic/R/0603
T 51095 52100 5 16 1 1 0 6 1
refdes=R224
T 52300 52100 5 16 1 1 0 0 1
value=0
}
C 54400 47800 1 0 1 resistor-2.sym
{
T 54400 47600 5 10 0 0 0 6 1
device=RESISTOR
T 54400 47800 5 10 0 0 0 6 1
devmap=generic/R/0603
T 53095 48100 5 16 1 1 0 6 1
refdes=R226
T 54300 48100 5 16 1 1 0 0 1
value=510
}
N 54400 48000 56000 48000 4
N 51000 49000 53000 49000 4
C 54400 48800 1 0 1 resistor-2.sym
{
T 54400 48600 5 10 0 0 0 6 1
device=RESISTOR
T 54400 48800 5 10 0 0 0 6 1
devmap=generic/R/0603
T 53095 49100 5 16 1 1 0 6 1
refdes=R225
T 54300 49100 5 16 1 1 0 0 1
value=10k
}
N 54400 49000 56000 49000 4
C 63200 63700 1 0 0 netname-2.sym
{
T 63500 64100 9 16 1 1 0 3 1
name=VBAT
T 63200 63700 5 10 0 0 0 0 1
net=${name}:1
}
C 61200 63700 1 0 0 netname-2.sym
{
T 61500 64100 9 16 1 1 0 3 1
name=VDDIO2
T 61200 63700 5 10 0 0 0 0 1
net=${name}:1
}
C 53800 79500 1 0 0 ld1117-so8.sym
{
T 54300 79900 5 16 1 1 0 2 1
refdes=U300
T 54300 82600 5 16 1 1 0 0 1
device=LD1117-3.3
T 53800 79500 5 10 0 0 0 0 1
devmap=ST/LD1117D33CTR
}
C 46700 82200 1 0 0 netname-2.sym
{
T 47000 82600 9 16 1 1 0 3 1
name=EXT_5V
T 46700 82200 5 10 0 0 0 0 1
net=${name}:1
}
C 46700 80700 1 0 0 netname-2.sym
{
T 47000 81100 9 16 1 1 0 3 1
name=USB_5V
T 46700 80700 5 10 0 0 0 0 1
net=${name}:1
}
C 81200 41700 1 0 0 netname-2.sym
{
T 81500 42100 9 16 1 1 0 3 1
name=USB_5V
T 81200 41700 5 10 0 0 0 0 1
net=${name}:1
}
C 48000 79400 1 0 0 schottky-1.sym
{
T 48000 79500 5 10 0 0 0 0 1
device=SCHOTTKY_DIODE
T 48795 80400 5 16 1 1 0 3 1
refdes=D301
T 48800 79600 5 16 1 1 0 5 1
value=BAT60
T 48000 79400 5 10 0 0 0 0 1
devmap=ST/BAT60JFILM
}
N 48000 82000 47000 82000 4
N 47000 82000 47000 82200 4
N 48000 80000 47000 80000 4
N 47000 80000 47000 80700 4
C 58100 81500 1 270 0 capacitor-1.sym
{
T 57900 81500 5 10 0 0 270 0 1
device=CAPACITOR
T 58100 81500 5 10 0 0 0 0 1
devmap=generic/C/1210
T 58695 81100 5 16 1 1 0 0 1
refdes=C301
T 58700 80500 5 16 1 1 0 2 1
value=10u
}
C 51600 81500 1 270 0 capacitor-1.sym
{
T 51400 81500 5 10 0 0 270 0 1
device=CAPACITOR
T 51600 81500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 52195 81100 5 16 1 1 0 0 1
refdes=C300
T 52200 80500 5 16 1 1 0 2 1
value=100n
}
C 53000 80700 1 0 0 nc-left-1.sym
{
T 52000 80800 5 10 0 0 0 0 1
value=NoConnection
T 52000 81200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 53000 80200 1 0 0 nc-left-1.sym
{
T 52000 80300 5 10 0 0 0 0 1
value=NoConnection
T 52000 80700 5 10 0 0 0 0 1
device=DRC_Directive
}
N 53800 81000 54000 81000 4
N 53800 80500 54000 80500 4
N 49400 80000 50500 80000 4
N 50500 80000 50500 82000 4
N 49400 82000 54000 82000 4
N 52000 82000 52000 81500 4
N 52000 78300 52000 80100 4
N 52000 79000 58500 79000 4
N 55300 79000 55300 79700 4
N 56600 80500 57500 80500 4
N 57500 80500 57500 82000 4
N 56600 82000 60500 82000 4
N 58500 81500 58500 82000 4
N 56600 81500 57500 81500 4
N 56600 81000 57500 81000 4
N 58500 79000 58500 80100 4
C 60200 82200 1 0 0 netname-2.sym
{
T 60500 82600 9 16 1 1 0 3 1
name=INT_3.3V
T 60200 82200 5 10 0 0 0 0 1
net=${name}:1
}
N 60500 82200 60500 82000 4
C 64100 62500 1 270 0 capacitor-1.sym
{
T 63900 62500 5 10 0 0 270 0 1
device=CAPACITOR
T 64100 62500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 64695 62100 5 16 1 1 0 0 1
refdes=C209
T 64700 61500 5 16 1 1 0 2 1
value=100n
}
C 68900 71300 1 0 1 resistor-2.sym
{
T 68900 71100 5 10 0 0 0 6 1
device=RESISTOR
T 68900 71300 5 10 0 0 0 6 1
devmap=generic/R/0805
T 67595 71600 5 16 1 1 0 6 1
refdes=R305
T 68800 71600 5 16 1 1 0 0 1
value=0
}
N 65000 71500 67500 71500 4
N 68900 71500 70000 71500 4
N 70000 71500 70000 72700 4
C 68900 68300 1 0 1 resistor-2.sym
{
T 68900 68100 5 10 0 0 0 6 1
device=RESISTOR
T 68900 68300 5 10 0 0 0 6 1
devmap=generic/R/0805
T 67595 68600 5 16 1 1 0 6 1
refdes=R307
T 68800 68600 5 16 1 1 0 0 1
value=0
}
N 65000 68500 67500 68500 4
N 68900 68500 70000 68500 4
N 70000 68500 70000 69700 4
N 65000 77000 65500 77000 4
N 66900 77000 67000 77000 4
N 67000 77000 67000 78000 4
C 74900 82200 1 0 0 output-5.sym
{
T 75700 82100 5 10 0 0 0 0 1
device=OUTPUT
T 76100 82800 5 16 1 1 0 6 1
refdes=J101
T 75500 82400 5 16 1 1 0 8 1
description=EXT_5V
T 75500 82600 5 16 1 1 0 6 1
slot=2
T 74900 82200 5 10 0 0 0 0 1
devmap=slots/36
T 74900 82200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 73200 82700 1 0 0 netname-2.sym
{
T 73500 83100 9 16 1 1 0 3 1
name=EXT_5V
T 73200 82700 5 10 0 0 0 0 1
net=${name}:1
}
N 73500 82500 73500 82700 4
N 73500 82500 75500 82500 4
C 74900 81200 1 0 0 output-5.sym
{
T 75700 81100 5 10 0 0 0 0 1
device=OUTPUT
T 74900 81200 5 10 0 0 0 0 1
devmap=slots/36
T 74900 81200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 81800 5 16 1 1 0 6 1
refdes=J101
T 75500 81400 5 16 1 1 0 8 1
description=USB_5V
T 75500 81600 5 16 1 1 0 6 1
slot=1
}
N 73500 81500 75500 81500 4
C 74900 79700 1 0 0 output-5.sym
{
T 75700 79600 5 10 0 0 0 0 1
device=OUTPUT
T 74900 79700 5 10 0 0 0 0 1
devmap=slots/36
T 74900 79700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 80300 5 16 1 1 0 6 1
refdes=J101
T 75500 79900 5 16 1 1 0 8 1
description=EXT_VIN
T 75500 80100 5 16 1 1 0 6 1
slot=33
}
C 73200 80200 1 0 0 netname-2.sym
{
T 73200 80200 5 10 0 0 0 0 1
net=${name}:1
T 73500 80600 9 16 1 1 0 3 1
name=INT_5V
}
N 73500 80000 75500 80000 4
N 73500 80200 73500 80000 4
C 74900 78700 1 0 0 output-5.sym
{
T 75700 78600 5 10 0 0 0 0 1
device=OUTPUT
T 74900 78700 5 10 0 0 0 0 1
devmap=slots/36
T 74900 78700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 79300 5 16 1 1 0 6 1
refdes=J101
T 75500 78900 5 16 1 1 0 8 1
description=INT_3.3V
T 75500 79100 5 16 1 1 0 6 1
slot=34
}
C 73200 79200 1 0 0 netname-2.sym
{
T 73200 79200 5 10 0 0 0 0 1
net=${name}:1
T 73500 79600 9 16 1 1 0 3 1
name=INT_3.3V
}
N 73500 79000 75500 79000 4
N 73500 79200 73500 79000 4
C 74900 76200 1 0 0 output-5.sym
{
T 75700 76100 5 10 0 0 0 0 1
device=OUTPUT
T 74900 76200 5 10 0 0 0 0 1
devmap=slots/36
T 74900 76200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 76800 5 16 1 1 0 6 1
refdes=J100
T 75500 76400 5 16 1 1 0 8 1
description=VDD
T 75500 76600 5 16 1 1 0 6 1
slot=32
}
C 73200 76700 1 0 0 netname-2.sym
{
T 73200 76700 5 10 0 0 0 0 1
net=${name}:1
T 73500 77100 9 16 1 1 0 3 1
name=VDD
}
N 73500 76500 73500 76700 4
N 73500 76500 75500 76500 4
C 74900 77200 1 0 0 output-5.sym
{
T 75700 77100 5 10 0 0 0 0 1
device=OUTPUT
T 74900 77200 5 10 0 0 0 0 1
devmap=slots/36
T 74900 77200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 77800 5 16 1 1 0 6 1
refdes=J100
T 75500 77400 5 16 1 1 0 8 1
description=EXT_VDD
T 75500 77600 5 16 1 1 0 6 1
slot=31
}
N 73500 77500 75500 77500 4
C 51200 82200 1 0 0 netname-2.sym
{
T 51500 82600 9 16 1 1 0 3 1
name=INT_5V
T 51200 82200 5 10 0 0 0 0 1
net=${name}:1
}
N 51500 82200 51500 82000 4
C 73200 81700 1 0 0 netname-2.sym
{
T 73200 81700 5 10 0 0 0 0 1
net=${name}:1
T 73500 82100 9 16 1 1 0 3 1
name=USB_5V
}
N 73500 81700 73500 81500 4
C 74900 72200 1 0 0 output-5.sym
{
T 75700 72100 5 10 0 0 0 0 1
device=OUTPUT
T 74900 72200 5 10 0 0 0 0 1
devmap=slots/36
T 74900 72200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 72800 5 16 1 1 0 6 1
refdes=J100
T 75500 72400 5 16 1 1 0 8 1
description=VDDIO2
T 75500 72600 5 16 1 1 0 6 1
slot=2
}
C 73200 72700 1 0 0 netname-2.sym
{
T 73200 72700 5 10 0 0 0 0 1
net=${name}:1
T 73500 73100 9 16 1 1 0 3 1
name=VDDIO2
}
N 73500 72500 73500 72700 4
N 73500 72500 75500 72500 4
C 74900 71200 1 0 0 output-5.sym
{
T 75700 71100 5 10 0 0 0 0 1
device=OUTPUT
T 74900 71200 5 10 0 0 0 0 1
devmap=slots/36
T 74900 71200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 71800 5 16 1 1 0 6 1
refdes=J100
T 75500 71400 5 16 1 1 0 8 1
description=EXT_VDDIO2
T 75500 71600 5 16 1 1 0 6 1
slot=1
}
N 73500 71500 75500 71500 4
C 74900 74700 1 0 0 output-5.sym
{
T 75700 74600 5 10 0 0 0 0 1
device=OUTPUT
T 74900 74700 5 10 0 0 0 0 1
devmap=slots/36
T 74900 74700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 75300 5 16 1 1 0 6 1
refdes=J100
T 75500 74900 5 16 1 1 0 8 1
description=VBAT
T 75500 75100 5 16 1 1 0 6 1
slot=34
}
C 73200 75200 1 0 0 netname-2.sym
{
T 73200 75200 5 10 0 0 0 0 1
net=${name}:1
T 73500 75600 9 16 1 1 0 3 1
name=VBAT
}
N 73500 75000 73500 75200 4
N 73500 75000 75500 75000 4
C 74900 73700 1 0 0 output-5.sym
{
T 75700 73600 5 10 0 0 0 0 1
device=OUTPUT
T 74900 73700 5 10 0 0 0 0 1
devmap=slots/36
T 74900 73700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 74300 5 16 1 1 0 6 1
refdes=J100
T 75500 73900 5 16 1 1 0 8 1
description=EXT_VBAT
T 75500 74100 5 16 1 1 0 6 1
slot=33
}
N 73500 74000 75500 74000 4
C 74900 69700 1 0 0 output-5.sym
{
T 75700 69600 5 10 0 0 0 0 1
device=OUTPUT
T 74900 69700 5 10 0 0 0 0 1
devmap=slots/36
T 74900 69700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 70300 5 16 1 1 0 6 1
refdes=J101
T 75500 69900 5 16 1 1 0 8 1
description=VDDA
T 75500 70100 5 16 1 1 0 6 1
slot=31
}
C 73200 70200 1 0 0 netname-2.sym
{
T 73200 70200 5 10 0 0 0 0 1
net=${name}:1
T 73500 70600 9 16 1 1 0 3 1
name=VDDA
}
N 73500 70000 73500 70200 4
N 73500 70000 75500 70000 4
C 74900 68700 1 0 0 output-5.sym
{
T 75700 68600 5 10 0 0 0 0 1
device=OUTPUT
T 74900 68700 5 10 0 0 0 0 1
devmap=slots/36
T 74900 68700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 76100 69300 5 16 1 1 0 6 1
refdes=J101
T 75500 68900 5 16 1 1 0 8 1
description=EXT_VDDA
T 75500 69100 5 16 1 1 0 6 1
slot=32
}
N 73500 69000 75500 69000 4
C 79400 82200 1 0 0 output-5.sym
{
T 80200 82100 5 10 0 0 0 0 1
device=OUTPUT
T 79400 82200 5 10 0 0 0 0 1
devmap=slots/36
T 79400 82200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 82800 5 16 1 1 0 6 1
refdes=J100
T 80000 82400 5 16 1 1 0 8 1
description=GND
T 80000 82600 5 16 1 1 0 6 1
slot=3
}
C 79400 81200 1 0 0 output-5.sym
{
T 80200 81100 5 10 0 0 0 0 1
device=OUTPUT
T 79400 81200 5 10 0 0 0 0 1
devmap=slots/36
T 79400 81200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 81800 5 16 1 1 0 6 1
refdes=J100
T 80000 81400 5 16 1 1 0 8 1
description=GND
T 80000 81600 5 16 1 1 0 6 1
slot=4
}
C 79400 74700 1 0 0 output-5.sym
{
T 80200 74600 5 10 0 0 0 0 1
device=OUTPUT
T 79400 74700 5 10 0 0 0 0 1
devmap=slots/36
T 79400 74700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 75300 5 16 1 1 0 6 1
refdes=J101
T 80000 74900 5 16 1 1 0 8 1
description=GND
T 80000 75100 5 16 1 1 0 6 1
slot=3
}
C 79400 73700 1 0 0 output-5.sym
{
T 80200 73600 5 10 0 0 0 0 1
device=OUTPUT
T 79400 73700 5 10 0 0 0 0 1
devmap=slots/36
T 79400 73700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 74300 5 16 1 1 0 6 1
refdes=J101
T 80000 73900 5 16 1 1 0 8 1
description=GND
T 80000 74100 5 16 1 1 0 6 1
slot=4
}
C 79400 79700 1 0 0 output-5.sym
{
T 80200 79600 5 10 0 0 0 0 1
device=OUTPUT
T 79400 79700 5 10 0 0 0 0 1
devmap=slots/36
T 79400 79700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 80300 5 16 1 1 0 6 1
refdes=J100
T 80000 79900 5 16 1 1 0 8 1
description=GND
T 80000 80100 5 16 1 1 0 6 1
slot=17
}
C 79400 78700 1 0 0 output-5.sym
{
T 80200 78600 5 10 0 0 0 0 1
device=OUTPUT
T 79400 78700 5 10 0 0 0 0 1
devmap=slots/36
T 79400 78700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 79300 5 16 1 1 0 6 1
refdes=J100
T 80000 78900 5 16 1 1 0 8 1
description=GND
T 80000 79100 5 16 1 1 0 6 1
slot=18
}
C 79400 72200 1 0 0 output-5.sym
{
T 80200 72100 5 10 0 0 0 0 1
device=OUTPUT
T 79400 72200 5 10 0 0 0 0 1
devmap=slots/36
T 79400 72200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 72800 5 16 1 1 0 6 1
refdes=J101
T 80000 72400 5 16 1 1 0 8 1
description=GND
T 80000 72600 5 16 1 1 0 6 1
slot=17
}
C 79400 71200 1 0 0 output-5.sym
{
T 80200 71100 5 10 0 0 0 0 1
device=OUTPUT
T 79400 71200 5 10 0 0 0 0 1
devmap=slots/36
T 79400 71200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 71800 5 16 1 1 0 6 1
refdes=J101
T 80000 71400 5 16 1 1 0 8 1
description=GND
T 80000 71600 5 16 1 1 0 6 1
slot=18
}
C 79400 77200 1 0 0 output-5.sym
{
T 80200 77100 5 10 0 0 0 0 1
device=OUTPUT
T 79400 77200 5 10 0 0 0 0 1
devmap=slots/36
T 79400 77200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 77800 5 16 1 1 0 6 1
refdes=J100
T 80000 77400 5 16 1 1 0 8 1
description=GND
T 80000 77600 5 16 1 1 0 6 1
slot=35
}
C 79400 76200 1 0 0 output-5.sym
{
T 80200 76100 5 10 0 0 0 0 1
device=OUTPUT
T 79400 76200 5 10 0 0 0 0 1
devmap=slots/36
T 79400 76200 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 76800 5 16 1 1 0 6 1
refdes=J100
T 80000 76400 5 16 1 1 0 8 1
description=GND
T 80000 76600 5 16 1 1 0 6 1
slot=36
}
C 79400 69700 1 0 0 output-5.sym
{
T 80200 69600 5 10 0 0 0 0 1
device=OUTPUT
T 79400 69700 5 10 0 0 0 0 1
devmap=slots/36
T 79400 69700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 70300 5 16 1 1 0 6 1
refdes=J101
T 80000 69900 5 16 1 1 0 8 1
description=GND
T 80000 70100 5 16 1 1 0 6 1
slot=35
}
C 79400 68700 1 0 0 output-5.sym
{
T 80200 68600 5 10 0 0 0 0 1
device=OUTPUT
T 79400 68700 5 10 0 0 0 0 1
devmap=slots/36
T 79400 68700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 80600 69300 5 16 1 1 0 6 1
refdes=J101
T 80000 68900 5 16 1 1 0 8 1
description=GND
T 80000 69100 5 16 1 1 0 6 1
slot=36
}
N 80000 82500 78500 82500 4
N 78500 68300 78500 82500 4
N 80000 81500 78500 81500 4
N 80000 75000 78500 75000 4
N 80000 74000 78500 74000 4
N 80000 80000 78500 80000 4
N 80000 79000 78500 79000 4
N 80000 72500 78500 72500 4
N 80000 71500 78500 71500 4
N 80000 77500 78500 77500 4
N 80000 76500 78500 76500 4
N 80000 70000 78500 70000 4
N 80000 69000 78500 69000 4
C 78200 67700 1 0 0 gnd-1.sym
C 73200 77700 1 0 0 netname-2.sym
{
T 73200 77700 5 10 0 0 0 0 1
net=${name}:1
T 73500 78100 9 16 1 1 0 3 1
name=EXT_VDD
}
N 73500 77500 73500 77700 4
C 73200 71700 1 0 0 netname-2.sym
{
T 73200 71700 5 10 0 0 0 0 1
net=${name}:1
T 73500 72100 9 16 1 1 0 3 1
name=EXT_VDDIO2
}
N 73500 71500 73500 71700 4
C 73200 74200 1 0 0 netname-2.sym
{
T 73200 74200 5 10 0 0 0 0 1
net=${name}:1
T 73500 74600 9 16 1 1 0 3 1
name=EXT_VBAT
}
N 73500 74000 73500 74200 4
C 73200 69200 1 0 0 netname-2.sym
{
T 73200 69200 5 10 0 0 0 0 1
net=${name}:1
T 73500 69600 9 16 1 1 0 3 1
name=EXT_VDDA
}
N 73500 69000 73500 69200 4
C 51700 77700 1 0 0 gnd-1.sym
C 65500 73900 1 0 0 schottky-1.sym
{
T 65500 74000 5 10 0 0 0 0 1
device=SCHOTTKY_DIODE
T 65500 73900 5 10 0 0 0 0 1
devmap=ST/BAT46JFILM
T 66295 74900 5 16 1 1 0 3 1
refdes=D303
T 66300 74100 5 16 1 1 0 5 1
value=BAT46
}
C 68900 75300 1 0 1 resistor-2.sym
{
T 68900 75100 5 10 0 0 0 6 1
device=RESISTOR
T 68900 75300 5 10 0 0 0 6 1
devmap=generic/R/0805
T 67595 75600 5 16 1 1 0 6 1
refdes=R303
T 68800 75600 5 16 1 1 0 0 1
value=0
}
N 65000 75500 67500 75500 4
N 65000 74500 65500 74500 4
N 66900 74500 67000 74500 4
N 67000 74500 67000 75500 4
N 68900 75500 70000 75500 4
C 65000 81700 1 90 0 netname-2.sym
{
T 64600 82000 9 16 1 1 0 7 1
name=INT_3.3V
T 65000 81700 5 10 0 0 90 0 1
net=${name}:1
}
C 65000 80700 1 90 0 netname-2.sym
{
T 64600 81000 9 16 1 1 0 7 1
name=EXT_VDD
T 65000 80700 5 10 0 0 90 0 1
net=${name}:1
}
C 65000 78700 1 90 0 netname-2.sym
{
T 65000 78700 5 10 0 0 90 0 1
net=${name}:1
T 64600 79000 9 16 1 1 0 7 1
name=VDD
}
C 65000 76700 1 90 0 netname-2.sym
{
T 65000 76700 5 10 0 0 90 0 1
net=${name}:1
T 64600 77000 9 16 1 1 0 7 1
name=VDD
}
C 65000 74200 1 90 0 netname-2.sym
{
T 65000 74200 5 10 0 0 90 0 1
net=${name}:1
T 64600 74500 9 16 1 1 0 7 1
name=VDD
}
C 65000 72200 1 90 0 netname-2.sym
{
T 65000 72200 5 10 0 0 90 0 1
net=${name}:1
T 64600 72500 9 16 1 1 0 7 1
name=VDD
}
C 65000 69200 1 90 0 netname-2.sym
{
T 65000 69200 5 10 0 0 90 0 1
net=${name}:1
T 64600 69500 9 16 1 1 0 7 1
name=VDD
}
C 65000 77700 1 90 0 netname-2.sym
{
T 65000 77700 5 10 0 0 90 0 1
net=${name}:1
T 64600 78000 9 16 1 1 0 7 1
name=EXT_VDDA
}
C 65000 75200 1 90 0 netname-2.sym
{
T 65000 75200 5 10 0 0 90 0 1
net=${name}:1
T 64600 75500 9 16 1 1 0 7 1
name=INT_3.3V
}
C 65000 71200 1 90 0 netname-2.sym
{
T 65000 71200 5 10 0 0 90 0 1
net=${name}:1
T 64600 71500 9 16 1 1 0 7 1
name=EXT_VBAT
}
C 65000 68200 1 90 0 netname-2.sym
{
T 65000 68200 5 10 0 0 90 0 1
net=${name}:1
T 64600 68500 9 16 1 1 0 7 1
name=EXT_VDDIO2
}
C 54100 57700 1 0 1 output-5.sym
{
T 53300 57600 5 10 0 0 0 6 1
device=OUTPUT
T 54100 57700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 57700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 52900 58300 5 16 1 1 0 0 1
refdes=J100
T 53500 57900 5 16 1 1 0 2 1
description=PC14
T 53500 58100 5 16 1 1 0 0 1
slot=27
}
C 54100 56700 1 0 1 output-5.sym
{
T 53300 56600 5 10 0 0 0 6 1
device=OUTPUT
T 54100 56700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 56700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
T 52900 57300 5 16 1 1 0 0 1
refdes=J100
T 53500 56900 5 16 1 1 0 2 1
description=PC15
T 53500 57100 5 16 1 1 0 0 1
slot=28
}
C 54100 29700 1 0 1 output-5.sym
{
T 53500 30100 5 16 1 1 0 0 1
slot=26
T 53300 29600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 30300 5 16 1 1 0 0 1
refdes=J100
T 53500 29900 5 16 1 1 0 2 1
description=PC13
T 54100 29700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 29700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 44700 1 0 0 output-5.sym
{
T 70700 44600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 45300 5 16 1 1 0 6 1
refdes=J100
T 70500 45100 5 16 1 1 0 6 1
slot=21
T 70500 44900 5 16 1 1 0 8 1
description=PB8
T 69900 44700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 44700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 42700 1 0 0 output-5.sym
{
T 70700 42600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 43300 5 16 1 1 0 6 1
refdes=J100
T 70500 43100 5 16 1 1 0 6 1
slot=22
T 70500 42900 5 16 1 1 0 8 1
description=PB9
T 69900 42700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 42700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 38700 1 0 0 output-5.sym
{
T 70700 38600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 39300 5 16 1 1 0 6 1
refdes=J100
T 70500 39100 5 16 1 1 0 6 1
slot=8
T 70500 38900 5 16 1 1 0 8 1
description=PA12
T 69900 38700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 38700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 43700 1 0 1 output-5.sym
{
T 53300 43600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 44300 5 16 1 1 0 0 1
refdes=J100
T 53500 43900 5 16 1 1 0 2 1
description=PA13
T 53500 44100 5 16 1 1 0 0 1
slot=7
T 54100 43700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 43700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 37700 1 0 1 output-5.sym
{
T 53300 37600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 38300 5 16 1 1 0 0 1
refdes=J100
T 53500 37900 5 16 1 1 0 2 1
description=PA15
T 53500 38100 5 16 1 1 0 0 1
slot=11
T 54100 37700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 37700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 44700 1 0 1 output-5.sym
{
T 53300 44600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 45300 5 16 1 1 0 0 1
refdes=J100
T 53500 44900 5 16 1 1 0 2 1
description=PA14
T 53500 45100 5 16 1 1 0 0 1
slot=12
T 54100 44700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 44700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 50700 1 0 0 output-5.sym
{
T 70700 50600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 51300 5 16 1 1 0 6 1
refdes=J100
T 70500 51100 5 16 1 1 0 6 1
slot=14
T 70500 50900 5 16 1 1 0 8 1
description=PB3
T 69900 50700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 50700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 49700 1 0 0 output-5.sym
{
T 70700 49600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 50300 5 16 1 1 0 6 1
refdes=J100
T 70500 50100 5 16 1 1 0 6 1
slot=13
T 70500 49900 5 16 1 1 0 8 1
description=PB4
T 69900 49700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 49700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 34700 1 0 1 output-5.sym
{
T 53500 35100 5 16 1 1 0 0 1
slot=13
T 53300 34600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 35300 5 16 1 1 0 0 1
refdes=J101
T 53500 34900 5 16 1 1 0 2 1
description=PB11
T 54100 34700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 34700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 33700 1 0 1 output-5.sym
{
T 53500 34100 5 16 1 1 0 0 1
slot=10
T 53300 33600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 34300 5 16 1 1 0 0 1
refdes=J101
T 53500 33900 5 16 1 1 0 2 1
description=PB12
T 54100 33700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 33700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 32700 1 0 1 output-5.sym
{
T 53500 33100 5 16 1 1 0 0 1
slot=9
T 53300 32600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 33300 5 16 1 1 0 0 1
refdes=J101
T 53500 32900 5 16 1 1 0 2 1
description=PB13
T 54100 32700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 32700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 31700 1 0 1 output-5.sym
{
T 53500 32100 5 16 1 1 0 0 1
slot=8
T 53300 31600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 32300 5 16 1 1 0 0 1
refdes=J101
T 53500 31900 5 16 1 1 0 2 1
description=PB14
T 54100 31700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 31700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 54100 30700 1 0 1 output-5.sym
{
T 53500 31100 5 16 1 1 0 0 1
slot=7
T 53300 30600 5 10 0 0 0 6 1
device=OUTPUT
T 52900 31300 5 16 1 1 0 0 1
refdes=J101
T 53500 30900 5 16 1 1 0 2 1
description=PB15
T 54100 30700 5 10 0 0 0 0 1
devmap=slots/36
T 54100 30700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 53700 1 0 0 output-5.sym
{
T 70700 53600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 54300 5 16 1 1 0 6 1
refdes=J101
T 70500 54100 5 16 1 1 0 6 1
slot=24
T 70500 53900 5 16 1 1 0 8 1
description=PA4
T 69900 53700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 53700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 52700 1 0 0 output-5.sym
{
T 70700 52600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 53300 5 16 1 1 0 6 1
refdes=J101
T 70500 53100 5 16 1 1 0 6 1
slot=21
T 70500 52900 5 16 1 1 0 8 1
description=PA5
T 69900 52700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 52700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 35700 1 0 0 output-5.sym
{
T 70700 35600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 36300 5 16 1 1 0 6 1
refdes=J101
T 70500 36100 5 16 1 1 0 6 1
slot=22
T 70500 35900 5 16 1 1 0 8 1
description=PA6
T 69900 35700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 35700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 34700 1 0 0 output-5.sym
{
T 70700 34600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 35300 5 16 1 1 0 6 1
refdes=J101
T 70500 35100 5 16 1 1 0 6 1
slot=26
T 70500 34900 5 16 1 1 0 8 1
description=PA2
T 69900 34700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 34700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 33700 1 0 0 output-5.sym
{
T 70700 33600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 34300 5 16 1 1 0 6 1
refdes=J101
T 70500 34100 5 16 1 1 0 6 1
slot=28
T 70500 33900 5 16 1 1 0 8 1
description=PA0
T 69900 33700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 33700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 30700 1 0 0 output-5.sym
{
T 70700 30600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 31300 5 16 1 1 0 6 1
refdes=J101
T 70500 31100 5 16 1 1 0 6 1
slot=23
T 70500 30900 5 16 1 1 0 8 1
description=PA3
T 69900 30700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 30700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 69900 29700 1 0 0 output-5.sym
{
T 70700 29600 5 10 0 0 0 0 1
device=OUTPUT
T 71100 30300 5 16 1 1 0 6 1
refdes=J101
T 70500 30100 5 16 1 1 0 6 1
slot=25
T 70500 29900 5 16 1 1 0 8 1
description=PA1
T 69900 29700 5 10 0 0 0 0 1
devmap=slots/36
T 69900 29700 5 10 0 0 0 0 1
devmap=generic/PinHeader-18x2
}
C 58200 65200 1 0 0 nc-bottom-1.sym
{
T 57700 65500 5 10 0 0 0 0 1
value=NoConnection
T 57700 65900 5 10 0 0 0 0 1
device=DRC_Directive
}
N 58500 65800 58500 66500 4
N 59500 65800 59500 67000 4
C 59200 65200 1 0 0 nc-bottom-1.sym
{
T 58700 65500 5 10 0 0 0 0 1
value=NoConnection
T 58700 65900 5 10 0 0 0 0 1
device=DRC_Directive
}
N 61500 65800 61500 66500 4
C 61200 65200 1 0 0 nc-bottom-1.sym
{
T 60700 65500 5 10 0 0 0 0 1
value=NoConnection
T 60700 65900 5 10 0 0 0 0 1
device=DRC_Directive
}
N 63500 65800 63500 66500 4
C 63200 65200 1 0 0 nc-bottom-1.sym
{
T 62700 65500 5 10 0 0 0 0 1
value=NoConnection
T 62700 65900 5 10 0 0 0 0 1
device=DRC_Directive
}
N 65500 65800 65500 66500 4
C 65200 65200 1 0 0 nc-bottom-1.sym
{
T 64700 65500 5 10 0 0 0 0 1
value=NoConnection
T 64700 65900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 62100 62500 1 270 0 capacitor-1.sym
{
T 61900 62500 5 10 0 0 270 0 1
device=CAPACITOR
T 62100 62500 5 10 0 0 0 0 1
devmap=generic/C/0805
T 62695 62100 5 16 1 1 0 0 1
refdes=C211
T 62700 61500 5 16 1 1 0 2 1
value=100n
}
C 60100 62500 1 270 0 capacitor-1.sym
{
T 59900 62500 5 10 0 0 270 0 1
device=CAPACITOR
T 60100 62500 5 10 0 0 0 0 1
devmap=generic/C/1206
T 60695 62100 5 16 1 1 0 0 1
refdes=C210
T 60700 61500 5 16 1 1 0 2 1
value=4.7u
}
N 60500 62500 60500 63000 4
N 60500 63000 61500 63000 4
N 61500 63000 62500 63000 4
N 62500 63000 62500 62500 4
C 62200 60200 1 0 0 gnd-1.sym
N 62500 60800 62500 61100 4
C 60200 60200 1 0 0 gnd-1.sym
N 60500 60800 60500 61100 4
