{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1636794183515 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sinus EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"sinus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636794183525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636794183545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636794183545 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636794183880 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636794183900 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636794184300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636794184300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636794184300 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636794184300 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636794184310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636794184310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636794184310 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636794184310 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636794184315 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 17 " "No exact pin location assignment(s) for 11 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 640 48 224 656 "pin_name1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[9\] " "Pin MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[9] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[8\] " "Pin MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[8] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[7\] " "Pin MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[7] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[6\] " "Pin MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[6] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[5\] " "Pin MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[5] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[4\] " "Pin MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[4] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[3\] " "Pin MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[3] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[2\] " "Pin MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[2] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[1\] " "Pin MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[1] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM\[0\] " "Pin MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MEM[0] } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 448 648 824 464 "MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636794184370 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1636794184370 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sinus.sdc " "Synopsys Design Constraints File file not found: 'sinus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636794184560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636794184560 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636794184570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1636794184570 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636794184575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "QUARZ (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node QUARZ (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[7\] " "Destination node lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_32k.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_32k.tdf" 78 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[6\] " "Destination node lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_32k.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_32k.tdf" 78 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[5\] " "Destination node lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_32k.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_32k.tdf" 78 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[4\] " "Destination node lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_32k.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_32k.tdf" 78 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[3\] " "Destination node lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_32k.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_32k.tdf" 78 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[2\] " "Destination node lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_32k.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_32k.tdf" 78 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[1\] " "Destination node lab1:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_32k.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_32k.tdf" 78 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[11\] " "Destination node lab1:inst\|lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[11\]" {  } { { "db/cntr_qgj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_qgj.tdf" 97 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_qgj:auto_generated|safe_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[10\] " "Destination node lab1:inst\|lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[10\]" {  } { { "db/cntr_qgj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_qgj.tdf" 97 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_qgj:auto_generated|safe_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[9\] " "Destination node lab1:inst\|lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[9\]" {  } { { "db/cntr_qgj.tdf" "" { Text "C:/Users/79616/Documents/GitHub/Interfaces/sinus/db/cntr_qgj.tdf" 97 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_qgj:auto_generated|safe_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1636794184590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636794184590 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QUARZ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QUARZ" } } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 152 -512 -336 168 "QUARZ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QUARZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636794184590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636794184595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst9~0 " "Destination node inst9~0" {  } { { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 456 -72 -8 536 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name1 " "Destination node pin_name1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 640 48 224 656 "pin_name1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636794184595 ""}  } { { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 456 -72 -8 536 "inst9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636794184595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab1:inst\|t_1  " "Automatically promoted node lab1:inst\|t_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636794184595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab1:inst\|t_1~0 " "Destination node lab1:inst\|t_1~0" {  } { { "spi_2_DAC_APPROVED/lab1.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 104 680 744 184 "t_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|t_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK " "Destination node SCK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCK" } } } } { "sinus.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/sinus.bdf" { { 120 1016 1192 136 "SCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636794184595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636794184595 ""}  } { { "spi_2_DAC_APPROVED/lab1.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 104 680 744 184 "t_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|t_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636794184595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab1:inst\|inst6  " "Automatically promoted node lab1:inst\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636794184595 ""}  } { { "spi_2_DAC_APPROVED/lab1.bdf" "" { Schematic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 1056 400 464 1104 "inst6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab1:inst|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636794184595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636794184680 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636794184685 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636794184685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636794184685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636794184685 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636794184685 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636794184690 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636794184690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636794184705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1636794184705 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636794184705 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 0 11 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 0 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1636794184710 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1636794184710 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1636794184710 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 27 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636794184710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636794184710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 35 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636794184710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636794184710 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1636794184710 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1636794184710 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636794184725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636794185173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636794185243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636794185253 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636794185568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636794185568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636794185628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/79616/Documents/GitHub/Interfaces/sinus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1636794186015 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636794186015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636794186161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1636794186166 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636794186166 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1636794186176 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636794186176 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK 0 " "Pin \"SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI 0 " "Pin \"MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC 0 " "Pin \"LDAC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLR 0 " "Pin \"CLR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CS 0 " "Pin \"CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[9\] 0 " "Pin \"MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[8\] 0 " "Pin \"MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[7\] 0 " "Pin \"MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[6\] 0 " "Pin \"MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[5\] 0 " "Pin \"MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[4\] 0 " "Pin \"MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[3\] 0 " "Pin \"MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[2\] 0 " "Pin \"MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[1\] 0 " "Pin \"MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM\[0\] 0 " "Pin \"MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636794186181 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1636794186181 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636794186276 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636794186291 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636794186366 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636794186471 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636794186476 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1636794186501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/79616/Documents/GitHub/Interfaces/sinus/output_files/sinus.fit.smsg " "Generated suppressed messages file C:/Users/79616/Documents/GitHub/Interfaces/sinus/output_files/sinus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636794186586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636794186786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 12:03:06 2021 " "Processing ended: Sat Nov 13 12:03:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636794186786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636794186786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636794186786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636794186786 ""}
