spice

.load ./coil.so

.verilog
paramset mycoil coil_auto;
	.inductance=100m;
endparamset

mycoil ll (nl,0);
spice

V1 n1 0 pulse iv=0 pv=1 rise=1m delay=0
Rb n1 nb 1k
Rm n1 nl 1k

* builtin coil for comparison
Lb nb 0 100m

.print dc v(nodes) i(R*)
.dc

.list
.print tran v(nodes) i(r*) v(lb) inductance(lb)
.tran 0 10m .1m trace=n basic
.stat notime
.end
