`timescale 1ns / 1ps

module Ifetc32(Instruction,branch_base_addr,Addr_result,Read_data_1,Branch,nBranch,Jmp,Jal,Jr,Zero,clock,reset,link_addr);
    output[31:0] Instruction;			// ï¿½ï¿½ï¿½ï¿½PCï¿½ï¿½Öµï¿½Ó´ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½prgromï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½
    output[31:0] branch_base_addr;      // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×ªï¿½ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½Ô£ï¿½ï¿½ï¿½ÖµÎª(pc+4)ï¿½ï¿½ï¿½ï¿½ALU
    output reg [31:0] link_addr;             // JALÖ¸ï¿½ï¿½×¨ï¿½Ãµï¿½PC+4,ï¿½ï¿½ï¿½ï¿½regiserï¿½Ðµï¿½$ra
    
    input        clock,reset;           //Ê±ï¿½ï¿½ï¿½ë¸´Î»,ï¿½ï¿½Î»ï¿½Åºï¿½ï¿½ï¿½ï¿½Ú¸ï¿½PCï¿½ï¿½ï¿½ï¿½Ê¼Öµï¿½ï¿½ï¿½ï¿½Î»ï¿½ÅºÅ¸ßµï¿½Æ½ï¿½ï¿½Ð§
    //from ALU
    input [31:0]  Addr_result;          // ï¿½ï¿½ï¿½ï¿½ALU,ÎªALUï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×ªï¿½ï¿½Ö?
    input        Zero;                  //ï¿½ï¿½ï¿½ï¿½ALUï¿½ï¿½ZeroÎª1ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿½Öµï¿½ï¿½È£ï¿½ï¿½ï¿½Ö®ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿½ï¿½
    //from decoder
    input [31:0]  Read_data_1;           // ï¿½ï¿½ï¿½ï¿½Decoderï¿½ï¿½jrÖ¸ï¿½ï¿½ï¿½ÃµÄµï¿½Ö·
    //from controller
    input        Branch;                // while Branch is 1, it means current instruction is beg
    input        nBranch;               // while nBranch is 1, it means current instruction is bnq
    input        Jmp;                   // while Jmp is 1, it means current instruction is jump
    input        Jal;                   // while Jal is 1, it means current instruction is jal
    input        Jr;                   // while Jr is 1, it means current instruction is jr
    reg [31:0] PC, Next_PC;
    assign branch_base_addr = PC + 32'h4;
    
     //Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Øµï¿½Ê±ï¿½ï¿½È¡Ö¸ï¿½î£¬È¡ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½Òªï¿½ï¿½ï¿½â·¢ï¿½Í£ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ê±ï¿½ï¿½ï¿½Â½ï¿½ï¿½Øµï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½PCï¿½ï¿½Öµ
     prgrom instmem(
         .clka(clock),
         .addra(PC[15:2]),
         .douta(Instruction)
     );
    
    always @* begin
        if(((Branch == 1)&&(Zero == 1)) || ((nBranch == 1) && (Zero == 0)))
            Next_PC = Addr_result;
        else if(Jr == 1)
            Next_PC = Read_data_1;
        else
            Next_PC = PC + 32'h4;
    end
    
    //ï¿½ï¿½Ê±ï¿½ï¿½ï¿½Â½ï¿½ï¿½Ø¸ï¿½ï¿½ï¿½PC
    always @(negedge clock) begin
        if(reset == 1)
            PC <= 32'h0;
        //Ò»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Îªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×ªï¿½ï¿½ï¿½Ö±ï¿½ÎªJUMPï¿½ï¿½JALï¿½ï¿½jump and linkï¿½ï¿½
        else if(Jmp == 1) begin  //jumpÖ¸ï¿½ï¿½ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð»ï¿½È¡Òªï¿½ï¿½×ªï¿½ï¿½ï¿½Äµï¿½Ö·ï¿½ï¿½È»ï¿½ï¿½Ö»ï¿½ï¿½26Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÒªÆ´ï¿½ï¿½
            PC <= {PC[31:28], Instruction[25:0],2'b00};
        end
        else if(Jal == 1) begin
            PC <= {PC[31:28], Instruction[25:0],2'b00};
            link_addr <= PC + 32'h4;
        end
        else PC <= Next_PC;
    end
  
endmodule