{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492729136540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492729136540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 19:58:56 2017 " "Processing started: Thu Apr 20 19:58:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492729136540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492729136540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tp2 -c Tp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tp2 -c Tp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492729136540 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492729136946 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux processor.v " "Entity \"mux\" obtained from \"processor.v\" instead of from Quartus II megafunction library" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 86 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1492729137009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 7 7 " "Found 7 design units, including 7 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492729137009 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492729137009 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492729137009 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492729137009 ""} { "Info" "ISGN_ENTITY_NAME" "5 regn " "Found entity 5: regn" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492729137009 ""} { "Info" "ISGN_ENTITY_NAME" "6 Counter " "Found entity 6: Counter" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492729137009 ""} { "Info" "ISGN_ENTITY_NAME" "7 Tp2 " "Found entity 7: Tp2" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492729137009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492729137009 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed processor.v(164) " "Verilog HDL Port Declaration warning at processor.v(164): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 164 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1492729137009 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q processor.v(163) " "HDL info at processor.v(163): see declaration for object \"Q\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 163 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tp2 " "Elaborating entity \"Tp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492729137040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:p " "Elaborating entity \"Processor\" for hierarchy \"Processor:p\"" {  } { { "processor.v" "p" { Text "C:/TP2/processor.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492729137040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Gout processor.v(2) " "Verilog HDL or VHDL warning at processor.v(2): object \"Gout\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492729137040 "|Tp2|Processor:p"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DINout processor.v(4) " "Verilog HDL or VHDL warning at processor.v(4): object \"DINout\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492729137040 "|Tp2|Processor:p"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rout processor.v(6) " "Verilog HDL or VHDL warning at processor.v(6): object \"Rout\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492729137040 "|Tp2|Processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run processor.v(30) " "Verilog HDL Always Construct warning at processor.v(30): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137040 "|Tp2|Processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN processor.v(34) " "Verilog HDL Always Construct warning at processor.v(34): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137040 "|Tp2|Processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR processor.v(22) " "Verilog HDL Always Construct warning at processor.v(22): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] processor.v(30) " "Inferred latch for \"IR\[0\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] processor.v(30) " "Inferred latch for \"IR\[1\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] processor.v(30) " "Inferred latch for \"IR\[2\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] processor.v(30) " "Inferred latch for \"IR\[3\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] processor.v(30) " "Inferred latch for \"IR\[4\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] processor.v(30) " "Inferred latch for \"IR\[5\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] processor.v(30) " "Inferred latch for \"IR\[6\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] processor.v(30) " "Inferred latch for \"IR\[7\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] processor.v(30) " "Inferred latch for \"IR\[8\]\" at processor.v(30)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137056 "|Tp2|Processor:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 Processor:p\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"Processor:p\|dec3to8:decX\"" {  } { { "processor.v" "decX" { Text "C:/TP2/processor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492729137056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Processor:p\|Counter:Tstep " "Elaborating entity \"Counter\" for hierarchy \"Processor:p\|Counter:Tstep\"" {  } { { "processor.v" "Tstep" { Text "C:/TP2/processor.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492729137071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn Processor:p\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"Processor:p\|regn:reg_0\"" {  } { { "processor.v" "reg_0" { Text "C:/TP2/processor.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492729137071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:p\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Processor:p\|ALU:alu\"" {  } { { "processor.v" "alu" { Text "C:/TP2/processor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492729137087 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operacao processor.v(143) " "Verilog HDL Always Construct warning at processor.v(143): variable \"operacao\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a processor.v(144) " "Verilog HDL Always Construct warning at processor.v(144): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b processor.v(144) " "Verilog HDL Always Construct warning at processor.v(144): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a processor.v(145) " "Verilog HDL Always Construct warning at processor.v(145): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b processor.v(145) " "Verilog HDL Always Construct warning at processor.v(145): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a processor.v(146) " "Verilog HDL Always Construct warning at processor.v(146): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b processor.v(146) " "Verilog HDL Always Construct warning at processor.v(146): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a processor.v(148) " "Verilog HDL Always Construct warning at processor.v(148): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b processor.v(148) " "Verilog HDL Always Construct warning at processor.v(148): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a processor.v(152) " "Verilog HDL Always Construct warning at processor.v(152): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b processor.v(152) " "Verilog HDL Always Construct warning at processor.v(152): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a processor.v(153) " "Verilog HDL Always Construct warning at processor.v(153): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b processor.v(153) " "Verilog HDL Always Construct warning at processor.v(153): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(143) " "Verilog HDL Case Statement warning at processor.v(143): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 143 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1492729137087 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result processor.v(141) " "Verilog HDL Always Construct warning at processor.v(141): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] processor.v(142) " "Inferred latch for \"result\[0\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] processor.v(142) " "Inferred latch for \"result\[1\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] processor.v(142) " "Inferred latch for \"result\[2\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] processor.v(142) " "Inferred latch for \"result\[3\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] processor.v(142) " "Inferred latch for \"result\[4\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] processor.v(142) " "Inferred latch for \"result\[5\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] processor.v(142) " "Inferred latch for \"result\[6\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] processor.v(142) " "Inferred latch for \"result\[7\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] processor.v(142) " "Inferred latch for \"result\[8\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] processor.v(142) " "Inferred latch for \"result\[9\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] processor.v(142) " "Inferred latch for \"result\[10\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] processor.v(142) " "Inferred latch for \"result\[11\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] processor.v(142) " "Inferred latch for \"result\[12\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] processor.v(142) " "Inferred latch for \"result\[13\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] processor.v(142) " "Inferred latch for \"result\[14\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] processor.v(142) " "Inferred latch for \"result\[15\]\" at processor.v(142)" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492729137102 "|Tp2|Processor:p|ALU:alu"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[15\] " "Net \"Processor:p\|BusWires\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[15\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[14\] " "Net \"Processor:p\|BusWires\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[14\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[13\] " "Net \"Processor:p\|BusWires\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[13\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[12\] " "Net \"Processor:p\|BusWires\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[12\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[11\] " "Net \"Processor:p\|BusWires\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[11\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[10\] " "Net \"Processor:p\|BusWires\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[10\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[9\] " "Net \"Processor:p\|BusWires\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[9\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[8\] " "Net \"Processor:p\|BusWires\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[8\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[7\] " "Net \"Processor:p\|BusWires\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[7\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[6\] " "Net \"Processor:p\|BusWires\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[6\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[5\] " "Net \"Processor:p\|BusWires\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[5\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[4\] " "Net \"Processor:p\|BusWires\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[4\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[3\] " "Net \"Processor:p\|BusWires\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[3\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[2\] " "Net \"Processor:p\|BusWires\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[2\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[1\] " "Net \"Processor:p\|BusWires\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[1\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:p\|BusWires\[0\] " "Net \"Processor:p\|BusWires\[0\]\" is missing source, defaulting to GND" {  } { { "processor.v" "BusWires\[0\]" { Text "C:/TP2/processor.v" 1 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492729137118 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1492729137321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492729137477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137477 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[0\] " "No output dependent on input pin \"LEDR\[0\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[1\] " "No output dependent on input pin \"LEDR\[1\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[2\] " "No output dependent on input pin \"LEDR\[2\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[3\] " "No output dependent on input pin \"LEDR\[3\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[4\] " "No output dependent on input pin \"LEDR\[4\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[5\] " "No output dependent on input pin \"LEDR\[5\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[6\] " "No output dependent on input pin \"LEDR\[6\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[7\] " "No output dependent on input pin \"LEDR\[7\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[8\] " "No output dependent on input pin \"LEDR\[8\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[9\] " "No output dependent on input pin \"LEDR\[9\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[10\] " "No output dependent on input pin \"LEDR\[10\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[11\] " "No output dependent on input pin \"LEDR\[11\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[12\] " "No output dependent on input pin \"LEDR\[12\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[13\] " "No output dependent on input pin \"LEDR\[13\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[14\] " "No output dependent on input pin \"LEDR\[14\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[15\] " "No output dependent on input pin \"LEDR\[15\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[16\] " "No output dependent on input pin \"LEDR\[16\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[17\] " "No output dependent on input pin \"LEDR\[17\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|LEDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "processor.v" "" { Text "C:/TP2/processor.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492729137509 "|Tp2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1492729137509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492729137509 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492729137509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492729137509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492729137571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 19:58:57 2017 " "Processing ended: Thu Apr 20 19:58:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492729137571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492729137571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492729137571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492729137571 ""}
