<stg><name>reduce</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %label_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r

]]></Node>
<StgValue><ssdm name="label_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %value_r

]]></Node>
<StgValue><ssdm name="value_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:2 %reducer_circuit_adder_levels_num_items_0_load = load i32 %reducer_circuit_adder_levels_num_items_0

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_0_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
:3 %trunc_ln34 = trunc i32 %reducer_circuit_adder_levels_num_items_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:4 %reducer_circuit_adder_levels_buffer_value_0_0_load = load i32 %reducer_circuit_adder_levels_buffer_value_0_0

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_0_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln34 = br i1 %trunc_ln34, void %branch0, void %branch1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln34 = store i32 %value_read, i32 %reducer_circuit_adder_levels_buffer_value_0_0

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln34 = br void

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln34 = store i32 %value_read, i32 %reducer_circuit_adder_levels_buffer_value_0_1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln34 = br void

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %level_out_value_1 = phi i32 %value_read, void %branch0, i32 %reducer_circuit_adder_levels_buffer_value_0_0_load, void %branch1

]]></Node>
<StgValue><ssdm name="level_out_value_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:1 %reducer_circuit_adder_levels_buffer_label_0_0_load = load i32 %reducer_circuit_adder_levels_buffer_label_0_0

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_0_0_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln34 = br i1 %trunc_ln34, void %branch4, void %branch5

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln34 = store i32 %label_read, i32 %reducer_circuit_adder_levels_buffer_label_0_0

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln34 = br void %branch5

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:1 %add_ln35 = add i32 %reducer_circuit_adder_levels_num_items_0_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch5:4 %switch_ln11 = switch i32 %reducer_circuit_adder_levels_num_items_0_load, void %._crit_edge, i32 1, void, i32 0, void, i32 4294967295, void

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %store_ln26 = store i1 0, i1 %reducer_circuit_adder_levels_valid_0

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln29 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %store_ln13 = store i1 1, i1 %reducer_circuit_adder_levels_valid_0

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %reducer_circuit_adder_levels_buffer_value_0_1_load = load i32 %reducer_circuit_adder_levels_buffer_value_0_1

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %level_out_value = add i32 %reducer_circuit_adder_levels_buffer_value_0_1_load, i32 %level_out_value_1

]]></Node>
<StgValue><ssdm name="level_out_value"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="!1"/>
<literal name="reducer_circuit_adder_levels_num_items_0_load" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln0 = br void %_ZN13reducer_level3addER12reducer_data.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch5:0 %level_out_label = phi i32 %label_read, void %branch4, i32 %reducer_circuit_adder_levels_buffer_label_0_0_load, void

]]></Node>
<StgValue><ssdm name="level_out_label"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
branch5:2 %reducer_circuit_adder_levels_num_items_1_load = load i32 %reducer_circuit_adder_levels_num_items_1

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
branch5:3 %reducer_circuit_adder_levels_buffer_value_1_0_load = load i32 %reducer_circuit_adder_levels_buffer_value_1_0

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_0_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %level_out_label, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %icmp_ln18 = icmp_slt  i31 %tmp, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln18 = br i1 %icmp_ln18, void %_ZN13reducer_level3addER12reducer_data.exit, void

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %store_ln20 = store i1 1, i1 %reducer_circuit_adder_levels_valid_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln23 = br void %_ZN13reducer_level3addER12reducer_data.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln16 = br void %_ZN13reducer_level3addER12reducer_data.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="!1"/>
<literal name="icmp_ln18" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="!1"/>
<literal name="reducer_circuit_adder_levels_num_items_0_load" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit:0 %reducer_circuit_adder_levels_valid_0_load = load i1 %reducer_circuit_adder_levels_valid_0

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_valid_0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="!1"/>
<literal name="icmp_ln18" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="!1"/>
<literal name="reducer_circuit_adder_levels_num_items_0_load" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit:1 %br_ln55 = br i1 %reducer_circuit_adder_levels_valid_0_load, void %mergeST, void %_ZN13reducer_level3addER12reducer_data.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread:0 %reducer_circuit_adder_levels_num_items_0_new_0 = phi i32 %add_ln35, void %_ZN13reducer_level3addER12reducer_data.exit, i32 0, void, i32 0, void

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_0_new_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread:2 %level_out_017_31 = phi i32 0, void %_ZN13reducer_level3addER12reducer_data.exit, i32 %level_out_value_1, void, i32 %level_out_value, void

]]></Node>
<StgValue><ssdm name="level_out_017_31"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread:3 %trunc_ln34_1 = trunc i32 %reducer_circuit_adder_levels_num_items_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread:4 %br_ln34 = br i1 %trunc_ln34_1, void %branch2, void %branch3

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln34 = store i32 %level_out_017_31, i32 %reducer_circuit_adder_levels_buffer_value_1_0

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln34 = br void %_ZN13reducer_level3addER12reducer_data.exit.thread16

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
<literal name="trunc_ln34_1" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
<literal name="trunc_ln34_1" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
<literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln34 = store i32 %level_out_017_31, i32 %reducer_circuit_adder_levels_buffer_value_1_1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
<literal name="trunc_ln34_1" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
<literal name="trunc_ln34_1" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
<literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln34 = br void %_ZN13reducer_level3addER12reducer_data.exit.thread16

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread16:0 %reducer_circuit_adder_levels_buffer_value_1_0_loc_0 = phi i32 %level_out_017_31, void %branch2, i32 %reducer_circuit_adder_levels_buffer_value_1_0_load, void %branch3

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_0_loc_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread16:1 %br_ln34 = br i1 %trunc_ln34_1, void %branch6, void %_ZN13reducer_level3addER12reducer_data.exit.thread1622

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread1622:0 %add_ln35_1 = add i32 %reducer_circuit_adder_levels_num_items_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread1622:1 %br_ln56 = br void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST:0 %reducer_circuit_adder_levels_num_items_0_new_1 = phi i32 %reducer_circuit_adder_levels_num_items_0_new_0, void %_ZN13reducer_level3addER12reducer_data.exit.thread1622, i32 %add_ln35, void %_ZN13reducer_level3addER12reducer_data.exit

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_0_new_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST:4 %store_ln35 = store i32 %reducer_circuit_adder_levels_num_items_0_new_1, i32 %reducer_circuit_adder_levels_num_items_0

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit.thread:1 %level_out_118_32 = phi i32 0, void %_ZN13reducer_level3addER12reducer_data.exit, i32 %level_out_label, void, i32 %level_out_label, void

]]></Node>
<StgValue><ssdm name="level_out_118_32"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0 %store_ln34 = store i32 %level_out_118_32, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_0_load" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="0"/>
<literal name="icmp_ln18" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_0_load" val="1"/>
<literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln34 = br void %_ZN13reducer_level3addER12reducer_data.exit.thread1622

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST:1 %reducer_circuit_adder_levels_num_items_1_flag_0 = phi i1 1, void %_ZN13reducer_level3addER12reducer_data.exit.thread1622, i1 0, void %_ZN13reducer_level3addER12reducer_data.exit

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1_flag_0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST:2 %out_data_value_1 = phi i32 %reducer_circuit_adder_levels_buffer_value_1_0_loc_0, void %_ZN13reducer_level3addER12reducer_data.exit.thread1622, i32 %reducer_circuit_adder_levels_buffer_value_1_0_load, void %_ZN13reducer_level3addER12reducer_data.exit

]]></Node>
<StgValue><ssdm name="out_data_value_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
mergeST:3 %empty = phi i32 %add_ln35_1, void %_ZN13reducer_level3addER12reducer_data.exit.thread1622, i32 %reducer_circuit_adder_levels_num_items_1_load, void %_ZN13reducer_level3addER12reducer_data.exit

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
mergeST:5 %switch_ln11 = switch i32 %empty, void %._crit_edge1, i32 2, void, i32 1, void, i32 0, void

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %store_ln26 = store i1 0, i1 %reducer_circuit_adder_levels_valid_1

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln29 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %out_data_label = load i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="out_data_label"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1">
<![CDATA[
:1 %reducer_circuit_adder_levels_curr_level_1_load = load i1 %reducer_circuit_adder_levels_curr_level_1

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_curr_level_1_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1">
<![CDATA[
:2 %zext_ln18 = zext i1 %reducer_circuit_adder_levels_curr_level_1_load

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %shl_ln18 = shl i2 1, i2 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="2">
<![CDATA[
:4 %zext_ln18_1 = zext i2 %shl_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %add_ln18 = add i3 %zext_ln18_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
:6 %zext_ln18_2 = zext i3 %add_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln18_1 = icmp_slt  i32 %out_data_label, i32 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18 = br i1 %icmp_ln18_1, void %_ZN13reducer_level3addER12reducer_data.exit16, void

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %store_ln20 = store i1 1, i1 %reducer_circuit_adder_levels_valid_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln23 = br void %_ZN13reducer_level3addER12reducer_data.exit16.thread

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %store_ln13 = store i1 1, i1 %reducer_circuit_adder_levels_valid_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %reducer_circuit_adder_levels_buffer_value_1_1_load = load i32 %reducer_circuit_adder_levels_buffer_value_1_1

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_1_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %out_data_value = add i32 %reducer_circuit_adder_levels_buffer_value_1_1_load, i32 %out_data_value_1

]]></Node>
<StgValue><ssdm name="out_data_value"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln16 = br void %_ZN13reducer_level3addER12reducer_data.exit16.thread

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!2"/>
<literal name="empty" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:0 %br_ln0 = br void %_ZN13reducer_level3addER12reducer_data.exit16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!2"/>
<literal name="icmp_ln18_1" val="0"/>
</and_exp><and_exp><literal name="empty" val="!2"/>
<literal name="empty" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16:0 %reducer_circuit_adder_levels_valid_1_load = load i1 %reducer_circuit_adder_levels_valid_1

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_valid_1_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="!2"/>
<literal name="icmp_ln18_1" val="0"/>
</and_exp><and_exp><literal name="empty" val="!2"/>
<literal name="empty" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16:1 %br_ln60 = br i1 %reducer_circuit_adder_levels_valid_1_load, void %_ZN13reducer_level3addER12reducer_data.exit16._crit_edge, void %_ZN13reducer_level3addER12reducer_data.exit16.thread

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_1_load" val="1"/>
</and_exp><and_exp><literal name="empty" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16.thread:0 %reducer_circuit_adder_levels_num_items_1_flag_1 = phi i1 %reducer_circuit_adder_levels_num_items_1_flag_0, void %_ZN13reducer_level3addER12reducer_data.exit16, i1 1, void, i1 1, void

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1_flag_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_1_load" val="1"/>
</and_exp><and_exp><literal name="empty" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16.thread:1 %reducer_circuit_adder_levels_num_items_1_new_1 = phi i32 %empty, void %_ZN13reducer_level3addER12reducer_data.exit16, i32 0, void, i32 0, void

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1_new_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_1_load" val="1"/>
</and_exp><and_exp><literal name="empty" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16.thread:2 %out_data_0_35 = phi i32 0, void %_ZN13reducer_level3addER12reducer_data.exit16, i32 %out_data_value_1, void, i32 %out_data_value, void

]]></Node>
<StgValue><ssdm name="out_data_0_35"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_1_load" val="1"/>
</and_exp><and_exp><literal name="empty" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16.thread:3 %write_ln61 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_r, i32 %out_data_0_35

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_valid_1_load" val="1"/>
</and_exp><and_exp><literal name="empty" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16.thread:4 %br_ln61 = br void %_ZN13reducer_level3addER12reducer_data.exit16._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16._crit_edge:0 %reducer_circuit_adder_levels_num_items_1_flag_2 = phi i1 %reducer_circuit_adder_levels_num_items_1_flag_1, void %_ZN13reducer_level3addER12reducer_data.exit16.thread, i1 %reducer_circuit_adder_levels_num_items_1_flag_0, void %_ZN13reducer_level3addER12reducer_data.exit16

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1_flag_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16._crit_edge:1 %reducer_circuit_adder_levels_num_items_1_new_2 = phi i32 %reducer_circuit_adder_levels_num_items_1_new_1, void %_ZN13reducer_level3addER12reducer_data.exit16.thread, i32 %empty, void %_ZN13reducer_level3addER12reducer_data.exit16

]]></Node>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1_new_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16._crit_edge:2 %br_ln0 = br i1 %reducer_circuit_adder_levels_num_items_1_flag_2, void %_ZN13reducer_level3addER12reducer_data.exit16._crit_edge.new, void %mergeST26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_1_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST26:0 %store_ln35 = store i32 %reducer_circuit_adder_levels_num_items_1_new_2, i32 %reducer_circuit_adder_levels_num_items_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reducer_circuit_adder_levels_num_items_1_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
mergeST26:1 %br_ln0 = br void %_ZN13reducer_level3addER12reducer_data.exit16._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
_ZN13reducer_level3addER12reducer_data.exit16._crit_edge.new:0 %ret_ln62 = ret

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
