ARM GAS  /tmp/ccoRMpbI.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_ll_utils.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.LL_RCC_HSE_EnableBypass,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	LL_RCC_HSE_EnableBypass:
  24              	.LFB66:
  25              		.file 1 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h"
   1:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @file    stm32f1xx_ll_rcc.h
   4:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
   9:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
  12:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
  17:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   ******************************************************************************
  18:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  19:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  20:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #ifndef __STM32F1xx_LL_RCC_H
  22:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __STM32F1xx_LL_RCC_H
  23:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  24:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #ifdef __cplusplus
  25:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** extern "C" {
  26:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif
  27:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  28:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #include "stm32f1xx.h"
  30:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  31:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @addtogroup STM32F1xx_LL_Driver
  32:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  33:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccoRMpbI.s 			page 2


  34:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  35:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC)
  36:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  37:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  38:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  39:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  40:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  41:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  47:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  48:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  49:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
  50:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
  51:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  52:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  53:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  54:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  56:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  57:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  58:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  59:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  60:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  61:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  62:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  63:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
  64:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  65:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  66:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** typedef struct
  67:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
  68:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  69:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  70:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  71:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  72:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  73:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  74:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
  75:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
  76:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  77:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  78:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
  79:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
  80:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  81:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  82:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  83:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  84:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  85:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  86:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  87:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  88:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
  89:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
  90:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
ARM GAS  /tmp/ccoRMpbI.s 			page 3


  91:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *           HW set-up.
  92:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
  93:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
  94:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
  95:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define HSE_VALUE    8000000U  /*!< Value of the HSE oscillator in Hz */
  96:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* HSE_VALUE */
  97:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
  98:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
  99:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define HSI_VALUE    8000000U  /*!< Value of the HSI oscillator in Hz */
 100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* HSI_VALUE */
 101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LSE_VALUE    32768U    /*!< Value of the LSE oscillator in Hz */
 104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* LSE_VALUE */
 105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LSI_VALUE    40000U    /*!< Value of the LSI oscillator in Hz */
 108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* LSI_VALUE */
 109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL3RDYC               RCC_CIR_PLL3RDYC    /*!< PLL3(PLLI2S) Ready Interrupt Cle
 123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL2RDYC               RCC_CIR_PLL2RDYC    /*!< PLL2 Ready Interrupt Clear */
 124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL3RDYF               RCC_CIR_PLL3RDYF    /*!< PLL3(PLLI2S) Ready Interrupt fla
 139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL2RDYF               RCC_CIR_PLL2RDYF    /*!< PLL2 Ready Interrupt flag */
 140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        /*!< Clock Security System Interrupt 
 141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF     /*!< PIN reset flag */
 142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF     /*!< POR/PDR reset flag */
 143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF     /*!< Software Reset flag */
 144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF    /*!< Independent Watchdog reset flag 
 145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF    /*!< Window watchdog reset flag */
 146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF    /*!< Low-Power reset flag */
 147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccoRMpbI.s 			page 4


 148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL3RDYIE              RCC_CIR_PLL3RDYIE     /*!< PLL3(PLLI2S) Ready Interrupt E
 161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_CIR_PLL2RDYIE              RCC_CIR_PLL2RDYIE     /*!< PLL2 Ready Interrupt Enable */
 162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV2)
 167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_PREDIV2_DIV HSE PREDIV2 Division factor
 168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_1           RCC_CFGR2_PREDIV2_DIV1   /*!< PREDIV2 input clock not di
 171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_2           RCC_CFGR2_PREDIV2_DIV2   /*!< PREDIV2 input clock divide
 172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_3           RCC_CFGR2_PREDIV2_DIV3   /*!< PREDIV2 input clock divide
 173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_4           RCC_CFGR2_PREDIV2_DIV4   /*!< PREDIV2 input clock divide
 174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_5           RCC_CFGR2_PREDIV2_DIV5   /*!< PREDIV2 input clock divide
 175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_6           RCC_CFGR2_PREDIV2_DIV6   /*!< PREDIV2 input clock divide
 176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_7           RCC_CFGR2_PREDIV2_DIV7   /*!< PREDIV2 input clock divide
 177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_8           RCC_CFGR2_PREDIV2_DIV8   /*!< PREDIV2 input clock divide
 178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_9           RCC_CFGR2_PREDIV2_DIV9   /*!< PREDIV2 input clock divide
 179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_10          RCC_CFGR2_PREDIV2_DIV10  /*!< PREDIV2 input clock divide
 180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_11          RCC_CFGR2_PREDIV2_DIV11  /*!< PREDIV2 input clock divide
 181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_12          RCC_CFGR2_PREDIV2_DIV12  /*!< PREDIV2 input clock divide
 182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_13          RCC_CFGR2_PREDIV2_DIV13  /*!< PREDIV2 input clock divide
 183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_14          RCC_CFGR2_PREDIV2_DIV14  /*!< PREDIV2 input clock divide
 184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_15          RCC_CFGR2_PREDIV2_DIV15  /*!< PREDIV2 input clock divide
 185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_HSE_PREDIV2_DIV_16          RCC_CFGR2_PREDIV2_DIV16  /*!< PREDIV2 input clock divide
 186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_PREDIV2 */
 191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccoRMpbI.s 			page 5


 205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 226:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 227:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 228:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 229:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 230:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 231:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 232:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 233:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 234:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 235:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 236:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 237:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 238:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 239:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 240:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 241:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 242:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 243:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 244:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 245:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 246:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 247:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 248:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 249:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 250:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 251:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 252:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 253:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 254:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 255:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCO_NOCLOCK      /*!< MCO output disabled, no c
 256:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCO_SYSCLK       /*!< SYSCLK selection as MCO s
 257:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCO_HSI          /*!< HSI selection as MCO sour
 258:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCO_HSE          /*!< HSE selection as MCO sour
 259:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCO_PLLCLK_DIV2  /*!< PLL clock divided by 2*/
 260:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO_PLL2CLK)
 261:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLL2CLK          RCC_CFGR_MCO_PLL2CLK      /*!< PLL2 clock selected as MC
ARM GAS  /tmp/ccoRMpbI.s 			page 6


 262:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO_PLL2CLK */
 263:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO_PLL3CLK_DIV2)
 264:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLI2SCLK_DIV2   RCC_CFGR_MCO_PLL3CLK_DIV2 /*!< PLLI2S clock divided by 2
 265:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO_PLL3CLK_DIV2 */
 266:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO_EXT_HSE)
 267:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_EXT_HSE          RCC_CFGR_MCO_EXT_HSE      /*!< XT1 external 3-25 MHz osc
 268:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO_EXT_HSE */
 269:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO_PLL3CLK)
 270:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLI2SCLK        RCC_CFGR_MCO_PLL3CLK      /*!< PLLI2S clock selected as 
 271:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO_PLL3CLK */
 272:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 273:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 274:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 275:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 276:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 277:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 278:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 279:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 280:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 281:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 282:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 283:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 284:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 285:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 286:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 287:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_I2S2SRC)
 288:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S2CLKSOURCE Peripheral I2S clock source selection
 289:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 290:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 291:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_SYSCLK        RCC_CFGR2_I2S2SRC                                      
 292:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO    (uint32_t)(RCC_CFGR2_I2S2SRC | (RCC_CFGR2_I2S2SRC >> 16
 293:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S3_CLKSOURCE_SYSCLK        RCC_CFGR2_I2S3SRC                                      
 294:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO    (uint32_t)(RCC_CFGR2_I2S3SRC | (RCC_CFGR2_I2S3SRC >> 16
 295:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 296:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 297:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 298:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_I2S2SRC */
 299:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 300:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
 301:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection
 302:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 303:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 304:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_USBPRE)
 305:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL             RCC_CFGR_USBPRE        /*!< PLL clock is not divided *
 306:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5     0x00000000U            /*!< PLL clock is divided by 1.
 307:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_USBPRE*/
 308:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_OTGFSPRE)
 309:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_2       RCC_CFGR_OTGFSPRE      /*!< PLL clock is divided by 2 
 310:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_3       0x00000000U            /*!< PLL clock is divided by 3 
 311:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_OTGFSPRE*/
 312:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 313:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 314:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 315:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
 316:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 317:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE_PCLK2 Peripheral ADC clock source selection
 318:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccoRMpbI.s 			page 7


 319:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 320:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2 /*ADC prescaler PCLK2 divided by 2*/
 321:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4 /*ADC prescaler PCLK2 divided by 4*/
 322:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6 /*ADC prescaler PCLK2 divided by 6*/
 323:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8 /*ADC prescaler PCLK2 divided by 8*/
 324:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 325:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 326:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 327:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 328:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_I2S2SRC)
 329:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S2 Peripheral I2S get clock source
 330:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 331:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 332:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE              RCC_CFGR2_I2S2SRC       /*!< I2S2 Clock source selection
 333:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_I2S3_CLKSOURCE              RCC_CFGR2_I2S3SRC       /*!< I2S3 Clock source selection
 334:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 335:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 336:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 337:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 338:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_I2S2SRC */
 339:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 340:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
 341:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source
 342:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 343:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 344:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               0x00400000U     /*!< USB Clock source selection */
 345:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 346:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 347:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 348:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 349:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
 350:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 351:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
 352:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 353:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 354:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CFGR_ADCPRE /*!< ADC Clock source selection */
 355:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 356:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 357:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 358:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 359:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 360:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 361:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 362:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U             /*!< No clock used as RTC clock 
 363:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 364:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 365:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV128    RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 366:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 367:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 368:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 369:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 370:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 371:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 372:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 373:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLMULL2)
 374:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMULL2  /*!< PLL input clock*2 */
 375:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_PLLMULL2*/
ARM GAS  /tmp/ccoRMpbI.s 			page 8


 376:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLMULL3)
 377:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMULL3  /*!< PLL input clock*3 */
 378:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_PLLMULL3*/
 379:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMULL4  /*!< PLL input clock*4 */
 380:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMULL5  /*!< PLL input clock*5 */
 381:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMULL6  /*!< PLL input clock*6 */
 382:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMULL7  /*!< PLL input clock*7 */
 383:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMULL8  /*!< PLL input clock*8 */
 384:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMULL9  /*!< PLL input clock*9 */
 385:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLMULL6_5)
 386:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6_5                 RCC_CFGR_PLLMULL6_5 /*!< PLL input clock*6 */
 387:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
 388:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMULL10  /*!< PLL input clock*10 */
 389:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMULL11  /*!< PLL input clock*11 */
 390:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMULL12  /*!< PLL input clock*12 */
 391:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMULL13  /*!< PLL input clock*13 */
 392:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMULL14  /*!< PLL input clock*14 */
 393:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMULL15  /*!< PLL input clock*15 */
 394:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMULL16  /*!< PLL input clock*16 */
 395:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_PLLMULL6_5*/
 396:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 397:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 398:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 399:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 400:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 401:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 402:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 403:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2         0x00000000U                                    /*!< HSI 
 404:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC                                /*!< HSE/
 405:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1SRC)
 406:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2              (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1SRC << 4U) /*!< PLL2
 407:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 408:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 409:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1)
 410:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1)    /*!< HSE/1
 411:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2)    /*!< HSE/2
 412:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3)    /*!< HSE/3
 413:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4)    /*!< HSE/4
 414:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5)    /*!< HSE/5
 415:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6)    /*!< HSE/6
 416:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7)    /*!< HSE/7
 417:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8)    /*!< HSE/8
 418:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9)    /*!< HSE/9
 419:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10)   /*!< HSE/1
 420:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11)   /*!< HSE/1
 421:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12)   /*!< HSE/1
 422:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13)   /*!< HSE/1
 423:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14)   /*!< HSE/1
 424:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15)   /*!< HSE/1
 425:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16)   /*!< HSE/1
 426:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1SRC)
 427:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_1        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1 | RCC_CFGR2_PR
 428:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_2        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2 | RCC_CFGR2_PR
 429:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_3        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3 | RCC_CFGR2_PR
 430:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_4        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4 | RCC_CFGR2_PR
 431:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_5        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5 | RCC_CFGR2_PR
 432:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_6        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6 | RCC_CFGR2_PR
ARM GAS  /tmp/ccoRMpbI.s 			page 9


 433:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_7        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7 | RCC_CFGR2_PR
 434:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_8        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8 | RCC_CFGR2_PR
 435:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_9        (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9 | RCC_CFGR2_PR
 436:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_10       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10 | RCC_CFGR2_P
 437:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_11       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11 | RCC_CFGR2_P
 438:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_12       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12 | RCC_CFGR2_P
 439:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_13       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13 | RCC_CFGR2_P
 440:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_14       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14 | RCC_CFGR2_P
 441:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_15       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15 | RCC_CFGR2_P
 442:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_PLL2_DIV_16       (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16 | RCC_CFGR2_P
 443:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 444:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
 445:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC | 0x00000000U)               /*!< HSE/1
 446:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE)         /*!< HSE/2
 447:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1*/
 448:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 449:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 450:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 451:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 452:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor
 453:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 454:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 455:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1)
 456:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV1_DIV1   /*!< PREDIV1 input clock not di
 457:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV1_DIV2   /*!< PREDIV1 input clock divide
 458:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV1_DIV3   /*!< PREDIV1 input clock divide
 459:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV1_DIV4   /*!< PREDIV1 input clock divide
 460:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV1_DIV5   /*!< PREDIV1 input clock divide
 461:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV1_DIV6   /*!< PREDIV1 input clock divide
 462:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV1_DIV7   /*!< PREDIV1 input clock divide
 463:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV1_DIV8   /*!< PREDIV1 input clock divide
 464:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV1_DIV9   /*!< PREDIV1 input clock divide
 465:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV1_DIV10  /*!< PREDIV1 input clock divide
 466:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV1_DIV11  /*!< PREDIV1 input clock divide
 467:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV1_DIV12  /*!< PREDIV1 input clock divide
 468:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV1_DIV13  /*!< PREDIV1 input clock divide
 469:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV1_DIV14  /*!< PREDIV1 input clock divide
 470:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV1_DIV15  /*!< PREDIV1 input clock divide
 471:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV1_DIV16  /*!< PREDIV1 input clock divide
 472:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
 473:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1                0x00000000U              /*!< HSE divider clock clock no
 474:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2                RCC_CFGR_PLLXTPRE        /*!< HSE divider clock divided 
 475:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1*/
 476:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 477:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 478:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 479:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 480:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 481:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2S_MUL PLLI2S MUL
 482:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 483:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 484:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_8                RCC_CFGR2_PLL3MUL8   /*!< PLLI2S input clock * 8 */
 485:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_9                RCC_CFGR2_PLL3MUL9   /*!< PLLI2S input clock * 9 */
 486:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_10               RCC_CFGR2_PLL3MUL10  /*!< PLLI2S input clock * 10 */
 487:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_11               RCC_CFGR2_PLL3MUL11  /*!< PLLI2S input clock * 11 */
 488:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_12               RCC_CFGR2_PLL3MUL12  /*!< PLLI2S input clock * 12 */
 489:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_13               RCC_CFGR2_PLL3MUL13  /*!< PLLI2S input clock * 13 */
ARM GAS  /tmp/ccoRMpbI.s 			page 10


 490:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_14               RCC_CFGR2_PLL3MUL14  /*!< PLLI2S input clock * 14 */
 491:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_16               RCC_CFGR2_PLL3MUL16  /*!< PLLI2S input clock * 16 */
 492:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLLI2S_MUL_20               RCC_CFGR2_PLL3MUL20  /*!< PLLI2S input clock * 20 */
 493:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 494:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 495:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 496:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 497:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 498:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 499:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_PLL2_SUPPORT)
 500:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL2_MUL PLL2 MUL
 501:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 502:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 503:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_8                  RCC_CFGR2_PLL2MUL8   /*!< PLL2 input clock * 8 */
 504:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_9                  RCC_CFGR2_PLL2MUL9   /*!< PLL2 input clock * 9 */
 505:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_10                 RCC_CFGR2_PLL2MUL10  /*!< PLL2 input clock * 10 */
 506:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_11                 RCC_CFGR2_PLL2MUL11  /*!< PLL2 input clock * 11 */
 507:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_12                 RCC_CFGR2_PLL2MUL12  /*!< PLL2 input clock * 12 */
 508:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_13                 RCC_CFGR2_PLL2MUL13  /*!< PLL2 input clock * 13 */
 509:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_14                 RCC_CFGR2_PLL2MUL14  /*!< PLL2 input clock * 14 */
 510:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_16                 RCC_CFGR2_PLL2MUL16  /*!< PLL2 input clock * 16 */
 511:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_PLL2_MUL_20                 RCC_CFGR2_PLL2MUL20  /*!< PLL2 input clock * 20 */
 512:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 513:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 514:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 515:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 516:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_PLL2_SUPPORT */
 517:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 518:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 519:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 520:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 521:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 522:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 523:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 524:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 525:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 526:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 527:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 528:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 529:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 530:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 531:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 532:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 533:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 534:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 535:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 536:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 537:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 538:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 539:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 540:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 541:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 542:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Register value
 543:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 544:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 545:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 546:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccoRMpbI.s 			page 11


 547:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 548:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 549:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 550:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 551:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 552:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 553:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLMULL6_5)
 554:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 555:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 556:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref 
 557:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv1 / HSI div 2 / PLL2 div Pred
 558:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLLMUL__: This parameter can be one of the following values:
 559:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 560:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 561:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 562:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 563:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 564:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 565:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6_5
 566:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 567:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 568:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \
 569:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****           (((__PLLMUL__) != RCC_CFGR_PLLMULL6_5) ? \
 570:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****               ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos) + 2U)
 571:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****               (((__INPUTFREQ__) * 13U) / 2U))
 572:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 573:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
 574:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 575:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 576:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref 
 577:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv1 or div 2 / HSI div 2)
 578:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLLMUL__: This parameter can be one of the following values:
 579:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 580:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 581:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 582:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 583:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 584:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 585:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 586:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 587:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 588:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 589:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 590:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 591:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 592:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 593:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 594:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 595:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 596:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) ((__INPUTFREQ__) * (((__PLLMUL__) >> R
 597:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLMULL6_5 */
 598:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 599:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 600:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 601:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency
 602:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2SCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLLI2S_GetMultiplicator (),
 603:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLLI2S Input frequency (based on HSE value)
ARM GAS  /tmp/ccoRMpbI.s 			page 12


 604:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLLI2SMUL__: This parameter can be one of the following values:
 605:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_8
 606:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_9
 607:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_10
 608:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_11
 609:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_12
 610:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_13
 611:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_14
 612:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_16
 613:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2S_MUL_20
 614:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLLI2SDIV__: This parameter can be one of the following values:
 615:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_1
 616:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_2
 617:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_3
 618:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_4
 619:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_5
 620:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_6
 621:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_7
 622:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_8
 623:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_9
 624:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_10
 625:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_11
 626:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_12
 627:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_13
 628:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_14
 629:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_15
 630:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_16
 631:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
 632:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 633:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2SCLK_FREQ(__INPUTFREQ__, __PLLI2SMUL__, __PLLI2SDIV__) (((__INPUTFREQ__)
 634:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 635:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 636:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_PLL2_SUPPORT)
 637:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 638:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLL2 frequency
 639:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLL2CLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL2_GetMultiplicator (), @re
 640:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL2 Input frequency (based on HSE value)
 641:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLL2MUL__: This parameter can be one of the following values:
 642:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_8
 643:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_9
 644:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_10
 645:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_11
 646:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_12
 647:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_13
 648:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_14
 649:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_16
 650:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL2_MUL_20
 651:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __PLL2DIV__: This parameter can be one of the following values:
 652:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_1
 653:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_2
 654:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_3
 655:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_4
 656:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_5
 657:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_6
 658:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_7
 659:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_8
 660:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_9
ARM GAS  /tmp/ccoRMpbI.s 			page 13


 661:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_10
 662:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_11
 663:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_12
 664:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_13
 665:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_14
 666:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_15
 667:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_16
 668:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PLL2 clock frequency (in Hz)
 669:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 670:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PLL2CLK_FREQ(__INPUTFREQ__, __PLL2MUL__, __PLL2DIV__) (((__INPUTFREQ__) * (((
 671:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_PLL2_SUPPORT */
 672:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 673:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 674:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 675:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 676:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 677:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 678:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __AHBPRESCALER__: This parameter can be one of the following values:
 679:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 680:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 681:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 682:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 683:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 684:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 685:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 686:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 687:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 688:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 689:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 690:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 691:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 692:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 693:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 694:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 695:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 696:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 697:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __APB1PRESCALER__: This parameter can be one of the following values:
 698:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 699:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 700:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 701:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 702:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 703:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 704:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 705:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 706:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 707:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 708:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 709:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 710:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 711:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 712:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  __APB2PRESCALER__: This parameter can be one of the following values:
 713:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 714:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 715:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 716:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 717:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
ARM GAS  /tmp/ccoRMpbI.s 			page 14


 718:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 719:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 720:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 721:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 722:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 723:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 724:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 725:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 726:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 727:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 728:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 729:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 730:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 731:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 732:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 733:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 734:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 735:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 736:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 737:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 738:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 739:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 740:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 741:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 742:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 743:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 744:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 745:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 746:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 747:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 748:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 749:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 750:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 751:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 752:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 753:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 754:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 755:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
  26              		.loc 1 755 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              	.LCFI1:
  37              		.cfi_def_cfa_register 7
 756:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
  38              		.loc 1 756 3
  39 0004 044B     		ldr	r3, .L2
  40 0006 1B68     		ldr	r3, [r3]
  41 0008 034A     		ldr	r2, .L2
  42 000a 43F48023 		orr	r3, r3, #262144
  43 000e 1360     		str	r3, [r2]
ARM GAS  /tmp/ccoRMpbI.s 			page 15


 757:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
  44              		.loc 1 757 1
  45 0010 00BF     		nop
  46 0012 BD46     		mov	sp, r7
  47              	.LCFI2:
  48              		.cfi_def_cfa_register 13
  49              		@ sp needed
  50 0014 80BC     		pop	{r7}
  51              	.LCFI3:
  52              		.cfi_restore 7
  53              		.cfi_def_cfa_offset 0
  54 0016 7047     		bx	lr
  55              	.L3:
  56              		.align	2
  57              	.L2:
  58 0018 00100240 		.word	1073876992
  59              		.cfi_endproc
  60              	.LFE66:
  62              		.section	.text.LL_RCC_HSE_DisableBypass,"ax",%progbits
  63              		.align	1
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu softvfp
  69              	LL_RCC_HSE_DisableBypass:
  70              	.LFB67:
 758:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 759:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 760:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 761:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 762:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 763:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 764:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 765:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
  71              		.loc 1 765 1
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 1, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76 0000 80B4     		push	{r7}
  77              	.LCFI4:
  78              		.cfi_def_cfa_offset 4
  79              		.cfi_offset 7, -4
  80 0002 00AF     		add	r7, sp, #0
  81              	.LCFI5:
  82              		.cfi_def_cfa_register 7
 766:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
  83              		.loc 1 766 3
  84 0004 044B     		ldr	r3, .L5
  85 0006 1B68     		ldr	r3, [r3]
  86 0008 034A     		ldr	r2, .L5
  87 000a 23F48023 		bic	r3, r3, #262144
  88 000e 1360     		str	r3, [r2]
 767:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
  89              		.loc 1 767 1
  90 0010 00BF     		nop
  91 0012 BD46     		mov	sp, r7
ARM GAS  /tmp/ccoRMpbI.s 			page 16


  92              	.LCFI6:
  93              		.cfi_def_cfa_register 13
  94              		@ sp needed
  95 0014 80BC     		pop	{r7}
  96              	.LCFI7:
  97              		.cfi_restore 7
  98              		.cfi_def_cfa_offset 0
  99 0016 7047     		bx	lr
 100              	.L6:
 101              		.align	2
 102              	.L5:
 103 0018 00100240 		.word	1073876992
 104              		.cfi_endproc
 105              	.LFE67:
 107              		.section	.text.LL_RCC_HSE_Enable,"ax",%progbits
 108              		.align	1
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 112              		.fpu softvfp
 114              	LL_RCC_HSE_Enable:
 115              	.LFB68:
 768:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 769:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 770:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 771:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 772:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 773:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 774:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 775:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 116              		.loc 1 775 1
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 1, uses_anonymous_args = 0
 120              		@ link register save eliminated.
 121 0000 80B4     		push	{r7}
 122              	.LCFI8:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 7, -4
 125 0002 00AF     		add	r7, sp, #0
 126              	.LCFI9:
 127              		.cfi_def_cfa_register 7
 776:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 128              		.loc 1 776 3
 129 0004 044B     		ldr	r3, .L8
 130 0006 1B68     		ldr	r3, [r3]
 131 0008 034A     		ldr	r2, .L8
 132 000a 43F48033 		orr	r3, r3, #65536
 133 000e 1360     		str	r3, [r2]
 777:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 134              		.loc 1 777 1
 135 0010 00BF     		nop
 136 0012 BD46     		mov	sp, r7
 137              	.LCFI10:
 138              		.cfi_def_cfa_register 13
 139              		@ sp needed
 140 0014 80BC     		pop	{r7}
ARM GAS  /tmp/ccoRMpbI.s 			page 17


 141              	.LCFI11:
 142              		.cfi_restore 7
 143              		.cfi_def_cfa_offset 0
 144 0016 7047     		bx	lr
 145              	.L9:
 146              		.align	2
 147              	.L8:
 148 0018 00100240 		.word	1073876992
 149              		.cfi_endproc
 150              	.LFE68:
 152              		.section	.text.LL_RCC_HSE_IsReady,"ax",%progbits
 153              		.align	1
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu softvfp
 159              	LL_RCC_HSE_IsReady:
 160              	.LFB70:
 778:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 779:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 780:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 781:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 782:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 783:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 784:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 785:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 786:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 787:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 788:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 789:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 790:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 791:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 792:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 793:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 794:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 795:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 161              		.loc 1 795 1
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 1, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166 0000 80B4     		push	{r7}
 167              	.LCFI12:
 168              		.cfi_def_cfa_offset 4
 169              		.cfi_offset 7, -4
 170 0002 00AF     		add	r7, sp, #0
 171              	.LCFI13:
 172              		.cfi_def_cfa_register 7
 796:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 173              		.loc 1 796 11
 174 0004 064B     		ldr	r3, .L12
 175 0006 1B68     		ldr	r3, [r3]
 176 0008 03F40033 		and	r3, r3, #131072
 177              		.loc 1 796 44
 178 000c B3F5003F 		cmp	r3, #131072
 179 0010 0CBF     		ite	eq
 180 0012 0123     		moveq	r3, #1
ARM GAS  /tmp/ccoRMpbI.s 			page 18


 181 0014 0023     		movne	r3, #0
 182 0016 DBB2     		uxtb	r3, r3
 797:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 183              		.loc 1 797 1
 184 0018 1846     		mov	r0, r3
 185 001a BD46     		mov	sp, r7
 186              	.LCFI14:
 187              		.cfi_def_cfa_register 13
 188              		@ sp needed
 189 001c 80BC     		pop	{r7}
 190              	.LCFI15:
 191              		.cfi_restore 7
 192              		.cfi_def_cfa_offset 0
 193 001e 7047     		bx	lr
 194              	.L13:
 195              		.align	2
 196              	.L12:
 197 0020 00100240 		.word	1073876992
 198              		.cfi_endproc
 199              	.LFE70:
 201              		.section	.text.LL_RCC_HSI_Enable,"ax",%progbits
 202              		.align	1
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu softvfp
 208              	LL_RCC_HSI_Enable:
 209              	.LFB71:
 798:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 799:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV2)
 800:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 801:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get PREDIV2 division factor
 802:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR2        PREDIV2       LL_RCC_HSE_GetPrediv2
 803:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 804:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_1
 805:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_2
 806:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_3
 807:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_4
 808:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_5
 809:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_6
 810:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_7
 811:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_8
 812:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_9
 813:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_10
 814:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_11
 815:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_12
 816:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_13
 817:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_14
 818:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_15
 819:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_PREDIV2_DIV_16
 820:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 821:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetPrediv2(void)
 822:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 823:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV2));
 824:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 825:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_PREDIV2 */
 826:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
ARM GAS  /tmp/ccoRMpbI.s 			page 19


 827:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 828:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 829:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 830:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 831:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 832:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 833:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 834:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 835:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 836:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
 837:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
 838:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 839:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 840:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 841:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 210              		.loc 1 841 1
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 1, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 215 0000 80B4     		push	{r7}
 216              	.LCFI16:
 217              		.cfi_def_cfa_offset 4
 218              		.cfi_offset 7, -4
 219 0002 00AF     		add	r7, sp, #0
 220              	.LCFI17:
 221              		.cfi_def_cfa_register 7
 842:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 222              		.loc 1 842 3
 223 0004 044B     		ldr	r3, .L15
 224 0006 1B68     		ldr	r3, [r3]
 225 0008 034A     		ldr	r2, .L15
 226 000a 43F00103 		orr	r3, r3, #1
 227 000e 1360     		str	r3, [r2]
 843:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 228              		.loc 1 843 1
 229 0010 00BF     		nop
 230 0012 BD46     		mov	sp, r7
 231              	.LCFI18:
 232              		.cfi_def_cfa_register 13
 233              		@ sp needed
 234 0014 80BC     		pop	{r7}
 235              	.LCFI19:
 236              		.cfi_restore 7
 237              		.cfi_def_cfa_offset 0
 238 0016 7047     		bx	lr
 239              	.L16:
 240              		.align	2
 241              	.L15:
 242 0018 00100240 		.word	1073876992
 243              		.cfi_endproc
 244              	.LFE71:
 246              		.section	.text.LL_RCC_HSI_IsReady,"ax",%progbits
 247              		.align	1
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
ARM GAS  /tmp/ccoRMpbI.s 			page 20


 251              		.fpu softvfp
 253              	LL_RCC_HSI_IsReady:
 254              	.LFB73:
 844:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 845:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 846:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
 847:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
 848:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 849:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 850:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
 851:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 852:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 853:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 854:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 855:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 856:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
 857:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 858:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 859:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 860:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 861:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 255              		.loc 1 861 1
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 1, uses_anonymous_args = 0
 259              		@ link register save eliminated.
 260 0000 80B4     		push	{r7}
 261              	.LCFI20:
 262              		.cfi_def_cfa_offset 4
 263              		.cfi_offset 7, -4
 264 0002 00AF     		add	r7, sp, #0
 265              	.LCFI21:
 266              		.cfi_def_cfa_register 7
 862:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 267              		.loc 1 862 11
 268 0004 064B     		ldr	r3, .L19
 269 0006 1B68     		ldr	r3, [r3]
 270 0008 03F00203 		and	r3, r3, #2
 271              		.loc 1 862 44
 272 000c 022B     		cmp	r3, #2
 273 000e 0CBF     		ite	eq
 274 0010 0123     		moveq	r3, #1
 275 0012 0023     		movne	r3, #0
 276 0014 DBB2     		uxtb	r3, r3
 863:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 277              		.loc 1 863 1
 278 0016 1846     		mov	r0, r3
 279 0018 BD46     		mov	sp, r7
 280              	.LCFI22:
 281              		.cfi_def_cfa_register 13
 282              		@ sp needed
 283 001a 80BC     		pop	{r7}
 284              	.LCFI23:
 285              		.cfi_restore 7
 286              		.cfi_def_cfa_offset 0
 287 001c 7047     		bx	lr
 288              	.L20:
ARM GAS  /tmp/ccoRMpbI.s 			page 21


 289 001e 00BF     		.align	2
 290              	.L19:
 291 0020 00100240 		.word	1073876992
 292              		.cfi_endproc
 293              	.LFE73:
 295              		.section	.text.LL_RCC_SetSysClkSource,"ax",%progbits
 296              		.align	1
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 300              		.fpu softvfp
 302              	LL_RCC_SetSysClkSource:
 303              	.LFB85:
 864:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 865:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 866:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
 867:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
 868:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
 869:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
 870:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 871:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 872:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
 873:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 874:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
 875:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 876:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 877:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 878:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
 879:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
 880:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
 881:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
 882:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
 883:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
 884:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 885:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 886:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 887:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 888:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 889:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 890:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 891:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 892:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
 893:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
 894:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
 895:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 896:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
 897:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 898:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 899:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 900:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 901:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 902:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 903:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 904:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 905:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
 906:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
 907:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccoRMpbI.s 			page 22


 908:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 909:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 910:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
 911:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
 912:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 913:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 914:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
 915:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 916:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 917:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 918:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 919:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 920:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
 921:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
 922:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 923:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 924:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
 925:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 926:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 927:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 928:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 929:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 930:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
 931:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
 932:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 933:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 934:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
 935:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 936:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 937:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 938:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 939:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 940:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
 941:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
 942:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 943:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 944:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
 945:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 946:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 947:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 948:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 949:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 950:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
 951:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
 952:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 953:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 954:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
 955:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 956:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 957:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 958:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 959:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 960:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 961:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 962:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 963:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
 964:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccoRMpbI.s 			page 23


 965:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 966:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 967:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 968:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
 969:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
 970:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 971:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 972:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
 973:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 974:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
 975:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 976:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 977:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 978:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
 979:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
 980:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
 981:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 982:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
 983:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 984:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 985:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 986:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 987:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 988:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
 989:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
 990:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 991:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
 992:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
 993:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 994:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 995:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 996:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
 997:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
 998:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
 999:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1000:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1001:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1002:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1003:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1004:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1005:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1006:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure the system clock source
1007:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1008:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1009:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1010:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1011:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1012:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1013:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1014:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1015:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 304              		.loc 1 1015 1
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 8
 307              		@ frame_needed = 1, uses_anonymous_args = 0
 308              		@ link register save eliminated.
 309 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccoRMpbI.s 			page 24


 310              	.LCFI24:
 311              		.cfi_def_cfa_offset 4
 312              		.cfi_offset 7, -4
 313 0002 83B0     		sub	sp, sp, #12
 314              	.LCFI25:
 315              		.cfi_def_cfa_offset 16
 316 0004 00AF     		add	r7, sp, #0
 317              	.LCFI26:
 318              		.cfi_def_cfa_register 7
 319 0006 7860     		str	r0, [r7, #4]
1016:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 320              		.loc 1 1016 3
 321 0008 064B     		ldr	r3, .L22
 322 000a 5B68     		ldr	r3, [r3, #4]
 323 000c 23F00302 		bic	r2, r3, #3
 324 0010 0449     		ldr	r1, .L22
 325 0012 7B68     		ldr	r3, [r7, #4]
 326 0014 1343     		orrs	r3, r3, r2
 327 0016 4B60     		str	r3, [r1, #4]
1017:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 328              		.loc 1 1017 1
 329 0018 00BF     		nop
 330 001a 0C37     		adds	r7, r7, #12
 331              	.LCFI27:
 332              		.cfi_def_cfa_offset 4
 333 001c BD46     		mov	sp, r7
 334              	.LCFI28:
 335              		.cfi_def_cfa_register 13
 336              		@ sp needed
 337 001e 80BC     		pop	{r7}
 338              	.LCFI29:
 339              		.cfi_restore 7
 340              		.cfi_def_cfa_offset 0
 341 0020 7047     		bx	lr
 342              	.L23:
 343 0022 00BF     		.align	2
 344              	.L22:
 345 0024 00100240 		.word	1073876992
 346              		.cfi_endproc
 347              	.LFE85:
 349              		.section	.text.LL_RCC_GetSysClkSource,"ax",%progbits
 350              		.align	1
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 354              		.fpu softvfp
 356              	LL_RCC_GetSysClkSource:
 357              	.LFB86:
1018:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1019:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1020:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get the system clock source
1021:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1022:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1023:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1024:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1025:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1026:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccoRMpbI.s 			page 25


1027:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1028:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 358              		.loc 1 1028 1
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 1, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 363 0000 80B4     		push	{r7}
 364              	.LCFI30:
 365              		.cfi_def_cfa_offset 4
 366              		.cfi_offset 7, -4
 367 0002 00AF     		add	r7, sp, #0
 368              	.LCFI31:
 369              		.cfi_def_cfa_register 7
1029:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 370              		.loc 1 1029 21
 371 0004 034B     		ldr	r3, .L26
 372 0006 5B68     		ldr	r3, [r3, #4]
 373              		.loc 1 1029 10
 374 0008 03F00C03 		and	r3, r3, #12
1030:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 375              		.loc 1 1030 1
 376 000c 1846     		mov	r0, r3
 377 000e BD46     		mov	sp, r7
 378              	.LCFI32:
 379              		.cfi_def_cfa_register 13
 380              		@ sp needed
 381 0010 80BC     		pop	{r7}
 382              	.LCFI33:
 383              		.cfi_restore 7
 384              		.cfi_def_cfa_offset 0
 385 0012 7047     		bx	lr
 386              	.L27:
 387              		.align	2
 388              	.L26:
 389 0014 00100240 		.word	1073876992
 390              		.cfi_endproc
 391              	.LFE86:
 393              		.section	.text.LL_RCC_SetAHBPrescaler,"ax",%progbits
 394              		.align	1
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 398              		.fpu softvfp
 400              	LL_RCC_SetAHBPrescaler:
 401              	.LFB87:
1031:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1032:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1033:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1034:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1035:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1036:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1037:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1038:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1039:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1040:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1041:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
ARM GAS  /tmp/ccoRMpbI.s 			page 26


1042:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1043:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1044:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1045:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1046:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1047:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1048:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 402              		.loc 1 1048 1
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 8
 405              		@ frame_needed = 1, uses_anonymous_args = 0
 406              		@ link register save eliminated.
 407 0000 80B4     		push	{r7}
 408              	.LCFI34:
 409              		.cfi_def_cfa_offset 4
 410              		.cfi_offset 7, -4
 411 0002 83B0     		sub	sp, sp, #12
 412              	.LCFI35:
 413              		.cfi_def_cfa_offset 16
 414 0004 00AF     		add	r7, sp, #0
 415              	.LCFI36:
 416              		.cfi_def_cfa_register 7
 417 0006 7860     		str	r0, [r7, #4]
1049:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 418              		.loc 1 1049 3
 419 0008 064B     		ldr	r3, .L29
 420 000a 5B68     		ldr	r3, [r3, #4]
 421 000c 23F0F002 		bic	r2, r3, #240
 422 0010 0449     		ldr	r1, .L29
 423 0012 7B68     		ldr	r3, [r7, #4]
 424 0014 1343     		orrs	r3, r3, r2
 425 0016 4B60     		str	r3, [r1, #4]
1050:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 426              		.loc 1 1050 1
 427 0018 00BF     		nop
 428 001a 0C37     		adds	r7, r7, #12
 429              	.LCFI37:
 430              		.cfi_def_cfa_offset 4
 431 001c BD46     		mov	sp, r7
 432              	.LCFI38:
 433              		.cfi_def_cfa_register 13
 434              		@ sp needed
 435 001e 80BC     		pop	{r7}
 436              	.LCFI39:
 437              		.cfi_restore 7
 438              		.cfi_def_cfa_offset 0
 439 0020 7047     		bx	lr
 440              	.L30:
 441 0022 00BF     		.align	2
 442              	.L29:
 443 0024 00100240 		.word	1073876992
 444              		.cfi_endproc
 445              	.LFE87:
 447              		.section	.text.LL_RCC_SetAPB1Prescaler,"ax",%progbits
 448              		.align	1
 449              		.syntax unified
 450              		.thumb
ARM GAS  /tmp/ccoRMpbI.s 			page 27


 451              		.thumb_func
 452              		.fpu softvfp
 454              	LL_RCC_SetAPB1Prescaler:
 455              	.LFB88:
1051:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1052:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1053:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1054:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1055:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1056:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1057:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1058:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1059:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1060:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1061:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1062:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1063:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1064:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 456              		.loc 1 1064 1
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 8
 459              		@ frame_needed = 1, uses_anonymous_args = 0
 460              		@ link register save eliminated.
 461 0000 80B4     		push	{r7}
 462              	.LCFI40:
 463              		.cfi_def_cfa_offset 4
 464              		.cfi_offset 7, -4
 465 0002 83B0     		sub	sp, sp, #12
 466              	.LCFI41:
 467              		.cfi_def_cfa_offset 16
 468 0004 00AF     		add	r7, sp, #0
 469              	.LCFI42:
 470              		.cfi_def_cfa_register 7
 471 0006 7860     		str	r0, [r7, #4]
1065:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 472              		.loc 1 1065 3
 473 0008 064B     		ldr	r3, .L32
 474 000a 5B68     		ldr	r3, [r3, #4]
 475 000c 23F4E062 		bic	r2, r3, #1792
 476 0010 0449     		ldr	r1, .L32
 477 0012 7B68     		ldr	r3, [r7, #4]
 478 0014 1343     		orrs	r3, r3, r2
 479 0016 4B60     		str	r3, [r1, #4]
1066:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 480              		.loc 1 1066 1
 481 0018 00BF     		nop
 482 001a 0C37     		adds	r7, r7, #12
 483              	.LCFI43:
 484              		.cfi_def_cfa_offset 4
 485 001c BD46     		mov	sp, r7
 486              	.LCFI44:
 487              		.cfi_def_cfa_register 13
 488              		@ sp needed
 489 001e 80BC     		pop	{r7}
 490              	.LCFI45:
 491              		.cfi_restore 7
 492              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccoRMpbI.s 			page 28


 493 0020 7047     		bx	lr
 494              	.L33:
 495 0022 00BF     		.align	2
 496              	.L32:
 497 0024 00100240 		.word	1073876992
 498              		.cfi_endproc
 499              	.LFE88:
 501              		.section	.text.LL_RCC_SetAPB2Prescaler,"ax",%progbits
 502              		.align	1
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 506              		.fpu softvfp
 508              	LL_RCC_SetAPB2Prescaler:
 509              	.LFB89:
1067:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1068:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1069:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1070:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1071:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1072:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1073:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1074:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1075:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1076:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1077:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1078:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1079:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1080:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 510              		.loc 1 1080 1
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 8
 513              		@ frame_needed = 1, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 515 0000 80B4     		push	{r7}
 516              	.LCFI46:
 517              		.cfi_def_cfa_offset 4
 518              		.cfi_offset 7, -4
 519 0002 83B0     		sub	sp, sp, #12
 520              	.LCFI47:
 521              		.cfi_def_cfa_offset 16
 522 0004 00AF     		add	r7, sp, #0
 523              	.LCFI48:
 524              		.cfi_def_cfa_register 7
 525 0006 7860     		str	r0, [r7, #4]
1081:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 526              		.loc 1 1081 3
 527 0008 064B     		ldr	r3, .L35
 528 000a 5B68     		ldr	r3, [r3, #4]
 529 000c 23F46052 		bic	r2, r3, #14336
 530 0010 0449     		ldr	r1, .L35
 531 0012 7B68     		ldr	r3, [r7, #4]
 532 0014 1343     		orrs	r3, r3, r2
 533 0016 4B60     		str	r3, [r1, #4]
1082:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 534              		.loc 1 1082 1
 535 0018 00BF     		nop
ARM GAS  /tmp/ccoRMpbI.s 			page 29


 536 001a 0C37     		adds	r7, r7, #12
 537              	.LCFI49:
 538              		.cfi_def_cfa_offset 4
 539 001c BD46     		mov	sp, r7
 540              	.LCFI50:
 541              		.cfi_def_cfa_register 13
 542              		@ sp needed
 543 001e 80BC     		pop	{r7}
 544              	.LCFI51:
 545              		.cfi_restore 7
 546              		.cfi_def_cfa_offset 0
 547 0020 7047     		bx	lr
 548              	.L36:
 549 0022 00BF     		.align	2
 550              	.L35:
 551 0024 00100240 		.word	1073876992
 552              		.cfi_endproc
 553              	.LFE89:
 555              		.section	.text.LL_RCC_GetAHBPrescaler,"ax",%progbits
 556              		.align	1
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 560              		.fpu softvfp
 562              	LL_RCC_GetAHBPrescaler:
 563              	.LFB90:
1083:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1084:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1085:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1086:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1087:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1088:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1089:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1090:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1091:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1092:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1093:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1094:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1095:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1096:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1097:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1098:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1099:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 564              		.loc 1 1099 1
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 0
 567              		@ frame_needed = 1, uses_anonymous_args = 0
 568              		@ link register save eliminated.
 569 0000 80B4     		push	{r7}
 570              	.LCFI52:
 571              		.cfi_def_cfa_offset 4
 572              		.cfi_offset 7, -4
 573 0002 00AF     		add	r7, sp, #0
 574              	.LCFI53:
 575              		.cfi_def_cfa_register 7
1100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 576              		.loc 1 1100 21
ARM GAS  /tmp/ccoRMpbI.s 			page 30


 577 0004 034B     		ldr	r3, .L39
 578 0006 5B68     		ldr	r3, [r3, #4]
 579              		.loc 1 1100 10
 580 0008 03F0F003 		and	r3, r3, #240
1101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 581              		.loc 1 1101 1
 582 000c 1846     		mov	r0, r3
 583 000e BD46     		mov	sp, r7
 584              	.LCFI54:
 585              		.cfi_def_cfa_register 13
 586              		@ sp needed
 587 0010 80BC     		pop	{r7}
 588              	.LCFI55:
 589              		.cfi_restore 7
 590              		.cfi_def_cfa_offset 0
 591 0012 7047     		bx	lr
 592              	.L40:
 593              		.align	2
 594              	.L39:
 595 0014 00100240 		.word	1073876992
 596              		.cfi_endproc
 597              	.LFE90:
 599              		.section	.text.LL_RCC_PLL_Enable,"ax",%progbits
 600              		.align	1
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 604              		.fpu softvfp
 606              	LL_RCC_PLL_Enable:
 607              	.LFB105:
1102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
ARM GAS  /tmp/ccoRMpbI.s 			page 31


1129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
1135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure MCOx
1143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         MCO           LL_RCC_ConfigMCO
1144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2
1150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLL2CLK (*)
1151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLI2SCLK_DIV2 (*)
1152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_EXT_HSE (*)
1153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLI2SCLK (*)
1154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource)
1159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource);
1161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
1165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_I2S2SRC)
1172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure I2Sx clock source
1174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR2        I2S2SRC       LL_RCC_SetI2SClockSource\n
1175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR2        I2S3SRC       LL_RCC_SetI2SClockSource
1176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_SYSCLK
1178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO
1179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE_SYSCLK
1180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO
1181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, (I2SxSource & 0xFFFF0000U), (I2SxSource << 16U));
ARM GAS  /tmp/ccoRMpbI.s 			page 32


1186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_I2S2SRC */
1188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
1190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure USB clock source
1192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         OTGFSPRE      LL_RCC_SetUSBClockSource\n
1193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR         USBPRE        LL_RCC_SetUSBClockSource
1194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL (*)
1196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 (*)
1197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_2 (*)
1198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_3 (*)
1199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR_USBPRE)
1206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, USBxSource);
1207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else /*RCC_CFGR_OTGFSPRE*/
1208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_OTGFSPRE, USBxSource);
1209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR_USBPRE*/
1210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
1212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_SetADCClockSource
1216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
1226:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1227:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1228:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_I2S2SRC)
1229:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1230:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1231:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR2        I2S2SRC       LL_RCC_GetI2SClockSource\n
1232:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR2        I2S3SRC       LL_RCC_GetI2SClockSource
1233:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1234:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE
1235:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE
1236:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1237:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_SYSCLK
1238:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO
1239:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE_SYSCLK
1240:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO
1241:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1242:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
ARM GAS  /tmp/ccoRMpbI.s 			page 33


1243:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1244:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, I2Sx) >> 16U | I2Sx);
1245:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1246:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* RCC_CFGR2_I2S2SRC */
1247:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1248:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
1249:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1250:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get USBx clock source
1251:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         OTGFSPRE      LL_RCC_GetUSBClockSource\n
1252:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR         USBPRE        LL_RCC_GetUSBClockSource
1253:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1254:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1255:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1256:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL (*)
1257:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 (*)
1258:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_2 (*)
1259:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_3 (*)
1260:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1261:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1262:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1263:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1264:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1265:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, USBx));
1266:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1267:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
1268:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1269:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1270:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1271:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_GetADCClockSource
1272:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1273:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
1274:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1275:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1276:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1277:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1278:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1279:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1280:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1281:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1282:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, ADCx));
1283:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1284:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1285:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1286:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
1287:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1288:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1289:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1290:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1291:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1292:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1293:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1294:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1295:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
1296:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *       the Backup domain is reset. The BDRST bit can be used to reset them.
1297:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
1298:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1299:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
ARM GAS  /tmp/ccoRMpbI.s 			page 34


1300:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1301:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1302:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV128
1303:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1304:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1305:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1306:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1307:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
1308:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1309:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1310:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1311:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1312:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
1313:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1314:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1315:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1316:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1317:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV128
1318:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1319:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1320:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1321:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
1322:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1323:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1324:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1325:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable RTC
1326:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
1327:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1328:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1329:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1330:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1331:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1332:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1333:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1334:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1335:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable RTC
1336:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
1337:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1338:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1339:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
1340:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1341:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1342:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1343:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1344:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1345:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
1346:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
1347:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1348:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1349:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
1350:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1351:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
1352:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1353:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1354:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1355:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
1356:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
ARM GAS  /tmp/ccoRMpbI.s 			page 35


1357:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1358:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1359:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
1360:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1361:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
1362:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1363:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1364:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1365:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
1366:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
1367:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1368:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1369:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
1370:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1371:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
1372:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1373:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1374:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1375:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @}
1376:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1377:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1378:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
1379:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @{
1380:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1381:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1382:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1383:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Enable PLL
1384:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
1385:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1386:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1387:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
1388:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 608              		.loc 1 1388 1
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 1, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 613 0000 80B4     		push	{r7}
 614              	.LCFI56:
 615              		.cfi_def_cfa_offset 4
 616              		.cfi_offset 7, -4
 617 0002 00AF     		add	r7, sp, #0
 618              	.LCFI57:
 619              		.cfi_def_cfa_register 7
1389:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
 620              		.loc 1 1389 3
 621 0004 044B     		ldr	r3, .L42
 622 0006 1B68     		ldr	r3, [r3]
 623 0008 034A     		ldr	r2, .L42
 624 000a 43F08073 		orr	r3, r3, #16777216
 625 000e 1360     		str	r3, [r2]
1390:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 626              		.loc 1 1390 1
 627 0010 00BF     		nop
 628 0012 BD46     		mov	sp, r7
 629              	.LCFI58:
 630              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccoRMpbI.s 			page 36


 631              		@ sp needed
 632 0014 80BC     		pop	{r7}
 633              	.LCFI59:
 634              		.cfi_restore 7
 635              		.cfi_def_cfa_offset 0
 636 0016 7047     		bx	lr
 637              	.L43:
 638              		.align	2
 639              	.L42:
 640 0018 00100240 		.word	1073876992
 641              		.cfi_endproc
 642              	.LFE105:
 644              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 645              		.align	1
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 649              		.fpu softvfp
 651              	LL_RCC_PLL_IsReady:
 652              	.LFB107:
1391:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1392:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1393:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Disable PLL
1394:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
1395:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
1396:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1397:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1398:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
1399:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
1400:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
1401:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
1402:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1403:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1404:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Check if PLL Ready
1405:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
1406:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1407:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1408:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
1409:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 653              		.loc 1 1409 1
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 0
 656              		@ frame_needed = 1, uses_anonymous_args = 0
 657              		@ link register save eliminated.
 658 0000 80B4     		push	{r7}
 659              	.LCFI60:
 660              		.cfi_def_cfa_offset 4
 661              		.cfi_offset 7, -4
 662 0002 00AF     		add	r7, sp, #0
 663              	.LCFI61:
 664              		.cfi_def_cfa_register 7
1410:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 665              		.loc 1 1410 11
 666 0004 064B     		ldr	r3, .L46
 667 0006 1B68     		ldr	r3, [r3]
 668 0008 03F00073 		and	r3, r3, #33554432
 669              		.loc 1 1410 44
ARM GAS  /tmp/ccoRMpbI.s 			page 37


 670 000c B3F1007F 		cmp	r3, #33554432
 671 0010 0CBF     		ite	eq
 672 0012 0123     		moveq	r3, #1
 673 0014 0023     		movne	r3, #0
 674 0016 DBB2     		uxtb	r3, r3
1411:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 675              		.loc 1 1411 1
 676 0018 1846     		mov	r0, r3
 677 001a BD46     		mov	sp, r7
 678              	.LCFI62:
 679              		.cfi_def_cfa_register 13
 680              		@ sp needed
 681 001c 80BC     		pop	{r7}
 682              	.LCFI63:
 683              		.cfi_restore 7
 684              		.cfi_def_cfa_offset 0
 685 001e 7047     		bx	lr
 686              	.L47:
 687              		.align	2
 688              	.L46:
 689 0020 00100240 		.word	1073876992
 690              		.cfi_endproc
 691              	.LFE107:
 693              		.section	.text.LL_RCC_PLL_ConfigDomain_SYS,"ax",%progbits
 694              		.align	1
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 698              		.fpu softvfp
 700              	LL_RCC_PLL_ConfigDomain_SYS:
 701              	.LFB108:
1412:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** 
1413:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** /**
1414:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
1415:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
1416:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR         PLLXTPRE      LL_RCC_PLL_ConfigDomain_SYS\n
1417:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR         PLLMULL       LL_RCC_PLL_ConfigDomain_SYS\n
1418:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR2        PREDIV1       LL_RCC_PLL_ConfigDomain_SYS\n
1419:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         CFGR2        PREDIV1SRC    LL_RCC_PLL_ConfigDomain_SYS
1420:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1421:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2
1422:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_1
1423:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_2 (*)
1424:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_3 (*)
1425:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_4 (*)
1426:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_5 (*)
1427:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_6 (*)
1428:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_7 (*)
1429:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_8 (*)
1430:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_9 (*)
1431:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_10 (*)
1432:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_11 (*)
1433:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_12 (*)
1434:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_13 (*)
1435:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_14 (*)
1436:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_15 (*)
1437:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_16 (*)
ARM GAS  /tmp/ccoRMpbI.s 			page 38


1438:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_1 (*)
1439:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_2 (*)
1440:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_3 (*)
1441:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_4 (*)
1442:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_5 (*)
1443:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_6 (*)
1444:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_7 (*)
1445:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_8 (*)
1446:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_9 (*)
1447:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_10 (*)
1448:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_11 (*)
1449:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_12 (*)
1450:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_13 (*)
1451:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_14 (*)
1452:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_15 (*)
1453:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_PLL2_DIV_16 (*)
1454:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1455:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1456:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
1457:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2 (*)
1458:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3 (*)
1459:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
1460:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
1461:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
1462:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
1463:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
1464:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
1465:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6_5 (*)
1466:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10 (*)
1467:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11 (*)
1468:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12 (*)
1469:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13 (*)
1470:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14 (*)
1471:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15 (*)
1472:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16 (*)
1473:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *
1474:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   *         (*) value not defined in all devices
1475:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   * @retval None
1476:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   */
1477:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
1478:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** {
 702              		.loc 1 1478 1
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 8
 705              		@ frame_needed = 1, uses_anonymous_args = 0
 706              		@ link register save eliminated.
 707 0000 80B4     		push	{r7}
 708              	.LCFI64:
 709              		.cfi_def_cfa_offset 4
 710              		.cfi_offset 7, -4
 711 0002 83B0     		sub	sp, sp, #12
 712              	.LCFI65:
 713              		.cfi_def_cfa_offset 16
 714 0004 00AF     		add	r7, sp, #0
 715              	.LCFI66:
 716              		.cfi_def_cfa_register 7
 717 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccoRMpbI.s 			page 39


 718 0008 3960     		str	r1, [r7]
1479:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 719              		.loc 1 1479 3
 720 000a 084B     		ldr	r3, .L49
 721 000c 5B68     		ldr	r3, [r3, #4]
 722 000e 23F47C12 		bic	r2, r3, #4128768
 723 0012 7B68     		ldr	r3, [r7, #4]
 724 0014 03F44031 		and	r1, r3, #196608
 725 0018 3B68     		ldr	r3, [r7]
 726 001a 0B43     		orrs	r3, r3, r1
 727 001c 0349     		ldr	r1, .L49
 728 001e 1343     		orrs	r3, r3, r2
 729 0020 4B60     		str	r3, [r1, #4]
1480:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****              (Source & (RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE)) | PLLMul);
1481:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1)
1482:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #if defined(RCC_CFGR2_PREDIV1SRC)
1483:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, (RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC),
1484:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****              (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
1485:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #else
1486:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
1487:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1488:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** #endif /*RCC_CFGR2_PREDIV1*/
1489:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h **** }
 730              		.loc 1 1489 1
 731 0022 00BF     		nop
 732 0024 0C37     		adds	r7, r7, #12
 733              	.LCFI67:
 734              		.cfi_def_cfa_offset 4
 735 0026 BD46     		mov	sp, r7
 736              	.LCFI68:
 737              		.cfi_def_cfa_register 13
 738              		@ sp needed
 739 0028 80BC     		pop	{r7}
 740              	.LCFI69:
 741              		.cfi_restore 7
 742              		.cfi_def_cfa_offset 0
 743 002a 7047     		bx	lr
 744              	.L50:
 745              		.align	2
 746              	.L49:
 747 002c 00100240 		.word	1073876992
 748              		.cfi_endproc
 749              	.LFE108:
 751              		.section	.text.LL_InitTick,"ax",%progbits
 752              		.align	1
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 756              		.fpu softvfp
 758              	LL_InitTick:
 759              	.LFB151:
 760              		.file 2 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h"
   1:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @file    stm32f1xx_ll_utils.h
   4:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief   Header file of UTILS LL module.
ARM GAS  /tmp/ccoRMpbI.s 			page 40


   6:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   @verbatim
   7:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ==============================================================================
   8:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                      ##### How to use this driver #####
   9:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ==============================================================================
  10:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****     [..]
  11:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****     The LL UTILS driver contains a set of generic APIs that can be
  12:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****     used by user:
  13:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****       (+) Device electronic signature
  14:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****       (+) Timing functions
  15:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****       (+) PLL configuration functions
  16:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  17:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   @endverbatim
  18:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ******************************************************************************
  19:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @attention
  20:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *
  21:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  22:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * All rights reserved.</center></h2>
  23:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *
  24:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * the "License"; You may not use this file except in compliance with the
  26:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * License. You may obtain a copy of the License at:
  27:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *
  29:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   ******************************************************************************
  30:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  31:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  32:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #ifndef __STM32F1xx_LL_UTILS_H
  34:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define __STM32F1xx_LL_UTILS_H
  35:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  36:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #ifdef __cplusplus
  37:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** extern "C" {
  38:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #endif
  39:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  40:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Includes ------------------------------------------------------------------*/
  41:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #include "stm32f1xx.h"
  42:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  43:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @addtogroup STM32F1xx_LL_Driver
  44:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  45:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  46:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  47:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL UTILS
  48:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  49:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  50:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  51:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Private types -------------------------------------------------------------*/
  52:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Private variables ---------------------------------------------------------*/
  53:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  54:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Private constants ---------------------------------------------------------*/
  55:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_Private_Constants UTILS Private Constants
  56:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  57:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  58:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  59:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Max delay can be used in LL_mDelay */
  60:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define LL_MAX_DELAY                  0xFFFFFFFFU
  61:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  62:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
ARM GAS  /tmp/ccoRMpbI.s 			page 41


  63:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****  * @brief Unique device ID register base address
  64:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****  */
  65:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define UID_BASE_ADDRESS              UID_BASE
  66:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  67:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  68:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****  * @brief Flash size data register base address
  69:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****  */
  70:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define FLASHSIZE_BASE_ADDRESS        FLASHSIZE_BASE
  71:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  72:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  73:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
  74:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  75:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  76:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Private macros ------------------------------------------------------------*/
  77:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_Private_Macros UTILS Private Macros
  78:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  79:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  80:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  81:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
  82:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  83:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Exported types ------------------------------------------------------------*/
  84:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_ES_INIT UTILS Exported structures
  85:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
  86:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  87:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
  88:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  UTILS PLL structure definition
  89:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
  90:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** typedef struct
  91:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
  92:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t PLLMul;   /*!< Multiplication factor for PLL VCO input clock.
  93:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           This parameter can be a value of @ref RCC_LL_EC_PLL_MUL
  94:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  95:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           This feature can be modified afterwards using unitary function
  96:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           @ref LL_RCC_PLL_ConfigDomain_SYS(). */
  97:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
  98:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t Prediv;   /*!< Division factor for HSE used as PLL clock source.
  99:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           This parameter can be a value of @ref RCC_LL_EC_PREDIV_DIV
 100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           This feature can be modified afterwards using unitary function
 102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                           @ref LL_RCC_PLL_ConfigDomain_SYS(). */
 103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** } LL_UTILS_PLLInitTypeDef;
 104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  UTILS System, AHB and APB buses clock configuration structure definition
 107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** typedef struct
 109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the
 111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV
 112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
 114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        @ref LL_RCC_SetAHBPrescaler(). */
 115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from t
 117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_APB1_DIV
 118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
ARM GAS  /tmp/ccoRMpbI.s 			page 42


 120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        @ref LL_RCC_SetAPB1Prescaler(). */
 121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from t
 123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This parameter can be a value of @ref RCC_LL_EC_APB2_DIV
 124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        This feature can be modified afterwards using unitary functi
 126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                                        @ref LL_RCC_SetAPB2Prescaler(). */
 127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** } LL_UTILS_ClkInitTypeDef;
 129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
 132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Exported constants --------------------------------------------------------*/
 135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants
 136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation
 140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define LL_UTILS_HSEBYPASS_OFF        0x00000000U       /*!< HSE Bypass is not enabled             
 143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** #define LL_UTILS_HSEBYPASS_ON         0x00000001U       /*!< HSE Bypass is enabled                 
 144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
 146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
 150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Exported macro ------------------------------------------------------------*/
 153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /* Exported functions --------------------------------------------------------*/
 155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions
 156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE
 160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  Get Word0 of the unique device identifier (UID based on 96 bits)
 165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval UID[31:0]
 166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word0(void)
 168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS)));
 170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  Get Word1 of the unique device identifier (UID based on 96 bits)
 174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval UID[63:32]
 175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word1(void)
ARM GAS  /tmp/ccoRMpbI.s 			page 43


 177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U))));
 179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  Get Word2 of the unique device identifier (UID based on 96 bits)
 183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval UID[95:64]
 184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word2(void)
 186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U))));
 188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  Get Flash memory size
 192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @note   This bitfield indicates the size of the device Flash memory expressed in
 193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *         Kbytes. As an example, 0x040 corresponds to 64 Kbytes.
 194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval FLASH_SIZE[15:0]: Flash memory size
 195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetFlashSize(void)
 197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   return (uint16_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS)));
 199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @}
 204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /** @defgroup UTILS_LL_EF_DELAY DELAY
 207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @{
 208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** 
 210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** /**
 211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @brief  This function configures the Cortex-M SysTick source of the time base.
 212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
 213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @note   When a RTOS is used, it is recommended to avoid changing the SysTick
 214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   *         configuration by calling this function, for a delay use rather osDelay RTOS service.
 215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @param  Ticks Number of ticks
 216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   * @retval None
 217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   */
 218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** __STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
 219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** {
 761              		.loc 2 219 1
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 8
 764              		@ frame_needed = 1, uses_anonymous_args = 0
 765              		@ link register save eliminated.
 766 0000 80B4     		push	{r7}
 767              	.LCFI70:
 768              		.cfi_def_cfa_offset 4
 769              		.cfi_offset 7, -4
 770 0002 83B0     		sub	sp, sp, #12
 771              	.LCFI71:
 772              		.cfi_def_cfa_offset 16
 773 0004 00AF     		add	r7, sp, #0
 774              	.LCFI72:
ARM GAS  /tmp/ccoRMpbI.s 			page 44


 775              		.cfi_def_cfa_register 7
 776 0006 7860     		str	r0, [r7, #4]
 777 0008 3960     		str	r1, [r7]
 220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   /* Configure the SysTick to have interrupt in 1ms time base */
 221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 778              		.loc 2 221 46
 779 000a 7A68     		ldr	r2, [r7, #4]
 780 000c 3B68     		ldr	r3, [r7]
 781 000e B2FBF3F3 		udiv	r3, r2, r3
 782              		.loc 2 221 10
 783 0012 074A     		ldr	r2, .L52
 784              		.loc 2 221 20
 785 0014 013B     		subs	r3, r3, #1
 786              		.loc 2 221 18
 787 0016 5360     		str	r3, [r2, #4]
 222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 788              		.loc 2 222 10
 789 0018 054B     		ldr	r3, .L52
 790              		.loc 2 222 18
 791 001a 0022     		movs	r2, #0
 792 001c 9A60     		str	r2, [r3, #8]
 223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 793              		.loc 2 223 10
 794 001e 044B     		ldr	r3, .L52
 795              		.loc 2 223 18
 796 0020 0522     		movs	r2, #5
 797 0022 1A60     		str	r2, [r3]
 224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h ****                    SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
 225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h **** }
 798              		.loc 2 225 1
 799 0024 00BF     		nop
 800 0026 0C37     		adds	r7, r7, #12
 801              	.LCFI73:
 802              		.cfi_def_cfa_offset 4
 803 0028 BD46     		mov	sp, r7
 804              	.LCFI74:
 805              		.cfi_def_cfa_register 13
 806              		@ sp needed
 807 002a 80BC     		pop	{r7}
 808              	.LCFI75:
 809              		.cfi_restore 7
 810              		.cfi_def_cfa_offset 0
 811 002c 7047     		bx	lr
 812              	.L53:
 813 002e 00BF     		.align	2
 814              	.L52:
 815 0030 10E000E0 		.word	-536813552
 816              		.cfi_endproc
 817              	.LFE151:
 819              		.section	.text.LL_FLASH_SetLatency,"ax",%progbits
 820              		.align	1
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 824              		.fpu softvfp
 826              	LL_FLASH_SetLatency:
 827              	.LFB166:
ARM GAS  /tmp/ccoRMpbI.s 			page 45


 828              		.file 3 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h"
   1:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @file    stm32f1xx_ll_system.h
   4:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   @verbatim
   7:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****     [..]
  11:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****     used by user:
  13:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  17:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   @endverbatim
  18:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ******************************************************************************
  19:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @attention
  20:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
  21:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  22:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * All rights reserved.</center></h2>
  23:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
  24:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  26:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  27:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
  29:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   ******************************************************************************
  30:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  31:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  32:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #ifndef __STM32F1xx_LL_SYSTEM_H
  34:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define __STM32F1xx_LL_SYSTEM_H
  35:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  36:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #ifdef __cplusplus
  37:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** extern "C" {
  38:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif
  39:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  40:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  41:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #include "stm32f1xx.h"
  42:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  43:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @addtogroup STM32F1xx_LL_Driver
  44:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  45:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  46:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  47:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined (FLASH) || defined (DBGMCU)
  48:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  49:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  50:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  51:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  52:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  53:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  54:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  56:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
ARM GAS  /tmp/ccoRMpbI.s 			page 46


  57:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  58:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  59:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  60:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  61:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
  62:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
  63:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  64:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  65:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  66:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  67:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  68:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  69:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  70:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  71:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  72:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  73:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  74:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  75:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
  76:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  77:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  78:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
  79:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
  80:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
  81:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
  82:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
  83:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
  84:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
  85:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  86:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
  87:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
  88:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
  89:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
  90:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_CR_DBG_TIM2_STOP          /*!< TIM2 counter stopp
  91:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_CR_DBG_TIM3_STOP          /*!< TIM3 counter stopp
  92:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_CR_DBG_TIM4_STOP          /*!< TIM4 counter stopp
  93:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM5_STOP)
  94:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_CR_DBG_TIM5_STOP          /*!< TIM5 counter stopp
  95:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM5_STOP */
  96:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM6_STOP)
  97:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_CR_DBG_TIM6_STOP          /*!< TIM6 counter stopp
  98:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM6_STOP */
  99:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM7_STOP)
 100:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_CR_DBG_TIM7_STOP          /*!< TIM7 counter stopp
 101:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM7_STOP */
 102:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM12_STOP)
 103:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_CR_DBG_TIM12_STOP         /*!< TIM12 counter stop
 104:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM12_STOP */
 105:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM13_STOP)
 106:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_CR_DBG_TIM13_STOP         /*!< TIM13 counter stop
 107:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM13_STOP */
 108:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM14_STOP)
 109:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_CR_DBG_TIM14_STOP         /*!< TIM14 counter stop
 110:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM14_STOP */
 111:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_CR_DBG_WWDG_STOP          /*!< Debug Window Watch
 112:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_CR_DBG_IWDG_STOP          /*!< Debug Independent 
 113:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS timeout
ARM GAS  /tmp/ccoRMpbI.s 			page 47


 114:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
 115:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS timeout
 116:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT */
 117:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_CAN1_STOP)
 118:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN1_STOP      DBGMCU_CR_DBG_CAN1_STOP          /*!< CAN1 debug stopped
 119:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_CAN1_STOP */
 120:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_CAN2_STOP)
 121:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN2_STOP      DBGMCU_CR_DBG_CAN2_STOP          /*!< CAN2 debug stopped
 122:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_CAN2_STOP */
 123:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 124:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 125:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 126:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 127:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 128:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 129:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 130:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_CR_DBG_TIM1_STOP   /*!< TIM1 counter stopped when
 131:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM8_STOP)
 132:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_CR_DBG_TIM8_STOP   /*!< TIM8 counter stopped when
 133:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_CAN1_STOP */
 134:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM9_STOP)
 135:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM9_STOP      DBGMCU_CR_DBG_TIM9_STOP   /*!< TIM9 counter stopped when
 136:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM9_STOP */
 137:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM10_STOP)
 138:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM10_STOP     DBGMCU_CR_DBG_TIM10_STOP   /*!< TIM10 counter stopped wh
 139:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM10_STOP */
 140:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM11_STOP)
 141:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM11_STOP     DBGMCU_CR_DBG_TIM11_STOP   /*!< TIM11 counter stopped wh
 142:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM11_STOP */
 143:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM15_STOP)
 144:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_CR_DBG_TIM15_STOP   /*!< TIM15 counter stopped wh
 145:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM15_STOP */
 146:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM16_STOP)
 147:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_CR_DBG_TIM16_STOP   /*!< TIM16 counter stopped wh
 148:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM16_STOP */
 149:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(DBGMCU_CR_DBG_TIM17_STOP)
 150:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_CR_DBG_TIM17_STOP   /*!< TIM17 counter stopped wh
 151:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* DBGMCU_CR_DBG_TIM17_STOP */
 152:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 153:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 154:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 155:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 156:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 157:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 158:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 159:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY)
 160:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
 161:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0     /*!< FLASH One Latency cycle */
 162:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1     /*!< FLASH Two wait states */
 163:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #else
 164:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #endif /* FLASH_ACR_LATENCY */
 165:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 166:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 167:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 168:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 169:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 170:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
ARM GAS  /tmp/ccoRMpbI.s 			page 48


 171:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 172:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 173:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 174:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 175:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 176:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 177:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 178:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 179:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 180:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 181:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 182:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 183:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 184:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 185:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 186:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 187:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Return the device identifier
 188:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For Low Density devices, the device ID is 0x412
 189:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For Medium Density devices, the device ID is 0x410
 190:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For High Density devices, the device ID is 0x414
 191:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For XL Density devices, the device ID is 0x430
 192:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note For Connectivity Line devices, the device ID is 0x418
 193:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 194:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
 195:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 196:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 197:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 198:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 199:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 200:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 201:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 202:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Return the device revision identifier
 203:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @note This field indicates the revision of the device.
 204:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA -> 0x1000,for Low Density devices
 205:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA -> 0x0000, revB -> 0x2000, revZ -> 0x2001, rev1,2,3,X or 
 206:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA or 1 -> 0x1000, revZ -> 0x1001,rev1,2,3,X or Y -> 0x1003,
 207:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA or 1 -> 0x1003,for XL Density devices
 208:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****           For example, it is read as revA -> 0x1000, revZ -> 0x1001 for  Connectivity line devices
 209:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 210:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 211:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 212:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 213:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 214:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 215:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 216:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 217:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 218:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 219:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
 220:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 221:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 222:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 223:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 224:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 225:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 226:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 227:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
ARM GAS  /tmp/ccoRMpbI.s 			page 49


 228:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 229:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 230:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 231:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 232:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 233:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 234:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 235:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 236:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 237:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 238:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 239:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 240:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 241:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 242:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 243:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 244:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 245:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 246:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 247:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 248:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 249:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 250:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 251:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 252:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 253:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 254:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 255:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 256:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 257:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 258:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 259:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 260:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 261:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 262:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 263:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 264:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 265:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 266:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 267:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 268:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 269:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 270:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 271:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 272:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 273:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 274:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 275:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 276:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 277:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 278:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Set Trace pin assignment control
 279:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
 280:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
 281:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
 282:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
 283:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
 284:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
ARM GAS  /tmp/ccoRMpbI.s 			page 50


 285:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
 286:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
 287:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 288:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 289:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
 290:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 291:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
 292:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 293:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 294:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 295:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Get Trace pin assignment control
 296:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
 297:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
 298:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 299:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
 300:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
 301:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
 302:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
 303:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
 304:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 305:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
 306:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 307:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
 308:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 309:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 310:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 311:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
 312:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR_APB1      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 313:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 314:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 315:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 316:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 317:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 318:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 319:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 320:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 321:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 322:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 323:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 324:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 325:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 326:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 327:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph
 328:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 329:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 330:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
 331:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
 332:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP
 333:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
 334:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
 335:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP
 336:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP
 337:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP
 338:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 339:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 340:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 341:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
ARM GAS  /tmp/ccoRMpbI.s 			page 51


 342:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
 343:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
 344:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
 345:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         (*) value not defined in all devices.
 346:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 347:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 348:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
 349:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 350:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, Periphs);
 351:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 352:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 353:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 354:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
 355:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR_APB1      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 356:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 357:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 358:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 359:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 360:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 361:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 362:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 363:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 364:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 365:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 366:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 367:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 368:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 369:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 370:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB1      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph
 371:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 372:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 373:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
 374:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
 375:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP
 376:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
 377:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
 378:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP
 379:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP
 380:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP
 381:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
 382:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 383:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 384:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 385:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
 386:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
 387:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
 388:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
 389:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         (*) value not defined in all devices.
 390:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 391:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 392:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
 393:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 394:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, Periphs);
 395:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 396:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 397:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 398:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
ARM GAS  /tmp/ccoRMpbI.s 			page 52


 399:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR_APB2      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 400:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 401:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 402:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 403:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 404:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 405:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 406:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph
 407:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 408:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
 409:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
 410:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
 411:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
 412:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
 413:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*)
 414:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP (*)
 415:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*)
 416:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
 417:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         (*) value not defined in all devices.
 418:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 419:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 420:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
 421:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 422:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   SET_BIT(DBGMCU->CR, Periphs);
 423:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 424:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 425:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 426:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
 427:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll DBGMCU_CR_APB2      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 428:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 429:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 430:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 431:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 432:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 433:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 434:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         DBGMCU_CR_APB2      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph
 435:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 436:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
 437:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
 438:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
 439:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
 440:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
 441:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*)
 442:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP (*)
 443:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*)
 444:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *
 445:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         (*) value not defined in all devices.
 446:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 447:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 448:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
 449:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 450:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, Periphs);
 451:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 452:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 453:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @}
 454:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 455:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
ARM GAS  /tmp/ccoRMpbI.s 			page 53


 456:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY)
 457:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
 458:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @{
 459:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 460:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 461:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 462:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Set FLASH Latency
 463:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
 464:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
 465:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 466:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 467:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
 468:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval None
 469:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 470:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
 471:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 829              		.loc 3 471 1
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 8
 832              		@ frame_needed = 1, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 834 0000 80B4     		push	{r7}
 835              	.LCFI76:
 836              		.cfi_def_cfa_offset 4
 837              		.cfi_offset 7, -4
 838 0002 83B0     		sub	sp, sp, #12
 839              	.LCFI77:
 840              		.cfi_def_cfa_offset 16
 841 0004 00AF     		add	r7, sp, #0
 842              	.LCFI78:
 843              		.cfi_def_cfa_register 7
 844 0006 7860     		str	r0, [r7, #4]
 472:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 845              		.loc 3 472 3
 846 0008 064B     		ldr	r3, .L55
 847 000a 1B68     		ldr	r3, [r3]
 848 000c 23F00702 		bic	r2, r3, #7
 849 0010 0449     		ldr	r1, .L55
 850 0012 7B68     		ldr	r3, [r7, #4]
 851 0014 1343     		orrs	r3, r3, r2
 852 0016 0B60     		str	r3, [r1]
 473:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 853              		.loc 3 473 1
 854 0018 00BF     		nop
 855 001a 0C37     		adds	r7, r7, #12
 856              	.LCFI79:
 857              		.cfi_def_cfa_offset 4
 858 001c BD46     		mov	sp, r7
 859              	.LCFI80:
 860              		.cfi_def_cfa_register 13
 861              		@ sp needed
 862 001e 80BC     		pop	{r7}
 863              	.LCFI81:
 864              		.cfi_restore 7
 865              		.cfi_def_cfa_offset 0
 866 0020 7047     		bx	lr
 867              	.L56:
ARM GAS  /tmp/ccoRMpbI.s 			page 54


 868 0022 00BF     		.align	2
 869              	.L55:
 870 0024 00200240 		.word	1073881088
 871              		.cfi_endproc
 872              	.LFE166:
 874              		.section	.text.LL_FLASH_GetLatency,"ax",%progbits
 875              		.align	1
 876              		.syntax unified
 877              		.thumb
 878              		.thumb_func
 879              		.fpu softvfp
 881              	LL_FLASH_GetLatency:
 882              	.LFB167:
 474:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** 
 475:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** /**
 476:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @brief  Get FLASH Latency
 477:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
 478:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 479:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 480:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 481:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
 482:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   */
 483:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 484:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** {
 883              		.loc 3 484 1
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 0
 886              		@ frame_needed = 1, uses_anonymous_args = 0
 887              		@ link register save eliminated.
 888 0000 80B4     		push	{r7}
 889              	.LCFI82:
 890              		.cfi_def_cfa_offset 4
 891              		.cfi_offset 7, -4
 892 0002 00AF     		add	r7, sp, #0
 893              	.LCFI83:
 894              		.cfi_def_cfa_register 7
 485:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 895              		.loc 3 485 21
 896 0004 034B     		ldr	r3, .L59
 897 0006 1B68     		ldr	r3, [r3]
 898              		.loc 3 485 10
 899 0008 03F00703 		and	r3, r3, #7
 486:Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h **** }
 900              		.loc 3 486 1
 901 000c 1846     		mov	r0, r3
 902 000e BD46     		mov	sp, r7
 903              	.LCFI84:
 904              		.cfi_def_cfa_register 13
 905              		@ sp needed
 906 0010 80BC     		pop	{r7}
 907              	.LCFI85:
 908              		.cfi_restore 7
 909              		.cfi_def_cfa_offset 0
 910 0012 7047     		bx	lr
 911              	.L60:
 912              		.align	2
 913              	.L59:
ARM GAS  /tmp/ccoRMpbI.s 			page 55


 914 0014 00200240 		.word	1073881088
 915              		.cfi_endproc
 916              	.LFE167:
 918              		.section	.text.LL_Init1msTick,"ax",%progbits
 919              		.align	1
 920              		.global	LL_Init1msTick
 921              		.syntax unified
 922              		.thumb
 923              		.thumb_func
 924              		.fpu softvfp
 926              	LL_Init1msTick:
 927              	.LFB174:
 928              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c"
   1:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @file    stm32f1xx_ll_utils.c
   4:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief   UTILS LL module driver.
   6:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ******************************************************************************
   7:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @attention
   8:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *
   9:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *
  12:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *
  17:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ******************************************************************************
  18:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  19:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  20:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Includes ------------------------------------------------------------------*/
  21:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #include "stm32f1xx_ll_rcc.h"
  22:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #include "stm32f1xx_ll_utils.h"
  23:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #include "stm32f1xx_ll_system.h"
  24:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #ifdef  USE_FULL_ASSERT
  25:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #include "stm32_assert.h"
  26:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
  27:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define assert_param(expr) ((void)0U)
  28:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif
  29:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  30:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup STM32F1xx_LL_Driver
  31:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
  32:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  33:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  34:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL
  35:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
  36:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  37:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  38:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private types -------------------------------------------------------------*/
  39:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private variables ---------------------------------------------------------*/
  40:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private constants ---------------------------------------------------------*/
  41:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Constants
  42:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
  43:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  44:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
ARM GAS  /tmp/ccoRMpbI.s 			page 56


  45:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Defines used for PLL range */
  46:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_PLL_OUTPUT_MAX        RCC_MAX_FREQUENCY    /*!< Frequency max for PLL output, in Hz  
  47:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  48:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Defines used for HSE range */
  49:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_HSE_FREQUENCY_MIN     RCC_HSE_MIN       /*!< Frequency min for HSE frequency, in Hz  
  50:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_HSE_FREQUENCY_MAX     RCC_HSE_MAX       /*!< Frequency max for HSE frequency, in Hz  
  51:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  52:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Defines used for FLASH latency according to HCLK Frequency */
  53:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
  54:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_LATENCY1_FREQ         24000000U        /*!< SYSCLK frequency to set FLASH latency 1 *
  55:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define UTILS_LATENCY2_FREQ         48000000U        /*!< SYSCLK frequency to set FLASH latency 2 *
  56:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
  57:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /*!< No Latency Configuration in this device */
  58:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif
  59:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
  60:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
  61:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  62:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Macros
  64:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
  65:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
  66:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1)   \
  67:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2)   \
  68:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4)   \
  69:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8)   \
  70:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16)  \
  71:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64)  \
  72:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \
  73:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \
  74:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512))
  75:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  76:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \
  77:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_2) \
  78:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_4) \
  79:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_8) \
  80:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB1_DIV_16))
  81:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  82:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_APB2_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB2_DIV_1) \
  83:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_2) \
  84:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_4) \
  85:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_8) \
  86:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                       || ((__VALUE__) == LL_RCC_APB2_DIV_16))
  87:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
  88:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_CFGR_PLLMULL6_5)
  89:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PLLMUL_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL_MUL_4) \
  90:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_5) \
  91:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_6) \
  92:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_7) \
  93:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_8) \
  94:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_9) \
  95:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_6_5))
  96:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
  97:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PLLMUL_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL_MUL_2) \
  98:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_3) \
  99:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_4) \
 100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_5) \
 101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_6) \
ARM GAS  /tmp/ccoRMpbI.s 			page 57


 102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_7) \
 103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_8) \
 104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_9) \
 105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_10) \
 106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_11) \
 107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_12) \
 108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_13) \
 109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_14) \
 110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_15) \
 111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                           || ((__VALUE__) == LL_RCC_PLL_MUL_16))
 112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_CFGR_PLLMULL6_5 */
 113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_CFGR2_PREDIV1)
 115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PREDIV_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PREDIV_DIV_1)  || ((__VALUE__) 
 116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_3)  || ((__VALUE__) 
 117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_5)  || ((__VALUE__) 
 118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_7)  || ((__VALUE__) 
 119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_9)  || ((__VALUE__) 
 120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_11) || ((__VALUE__) 
 121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_13) || ((__VALUE__) 
 122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                              ((__VALUE__) == LL_RCC_PREDIV_DIV_15) || ((__VALUE__) 
 123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
 124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PREDIV_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PREDIV_DIV_1)  || ((__VALUE__) 
 125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /*RCC_PREDIV1_DIV_2_16_SUPPORT*/
 126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((__VALUE__) <= UTILS_PLL_OUTPUT_MAX)
 128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \
 131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                         || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF))
 132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #define IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && (
 134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Private function prototypes -----------------------------------------------*/
 138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @defgroup UTILS_LL_Private_Functions UTILS Private functions
 139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static uint32_t    UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency,
 142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                                LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct);
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
 144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_SetFlashLatency(uint32_t Frequency);
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDe
 147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_PLL_IsBusy(void);
 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /* Exported functions --------------------------------------------------------*/
 153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_Exported_Functions
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_EF_DELAY
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
ARM GAS  /tmp/ccoRMpbI.s 			page 58


 159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function configures the Cortex-M SysTick source to have 1ms time base.
 163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   When a RTOS is used, it is recommended to avoid changing the Systick
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         configuration by calling this function, for a delay use rather osDelay RTOS service.
 165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HCLKFrequency HCLK frequency in Hz
 166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_Get
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval None
 168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** void LL_Init1msTick(uint32_t HCLKFrequency)
 170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 929              		.loc 4 170 1
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 8
 932              		@ frame_needed = 1, uses_anonymous_args = 0
 933 0000 80B5     		push	{r7, lr}
 934              	.LCFI86:
 935              		.cfi_def_cfa_offset 8
 936              		.cfi_offset 7, -8
 937              		.cfi_offset 14, -4
 938 0002 82B0     		sub	sp, sp, #8
 939              	.LCFI87:
 940              		.cfi_def_cfa_offset 16
 941 0004 00AF     		add	r7, sp, #0
 942              	.LCFI88:
 943              		.cfi_def_cfa_register 7
 944 0006 7860     		str	r0, [r7, #4]
 171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Use frequency provided in argument */
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   LL_InitTick(HCLKFrequency, 1000U);
 945              		.loc 4 172 3
 946 0008 4FF47A71 		mov	r1, #1000
 947 000c 7868     		ldr	r0, [r7, #4]
 948 000e FFF7FEFF 		bl	LL_InitTick
 173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 949              		.loc 4 173 1
 950 0012 00BF     		nop
 951 0014 0837     		adds	r7, r7, #8
 952              	.LCFI89:
 953              		.cfi_def_cfa_offset 8
 954 0016 BD46     		mov	sp, r7
 955              	.LCFI90:
 956              		.cfi_def_cfa_register 13
 957              		@ sp needed
 958 0018 80BD     		pop	{r7, pc}
 959              		.cfi_endproc
 960              	.LFE174:
 962              		.section	.text.LL_mDelay,"ax",%progbits
 963              		.align	1
 964              		.global	LL_mDelay
 965              		.syntax unified
 966              		.thumb
 967              		.thumb_func
 968              		.fpu softvfp
 970              	LL_mDelay:
 971              	.LFB175:
 174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
ARM GAS  /tmp/ccoRMpbI.s 			page 59


 175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function provides accurate delay (in milliseconds) based
 177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         on SysTick counter flag
 178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   When a RTOS is used, it is recommended to avoid using blocking delay
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         and use rather osDelay service.
 180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   To respect 1ms timebase, user should call @ref LL_Init1msTick function which
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         will configure Systick to 1ms
 182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  Delay specifies the delay time length, in milliseconds.
 183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval None
 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** void LL_mDelay(uint32_t Delay)
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 972              		.loc 4 186 1
 973              		.cfi_startproc
 974              		@ args = 0, pretend = 0, frame = 16
 975              		@ frame_needed = 1, uses_anonymous_args = 0
 976              		@ link register save eliminated.
 977 0000 80B4     		push	{r7}
 978              	.LCFI91:
 979              		.cfi_def_cfa_offset 4
 980              		.cfi_offset 7, -4
 981 0002 85B0     		sub	sp, sp, #20
 982              	.LCFI92:
 983              		.cfi_def_cfa_offset 24
 984 0004 00AF     		add	r7, sp, #0
 985              	.LCFI93:
 986              		.cfi_def_cfa_register 7
 987 0006 7860     		str	r0, [r7, #4]
 187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 988              		.loc 4 187 31
 989 0008 0E4B     		ldr	r3, .L66
 990 000a 1B68     		ldr	r3, [r3]
 991              		.loc 4 187 18
 992 000c FB60     		str	r3, [r7, #12]
 188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Add this code to indicate that local variable is not used */
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ((void)tmp);
 993              		.loc 4 189 4
 994 000e FB68     		ldr	r3, [r7, #12]
 190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Add a period to guaranty minimum wait */
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (Delay < LL_MAX_DELAY)
 995              		.loc 4 192 6
 996 0010 7B68     		ldr	r3, [r7, #4]
 997 0012 B3F1FF3F 		cmp	r3, #-1
 998 0016 0CD0     		beq	.L64
 193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     Delay++;
 999              		.loc 4 194 10
 1000 0018 7B68     		ldr	r3, [r7, #4]
 1001 001a 0133     		adds	r3, r3, #1
 1002 001c 7B60     		str	r3, [r7, #4]
 195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   while (Delay)
 1003              		.loc 4 197 9
 1004 001e 08E0     		b	.L64
 1005              	.L65:
ARM GAS  /tmp/ccoRMpbI.s 			page 60


 198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 1006              		.loc 4 199 17
 1007 0020 084B     		ldr	r3, .L66
 1008 0022 1B68     		ldr	r3, [r3]
 1009              		.loc 4 199 24
 1010 0024 03F48033 		and	r3, r3, #65536
 1011              		.loc 4 199 8
 1012 0028 002B     		cmp	r3, #0
 1013 002a 02D0     		beq	.L64
 200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       Delay--;
 1014              		.loc 4 201 12
 1015 002c 7B68     		ldr	r3, [r7, #4]
 1016 002e 013B     		subs	r3, r3, #1
 1017 0030 7B60     		str	r3, [r7, #4]
 1018              	.L64:
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 1019              		.loc 4 197 9
 1020 0032 7B68     		ldr	r3, [r7, #4]
 1021 0034 002B     		cmp	r3, #0
 1022 0036 F3D1     		bne	.L65
 202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1023              		.loc 4 204 1
 1024 0038 00BF     		nop
 1025 003a 00BF     		nop
 1026 003c 1437     		adds	r7, r7, #20
 1027              	.LCFI94:
 1028              		.cfi_def_cfa_offset 4
 1029 003e BD46     		mov	sp, r7
 1030              	.LCFI95:
 1031              		.cfi_def_cfa_register 13
 1032              		@ sp needed
 1033 0040 80BC     		pop	{r7}
 1034              	.LCFI96:
 1035              		.cfi_restore 7
 1036              		.cfi_def_cfa_offset 0
 1037 0042 7047     		bx	lr
 1038              	.L67:
 1039              		.align	2
 1040              	.L66:
 1041 0044 10E000E0 		.word	-536813552
 1042              		.cfi_endproc
 1043              	.LFE175:
 1045              		.section	.text.LL_SetSystemCoreClock,"ax",%progbits
 1046              		.align	1
 1047              		.global	LL_SetSystemCoreClock
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu softvfp
 1053              	LL_SetSystemCoreClock:
 1054              	.LFB176:
 205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
ARM GAS  /tmp/ccoRMpbI.s 			page 61


 207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_EF_SYSTEM
 211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *  @brief    System Configuration functions
 212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   @verbatim
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****  ===============================================================================
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****            ##### System Configuration functions #####
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****  ===============================================================================
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     [..]
 218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****          System, AHB and APB buses clocks configuration
 219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is RCC_MAX_FREQUENCY Hz.
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   @endverbatim
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   @internal
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly:
 224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) +-----------------------------------------------+
 225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) | Latency       | SYSCLK clock frequency (MHz)  |
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |---------------|-------------------------------|
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |---------------|-------------------------------|
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |---------------|-------------------------------|
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****              (++) +-----------------------------------------------+
 233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   @endinternal
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function sets directly SystemCoreClock CMSIS variable.
 239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   Variable can be calculated also through SystemCoreClockUpdate function.
 240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
 241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval None
 242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
 244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1055              		.loc 4 244 1
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 8
 1058              		@ frame_needed = 1, uses_anonymous_args = 0
 1059              		@ link register save eliminated.
 1060 0000 80B4     		push	{r7}
 1061              	.LCFI97:
 1062              		.cfi_def_cfa_offset 4
 1063              		.cfi_offset 7, -4
 1064 0002 83B0     		sub	sp, sp, #12
 1065              	.LCFI98:
 1066              		.cfi_def_cfa_offset 16
 1067 0004 00AF     		add	r7, sp, #0
 1068              	.LCFI99:
 1069              		.cfi_def_cfa_register 7
 1070 0006 7860     		str	r0, [r7, #4]
 245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* HCLK clock frequency */
 246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   SystemCoreClock = HCLKFrequency;
 1071              		.loc 4 246 19
ARM GAS  /tmp/ccoRMpbI.s 			page 62


 1072 0008 034A     		ldr	r2, .L69
 1073 000a 7B68     		ldr	r3, [r7, #4]
 1074 000c 1360     		str	r3, [r2]
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1075              		.loc 4 247 1
 1076 000e 00BF     		nop
 1077 0010 0C37     		adds	r7, r7, #12
 1078              	.LCFI100:
 1079              		.cfi_def_cfa_offset 4
 1080 0012 BD46     		mov	sp, r7
 1081              	.LCFI101:
 1082              		.cfi_def_cfa_register 13
 1083              		@ sp needed
 1084 0014 80BC     		pop	{r7}
 1085              	.LCFI102:
 1086              		.cfi_restore 7
 1087              		.cfi_def_cfa_offset 0
 1088 0016 7047     		bx	lr
 1089              	.L70:
 1090              		.align	2
 1091              	.L69:
 1092 0018 00000000 		.word	SystemCoreClock
 1093              		.cfi_endproc
 1094              	.LFE176:
 1096              		.section	.text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits
 1097              		.align	1
 1098              		.global	LL_PLL_ConfigSystemClock_HSI
 1099              		.syntax unified
 1100              		.thumb
 1101              		.thumb_func
 1102              		.fpu softvfp
 1104              	LL_PLL_ConfigSystemClock_HSI:
 1105              	.LFB177:
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function configures system clock with HSI as clock source of the PLL
 251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   The application need to ensure that PLL is disabled.
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   Function is based on the following formula:
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLL output frequency = ((HSI frequency / PREDIV) * PLLMUL)
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PREDIV: Set to 2 for few devices
 255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLLMUL: The application software must set correctly the PLL multiplication factor to
 256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                   not exceed 72MHz
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   FLASH latency can be modified through this function.
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the PLL.
 260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: Max frequency configuration done
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Max frequency configuration not done
 265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                          LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
 268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1106              		.loc 4 268 1
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /tmp/ccoRMpbI.s 			page 63


 1109              		@ frame_needed = 1, uses_anonymous_args = 0
 1110 0000 80B5     		push	{r7, lr}
 1111              	.LCFI103:
 1112              		.cfi_def_cfa_offset 8
 1113              		.cfi_offset 7, -8
 1114              		.cfi_offset 14, -4
 1115 0002 84B0     		sub	sp, sp, #16
 1116              	.LCFI104:
 1117              		.cfi_def_cfa_offset 24
 1118 0004 00AF     		add	r7, sp, #0
 1119              	.LCFI105:
 1120              		.cfi_def_cfa_register 7
 1121 0006 7860     		str	r0, [r7, #4]
 1122 0008 3960     		str	r1, [r7]
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1123              		.loc 4 269 15
 1124 000a 0023     		movs	r3, #0
 1125 000c FB73     		strb	r3, [r7, #15]
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 1126              		.loc 4 270 12
 1127 000e 0023     		movs	r3, #0
 1128 0010 BB60     		str	r3, [r7, #8]
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if one of the PLL is enabled */
 273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (UTILS_PLL_IsBusy() == SUCCESS)
 1129              		.loc 4 273 7
 1130 0012 FFF7FEFF 		bl	UTILS_PLL_IsBusy
 1131 0016 0346     		mov	r3, r0
 1132              		.loc 4 273 6
 1133 0018 002B     		cmp	r3, #0
 1134 001a 22D1     		bne	.L72
 274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Check PREDIV value */
 277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv));
 278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
 279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Force PREDIV value to 2 */
 280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     UTILS_PLLInitStruct->Prediv = LL_RCC_PREDIV_DIV_2;
 1135              		.loc 4 280 33
 1136 001c 7B68     		ldr	r3, [r7, #4]
 1137 001e 4FF40032 		mov	r2, #131072
 1138 0022 5A60     		str	r2, [r3, #4]
 281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Calculate the new PLL output frequency */
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);
 1139              		.loc 4 283 15
 1140 0024 7968     		ldr	r1, [r7, #4]
 1141 0026 1248     		ldr	r0, .L77
 1142 0028 FFF7FEFF 		bl	UTILS_GetPLLOutputFrequency
 1143 002c B860     		str	r0, [r7, #8]
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable HSI if not enabled */
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (LL_RCC_HSI_IsReady() != 1U)
 1144              		.loc 4 286 9
 1145 002e FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1146 0032 0346     		mov	r3, r0
 1147              		.loc 4 286 8
ARM GAS  /tmp/ccoRMpbI.s 			page 64


 1148 0034 012B     		cmp	r3, #1
 1149 0036 07D0     		beq	.L73
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       LL_RCC_HSI_Enable();
 1150              		.loc 4 288 7
 1151 0038 FFF7FEFF 		bl	LL_RCC_HSI_Enable
 289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       while (LL_RCC_HSI_IsReady() != 1U)
 1152              		.loc 4 289 13
 1153 003c 00BF     		nop
 1154              	.L74:
 1155              		.loc 4 289 14 discriminator 1
 1156 003e FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 1157 0042 0346     		mov	r3, r0
 1158              		.loc 4 289 13 discriminator 1
 1159 0044 012B     		cmp	r3, #1
 1160 0046 FAD1     		bne	.L74
 1161              	.L73:
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* Wait for HSI ready */
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Configure PLL */
 296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, UTILS_PLLInitStruct->PLLMul);
 1162              		.loc 4 296 5
 1163 0048 7B68     		ldr	r3, [r7, #4]
 1164 004a 1B68     		ldr	r3, [r3]
 1165 004c 1946     		mov	r1, r3
 1166 004e 0020     		movs	r0, #0
 1167 0050 FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_SYS
 297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable PLL and switch system clock to PLL */
 299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 1168              		.loc 4 299 14
 1169 0054 3968     		ldr	r1, [r7]
 1170 0056 B868     		ldr	r0, [r7, #8]
 1171 0058 FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 1172 005c 0346     		mov	r3, r0
 1173 005e FB73     		strb	r3, [r7, #15]
 1174 0060 01E0     		b	.L75
 1175              	.L72:
 300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   else
 302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Current PLL configuration cannot be modified */
 304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 1176              		.loc 4 304 12
 1177 0062 0123     		movs	r3, #1
 1178 0064 FB73     		strb	r3, [r7, #15]
 1179              	.L75:
 305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1180              		.loc 4 307 10
 1181 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1182              		.loc 4 308 1
ARM GAS  /tmp/ccoRMpbI.s 			page 65


 1183 0068 1846     		mov	r0, r3
 1184 006a 1037     		adds	r7, r7, #16
 1185              	.LCFI106:
 1186              		.cfi_def_cfa_offset 8
 1187 006c BD46     		mov	sp, r7
 1188              	.LCFI107:
 1189              		.cfi_def_cfa_register 13
 1190              		@ sp needed
 1191 006e 80BD     		pop	{r7, pc}
 1192              	.L78:
 1193              		.align	2
 1194              	.L77:
 1195 0070 00127A00 		.word	8000000
 1196              		.cfi_endproc
 1197              	.LFE177:
 1199              		.section	.text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits
 1200              		.align	1
 1201              		.global	LL_PLL_ConfigSystemClock_HSE
 1202              		.syntax unified
 1203              		.thumb
 1204              		.thumb_func
 1205              		.fpu softvfp
 1207              	LL_PLL_ConfigSystemClock_HSE:
 1208              	.LFB178:
 309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  This function configures system clock with HSE as clock source of the PLL
 312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   The application need to ensure that PLL is disabled.
 313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   Function is based on the following formula:
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLL output frequency = ((HSI frequency / PREDIV) * PLLMUL)
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PREDIV: Set to 2 for few devices
 316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         - PLLMUL: The application software must set correctly the PLL multiplication factor to
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                   not exceed @ref UTILS_PLL_OUTPUT_MAX
 318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @note   FLASH latency can be modified through this function.
 319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HSEFrequency Value between Min_Data = RCC_HSE_MIN and Max_Data = RCC_HSE_MAX
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  HSEBypass This parameter can be one of the following values:
 321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_ON
 322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *         @arg @ref LL_UTILS_HSEBYPASS_OFF
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the PLL.
 325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: Max frequency configuration done
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Max frequency configuration not done
 330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****                                          LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_Clk
 333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1209              		.loc 4 333 1
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 24
 1212              		@ frame_needed = 1, uses_anonymous_args = 0
 1213 0000 80B5     		push	{r7, lr}
 1214              	.LCFI108:
 1215              		.cfi_def_cfa_offset 8
 1216              		.cfi_offset 7, -8
ARM GAS  /tmp/ccoRMpbI.s 			page 66


 1217              		.cfi_offset 14, -4
 1218 0002 86B0     		sub	sp, sp, #24
 1219              	.LCFI109:
 1220              		.cfi_def_cfa_offset 32
 1221 0004 00AF     		add	r7, sp, #0
 1222              	.LCFI110:
 1223              		.cfi_def_cfa_register 7
 1224 0006 F860     		str	r0, [r7, #12]
 1225 0008 B960     		str	r1, [r7, #8]
 1226 000a 7A60     		str	r2, [r7, #4]
 1227 000c 3B60     		str	r3, [r7]
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1228              		.loc 4 334 15
 1229 000e 0023     		movs	r3, #0
 1230 0010 FB75     		strb	r3, [r7, #23]
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 1231              		.loc 4 335 12
 1232 0012 0023     		movs	r3, #0
 1233 0014 3B61     		str	r3, [r7, #16]
 336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check the parameters */
 338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency));
 339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass));
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if one of the PLL is enabled */
 342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (UTILS_PLL_IsBusy() == SUCCESS)
 1234              		.loc 4 342 7
 1235 0016 FFF7FEFF 		bl	UTILS_PLL_IsBusy
 1236 001a 0346     		mov	r3, r0
 1237              		.loc 4 342 6
 1238 001c 002B     		cmp	r3, #0
 1239 001e 2AD1     		bne	.L80
 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->Prediv));
 345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Calculate the new PLL output frequency */
 347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     pllfreq = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct);
 1240              		.loc 4 347 15
 1241 0020 7968     		ldr	r1, [r7, #4]
 1242 0022 F868     		ldr	r0, [r7, #12]
 1243 0024 FFF7FEFF 		bl	UTILS_GetPLLOutputFrequency
 1244 0028 3861     		str	r0, [r7, #16]
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable HSE if not enabled */
 350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (LL_RCC_HSE_IsReady() != 1U)
 1245              		.loc 4 350 9
 1246 002a FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 1247 002e 0346     		mov	r3, r0
 1248              		.loc 4 350 8
 1249 0030 012B     		cmp	r3, #1
 1250 0032 0FD0     		beq	.L81
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Check if need to enable HSE bypass feature or not */
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       if (HSEBypass == LL_UTILS_HSEBYPASS_ON)
 1251              		.loc 4 353 10
 1252 0034 BB68     		ldr	r3, [r7, #8]
 1253 0036 012B     		cmp	r3, #1
ARM GAS  /tmp/ccoRMpbI.s 			page 67


 1254 0038 02D1     		bne	.L82
 354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         LL_RCC_HSE_EnableBypass();
 1255              		.loc 4 355 9
 1256 003a FFF7FEFF 		bl	LL_RCC_HSE_EnableBypass
 1257 003e 01E0     		b	.L83
 1258              	.L82:
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       else
 358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         LL_RCC_HSE_DisableBypass();
 1259              		.loc 4 359 9
 1260 0040 FFF7FEFF 		bl	LL_RCC_HSE_DisableBypass
 1261              	.L83:
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Enable HSE */
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       LL_RCC_HSE_Enable();
 1262              		.loc 4 363 7
 1263 0044 FFF7FEFF 		bl	LL_RCC_HSE_Enable
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       while (LL_RCC_HSE_IsReady() != 1U)
 1264              		.loc 4 364 13
 1265 0048 00BF     		nop
 1266              	.L84:
 1267              		.loc 4 364 14 discriminator 1
 1268 004a FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 1269 004e 0346     		mov	r3, r0
 1270              		.loc 4 364 13 discriminator 1
 1271 0050 012B     		cmp	r3, #1
 1272 0052 FAD1     		bne	.L84
 1273              	.L81:
 365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* Wait for HSE ready */
 367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Configure PLL */
 371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_PLL_ConfigDomain_SYS((RCC_CFGR_PLLSRC | UTILS_PLLInitStruct->Prediv), UTILS_PLLInitStruc
 1274              		.loc 4 371 71
 1275 0054 7B68     		ldr	r3, [r7, #4]
 1276 0056 5B68     		ldr	r3, [r3, #4]
 1277              		.loc 4 371 5
 1278 0058 43F48032 		orr	r2, r3, #65536
 1279 005c 7B68     		ldr	r3, [r7, #4]
 1280 005e 1B68     		ldr	r3, [r3]
 1281 0060 1946     		mov	r1, r3
 1282 0062 1046     		mov	r0, r2
 1283 0064 FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_SYS
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable PLL and switch system clock to PLL */
 374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 1284              		.loc 4 374 14
 1285 0068 3968     		ldr	r1, [r7]
 1286 006a 3869     		ldr	r0, [r7, #16]
 1287 006c FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 1288 0070 0346     		mov	r3, r0
 1289 0072 FB75     		strb	r3, [r7, #23]
ARM GAS  /tmp/ccoRMpbI.s 			page 68


 1290 0074 01E0     		b	.L85
 1291              	.L80:
 375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   else
 377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Current PLL configuration cannot be modified */
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 1292              		.loc 4 379 12
 1293 0076 0123     		movs	r3, #1
 1294 0078 FB75     		strb	r3, [r7, #23]
 1295              	.L85:
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1296              		.loc 4 382 10
 1297 007a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1298              		.loc 4 383 1
 1299 007c 1846     		mov	r0, r3
 1300 007e 1837     		adds	r7, r7, #24
 1301              	.LCFI111:
 1302              		.cfi_def_cfa_offset 8
 1303 0080 BD46     		mov	sp, r7
 1304              	.LCFI112:
 1305              		.cfi_def_cfa_register 13
 1306              		@ sp needed
 1307 0082 80BD     		pop	{r7, pc}
 1308              		.cfi_endproc
 1309              	.LFE178:
 1311              		.section	.text.UTILS_SetFlashLatency,"ax",%progbits
 1312              		.align	1
 1313              		.syntax unified
 1314              		.thumb
 1315              		.thumb_func
 1316              		.fpu softvfp
 1318              	UTILS_SetFlashLatency:
 1319              	.LFB179:
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @}
 391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Functions
 394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @{
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Update number of Flash wait states in line with new frequency and current
 398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****             voltage range.
 399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  Frequency  SYSCLK frequency
 400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: Latency has been modified
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Latency cannot be modified
 403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
ARM GAS  /tmp/ccoRMpbI.s 			page 69


 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
 405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_SetFlashLatency(uint32_t Frequency)
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1320              		.loc 4 406 1
 1321              		.cfi_startproc
 1322              		@ args = 0, pretend = 0, frame = 16
 1323              		@ frame_needed = 1, uses_anonymous_args = 0
 1324 0000 80B5     		push	{r7, lr}
 1325              	.LCFI113:
 1326              		.cfi_def_cfa_offset 8
 1327              		.cfi_offset 7, -8
 1328              		.cfi_offset 14, -4
 1329 0002 84B0     		sub	sp, sp, #16
 1330              	.LCFI114:
 1331              		.cfi_def_cfa_offset 24
 1332 0004 00AF     		add	r7, sp, #0
 1333              	.LCFI115:
 1334              		.cfi_def_cfa_register 7
 1335 0006 7860     		str	r0, [r7, #4]
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1336              		.loc 4 407 15
 1337 0008 0023     		movs	r3, #0
 1338 000a FB73     		strb	r3, [r7, #15]
 408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 1339              		.loc 4 409 12
 1340 000c 0023     		movs	r3, #0
 1341 000e BB60     		str	r3, [r7, #8]
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Frequency cannot be equal to 0 */
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (Frequency == 0U)
 1342              		.loc 4 412 6
 1343 0010 7B68     		ldr	r3, [r7, #4]
 1344 0012 002B     		cmp	r3, #0
 1345 0014 02D1     		bne	.L88
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 1346              		.loc 4 414 12
 1347 0016 0123     		movs	r3, #1
 1348 0018 FB73     		strb	r3, [r7, #15]
 1349 001a 17E0     		b	.L89
 1350              	.L88:
 415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   else
 417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (Frequency > UTILS_LATENCY2_FREQ)
 1351              		.loc 4 418 8
 1352 001c 7B68     		ldr	r3, [r7, #4]
 1353 001e 0E4A     		ldr	r2, .L93
 1354 0020 9342     		cmp	r3, r2
 1355 0022 02D9     		bls	.L90
 419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* 48 < SYSCLK <= 72 => 2WS (3 CPU cycles) */
 421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       latency = LL_FLASH_LATENCY_2;
 1356              		.loc 4 421 15
 1357 0024 0223     		movs	r3, #2
 1358 0026 BB60     		str	r3, [r7, #8]
ARM GAS  /tmp/ccoRMpbI.s 			page 70


 1359 0028 05E0     		b	.L91
 1360              	.L90:
 422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     else
 424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       if (Frequency > UTILS_LATENCY1_FREQ)
 1361              		.loc 4 425 10
 1362 002a 7B68     		ldr	r3, [r7, #4]
 1363 002c 0B4A     		ldr	r2, .L93+4
 1364 002e 9342     		cmp	r3, r2
 1365 0030 01D9     		bls	.L91
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* 24 < SYSCLK <= 48 => 1WS (2 CPU cycles) */
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         latency = LL_FLASH_LATENCY_1;
 1366              		.loc 4 428 17
 1367 0032 0123     		movs	r3, #1
 1368 0034 BB60     		str	r3, [r7, #8]
 1369              	.L91:
 429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* else SYSCLK < 24MHz default LL_FLASH_LATENCY_0 0WS */
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_FLASH_SetLatency(latency);
 1370              		.loc 4 433 5
 1371 0036 B868     		ldr	r0, [r7, #8]
 1372 0038 FFF7FEFF 		bl	LL_FLASH_SetLatency
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****        memory by reading the FLASH_ACR register */
 437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (LL_FLASH_GetLatency() != latency)
 1373              		.loc 4 437 9
 1374 003c FFF7FEFF 		bl	LL_FLASH_GetLatency
 1375 0040 0246     		mov	r2, r0
 1376              		.loc 4 437 8
 1377 0042 BB68     		ldr	r3, [r7, #8]
 1378 0044 9342     		cmp	r3, r2
 1379 0046 01D0     		beq	.L89
 438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       status = ERROR;
 1380              		.loc 4 439 14
 1381 0048 0123     		movs	r3, #1
 1382 004a FB73     		strb	r3, [r7, #15]
 1383              	.L89:
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1384              		.loc 4 442 10
 1385 004c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1386              		.loc 4 443 1
 1387 004e 1846     		mov	r0, r3
 1388 0050 1037     		adds	r7, r7, #16
 1389              	.LCFI116:
 1390              		.cfi_def_cfa_offset 8
 1391 0052 BD46     		mov	sp, r7
 1392              	.LCFI117:
 1393              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccoRMpbI.s 			page 71


 1394              		@ sp needed
 1395 0054 80BD     		pop	{r7, pc}
 1396              	.L94:
 1397 0056 00BF     		.align	2
 1398              	.L93:
 1399 0058 006CDC02 		.word	48000000
 1400 005c 00366E01 		.word	24000000
 1401              		.cfi_endproc
 1402              	.LFE179:
 1404              		.section	.text.UTILS_GetPLLOutputFrequency,"ax",%progbits
 1405              		.align	1
 1406              		.syntax unified
 1407              		.thumb
 1408              		.thumb_func
 1409              		.fpu softvfp
 1411              	UTILS_GetPLLOutputFrequency:
 1412              	.LFB180:
 444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Function to check that PLL can be modified
 448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  PLL_InputFrequency  PLL input frequency (in Hz)
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the PLL.
 451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval PLL output frequency (in Hz)
 452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *U
 454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1413              		.loc 4 454 1
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 16
 1416              		@ frame_needed = 1, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
 1418 0000 80B4     		push	{r7}
 1419              	.LCFI118:
 1420              		.cfi_def_cfa_offset 4
 1421              		.cfi_offset 7, -4
 1422 0002 85B0     		sub	sp, sp, #20
 1423              	.LCFI119:
 1424              		.cfi_def_cfa_offset 24
 1425 0004 00AF     		add	r7, sp, #0
 1426              	.LCFI120:
 1427              		.cfi_def_cfa_register 7
 1428 0006 7860     		str	r0, [r7, #4]
 1429 0008 3960     		str	r1, [r7]
 455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t pllfreq = 0U;
 1430              		.loc 4 455 12
 1431 000a 0023     		movs	r3, #0
 1432 000c FB60     		str	r3, [r7, #12]
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check the parameters */
 458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLLMUL_VALUE(UTILS_PLLInitStruct->PLLMul));
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check different PLL parameters according to RM                          */
 461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined (RCC_CFGR2_PREDIV1)
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency / (UTILS_PLLInitStruct->Prediv + 1U), UTIL
 463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #else
ARM GAS  /tmp/ccoRMpbI.s 			page 72


 464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency / ((UTILS_PLLInitStruct->Prediv >> RCC_CFG
 1433              		.loc 4 464 13
 1434 000e 3B68     		ldr	r3, [r7]
 1435 0010 5B68     		ldr	r3, [r3, #4]
 1436 0012 5B0C     		lsrs	r3, r3, #17
 1437 0014 0133     		adds	r3, r3, #1
 1438 0016 7A68     		ldr	r2, [r7, #4]
 1439 0018 B2FBF3F3 		udiv	r3, r2, r3
 1440 001c 3A68     		ldr	r2, [r7]
 1441 001e 1268     		ldr	r2, [r2]
 1442 0020 920C     		lsrs	r2, r2, #18
 1443 0022 0232     		adds	r2, r2, #2
 1444              		.loc 4 464 11
 1445 0024 02FB03F3 		mul	r3, r2, r3
 1446 0028 FB60     		str	r3, [r7, #12]
 465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq));
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return pllfreq;
 1447              		.loc 4 468 10
 1448 002a FB68     		ldr	r3, [r7, #12]
 469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1449              		.loc 4 469 1
 1450 002c 1846     		mov	r0, r3
 1451 002e 1437     		adds	r7, r7, #20
 1452              	.LCFI121:
 1453              		.cfi_def_cfa_offset 4
 1454 0030 BD46     		mov	sp, r7
 1455              	.LCFI122:
 1456              		.cfi_def_cfa_register 13
 1457              		@ sp needed
 1458 0032 80BC     		pop	{r7}
 1459              	.LCFI123:
 1460              		.cfi_restore 7
 1461              		.cfi_def_cfa_offset 0
 1462 0034 7047     		bx	lr
 1463              		.cfi_endproc
 1464              	.LFE180:
 1466              		.section	.text.UTILS_PLL_IsBusy,"ax",%progbits
 1467              		.align	1
 1468              		.syntax unified
 1469              		.thumb
 1470              		.thumb_func
 1471              		.fpu softvfp
 1473              	UTILS_PLL_IsBusy:
 1474              	.LFB181:
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Function to check that PLL can be modified
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: PLL modification can be done
 475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: PLL is busy
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_PLL_IsBusy(void)
 478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1475              		.loc 4 478 1
 1476              		.cfi_startproc
ARM GAS  /tmp/ccoRMpbI.s 			page 73


 1477              		@ args = 0, pretend = 0, frame = 8
 1478              		@ frame_needed = 1, uses_anonymous_args = 0
 1479 0000 80B5     		push	{r7, lr}
 1480              	.LCFI124:
 1481              		.cfi_def_cfa_offset 8
 1482              		.cfi_offset 7, -8
 1483              		.cfi_offset 14, -4
 1484 0002 82B0     		sub	sp, sp, #8
 1485              	.LCFI125:
 1486              		.cfi_def_cfa_offset 16
 1487 0004 00AF     		add	r7, sp, #0
 1488              	.LCFI126:
 1489              		.cfi_def_cfa_register 7
 479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1490              		.loc 4 479 15
 1491 0006 0023     		movs	r3, #0
 1492 0008 FB71     		strb	r3, [r7, #7]
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if PLL is busy*/
 482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (LL_RCC_PLL_IsReady() != 0U)
 1493              		.loc 4 482 7
 1494 000a FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 1495 000e 0346     		mov	r3, r0
 1496              		.loc 4 482 6
 1497 0010 002B     		cmp	r3, #0
 1498 0012 01D0     		beq	.L98
 483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* PLL configuration cannot be modified */
 485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 1499              		.loc 4 485 12
 1500 0014 0123     		movs	r3, #1
 1501 0016 FB71     		strb	r3, [r7, #7]
 1502              	.L98:
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLL2_SUPPORT)
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if PLL2 is busy*/
 489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (LL_RCC_PLL2_IsReady() != 0U)
 490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* PLL2 configuration cannot be modified */
 492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLL2_SUPPORT */
 495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLLI2S_SUPPORT)
 497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Check if PLLI2S  is busy*/
 498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (LL_RCC_PLLI2S_IsReady() != 0U)
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* PLLI2S configuration cannot be modified */
 501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = ERROR;
 502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLLI2S_SUPPORT */
 504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1503              		.loc 4 505 10
 1504 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
 1505              		.loc 4 506 1
ARM GAS  /tmp/ccoRMpbI.s 			page 74


 1506 001a 1846     		mov	r0, r3
 1507 001c 0837     		adds	r7, r7, #8
 1508              	.LCFI127:
 1509              		.cfi_def_cfa_offset 8
 1510 001e BD46     		mov	sp, r7
 1511              	.LCFI128:
 1512              		.cfi_def_cfa_register 13
 1513              		@ sp needed
 1514 0020 80BD     		pop	{r7, pc}
 1515              		.cfi_endproc
 1516              	.LFE181:
 1518              		.section	.text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits
 1519              		.align	1
 1520              		.syntax unified
 1521              		.thumb
 1522              		.thumb_func
 1523              		.fpu softvfp
 1525              	UTILS_EnablePLLAndSwitchSystem:
 1526              	.LFB182:
 507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** /**
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @brief  Function to enable PLL and switch system clock to PLL
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  SYSCLK_Frequency SYSCLK frequency
 511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains
 512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *                             the configuration information for the BUS prescalers.
 513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   * @retval An ErrorStatus enumeration value:
 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - SUCCESS: No problem to switch system to PLL
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   *          - ERROR: Problem to switch system to PLL
 516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   */
 517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDe
 518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** {
 1527              		.loc 4 518 1
 1528              		.cfi_startproc
 1529              		@ args = 0, pretend = 0, frame = 16
 1530              		@ frame_needed = 1, uses_anonymous_args = 0
 1531 0000 90B5     		push	{r4, r7, lr}
 1532              	.LCFI129:
 1533              		.cfi_def_cfa_offset 12
 1534              		.cfi_offset 4, -12
 1535              		.cfi_offset 7, -8
 1536              		.cfi_offset 14, -4
 1537 0002 85B0     		sub	sp, sp, #20
 1538              	.LCFI130:
 1539              		.cfi_def_cfa_offset 32
 1540 0004 00AF     		add	r7, sp, #0
 1541              	.LCFI131:
 1542              		.cfi_def_cfa_register 7
 1543 0006 7860     		str	r0, [r7, #4]
 1544 0008 3960     		str	r1, [r7]
 519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   ErrorStatus status = SUCCESS;
 1545              		.loc 4 519 15
 1546 000a 0023     		movs	r3, #0
 1547 000c FB73     		strb	r3, [r7, #15]
 520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
 521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   uint32_t sysclk_frequency_current = 0U;
 1548              		.loc 4 521 12
 1549 000e 0023     		movs	r3, #0
ARM GAS  /tmp/ccoRMpbI.s 			page 75


 1550 0010 BB60     		str	r3, [r7, #8]
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
 525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
 526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY)
 529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Calculate current SYSCLK frequency */
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   sysclk_frequency_current = (SystemCoreClock << AHBPrescTable[LL_RCC_GetAHBPrescaler() >> RCC_CFGR
 1551              		.loc 4 530 47
 1552 0012 2A4B     		ldr	r3, .L108
 1553 0014 1C68     		ldr	r4, [r3]
 1554              		.loc 4 530 64
 1555 0016 FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 1556 001a 0346     		mov	r3, r0
 1557              		.loc 4 530 89
 1558 001c 1B09     		lsrs	r3, r3, #4
 1559              		.loc 4 530 63
 1560 001e 284A     		ldr	r2, .L108+4
 1561 0020 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1562              		.loc 4 530 28
 1563 0022 04FA03F3 		lsl	r3, r4, r3
 1564 0026 BB60     		str	r3, [r7, #8]
 531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined (FLASH_ACR_LATENCY)
 535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (sysclk_frequency_current < SYSCLK_Frequency)
 1565              		.loc 4 535 6
 1566 0028 BA68     		ldr	r2, [r7, #8]
 1567 002a 7B68     		ldr	r3, [r7, #4]
 1568 002c 9A42     		cmp	r2, r3
 1569 002e 04D2     		bcs	.L101
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Set FLASH latency to highest latency */
 538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = UTILS_SetFlashLatency(SYSCLK_Frequency);
 1570              		.loc 4 538 14
 1571 0030 7868     		ldr	r0, [r7, #4]
 1572 0032 FFF7FEFF 		bl	UTILS_SetFlashLatency
 1573 0036 0346     		mov	r3, r0
 1574 0038 FB73     		strb	r3, [r7, #15]
 1575              	.L101:
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Update system clock configuration */
 543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (status == SUCCESS)
 1576              		.loc 4 543 6
 1577 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1578 003c 002B     		cmp	r3, #0
 1579 003e 1FD1     		bne	.L102
 544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined(RCC_PLL2_SUPPORT)
 546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     if (LL_RCC_PLL_GetMainSource() != LL_RCC_PLLSOURCE_HSI_DIV_2)
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Enable PLL2 */
ARM GAS  /tmp/ccoRMpbI.s 			page 76


 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       LL_RCC_PLL2_Enable();
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       while (LL_RCC_PLL2_IsReady() != 1U)
 551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       {
 552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****         /* Wait for PLL2 ready */
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       }
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* RCC_PLL2_SUPPORT */
 556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Enable PLL */
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_PLL_Enable();
 1580              		.loc 4 557 5
 1581 0040 FFF7FEFF 		bl	LL_RCC_PLL_Enable
 558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     while (LL_RCC_PLL_IsReady() != 1U)
 1582              		.loc 4 558 11
 1583 0044 00BF     		nop
 1584              	.L103:
 1585              		.loc 4 558 12 discriminator 1
 1586 0046 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 1587 004a 0346     		mov	r3, r0
 1588              		.loc 4 558 11 discriminator 1
 1589 004c 012B     		cmp	r3, #1
 1590 004e FAD1     		bne	.L103
 559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Wait for PLL ready */
 561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Sysclk activation on the main PLL */
 564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 1591              		.loc 4 564 5
 1592 0050 3B68     		ldr	r3, [r7]
 1593 0052 1B68     		ldr	r3, [r3]
 1594 0054 1846     		mov	r0, r3
 1595 0056 FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
 565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 1596              		.loc 4 565 5
 1597 005a 0220     		movs	r0, #2
 1598 005c FFF7FEFF 		bl	LL_RCC_SetSysClkSource
 566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 1599              		.loc 4 566 11
 1600 0060 00BF     		nop
 1601              	.L104:
 1602              		.loc 4 566 12 discriminator 1
 1603 0062 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 1604 0066 0346     		mov	r3, r0
 1605              		.loc 4 566 11 discriminator 1
 1606 0068 082B     		cmp	r3, #8
 1607 006a FAD1     		bne	.L104
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     {
 568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****       /* Wait for system clock switch to PLL */
 569:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     }
 570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 571:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Set APB1 & APB2 prescaler*/
 572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
 1608              		.loc 4 572 5
 1609 006c 3B68     		ldr	r3, [r7]
 1610 006e 5B68     		ldr	r3, [r3, #4]
 1611 0070 1846     		mov	r0, r3
 1612 0072 FFF7FEFF 		bl	LL_RCC_SetAPB1Prescaler
ARM GAS  /tmp/ccoRMpbI.s 			page 77


 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
 1613              		.loc 4 573 5
 1614 0076 3B68     		ldr	r3, [r7]
 1615 0078 9B68     		ldr	r3, [r3, #8]
 1616 007a 1846     		mov	r0, r3
 1617 007c FFF7FEFF 		bl	LL_RCC_SetAPB2Prescaler
 1618              	.L102:
 574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 575:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #if defined (FLASH_ACR_LATENCY)
 578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (sysclk_frequency_current > SYSCLK_Frequency)
 1619              		.loc 4 578 6
 1620 0080 BA68     		ldr	r2, [r7, #8]
 1621 0082 7B68     		ldr	r3, [r7, #4]
 1622 0084 9A42     		cmp	r2, r3
 1623 0086 04D9     		bls	.L105
 579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     /* Set FLASH latency to lowest latency */
 581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     status = UTILS_SetFlashLatency(SYSCLK_Frequency);
 1624              		.loc 4 581 14
 1625 0088 7868     		ldr	r0, [r7, #4]
 1626 008a FFF7FEFF 		bl	UTILS_SetFlashLatency
 1627 008e 0346     		mov	r3, r0
 1628 0090 FB73     		strb	r3, [r7, #15]
 1629              	.L105:
 582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */
 584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   /* Update SystemCoreClock variable */
 586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   if (status == SUCCESS)
 1630              		.loc 4 586 6
 1631 0092 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1632 0094 002B     		cmp	r3, #0
 1633 0096 0CD1     		bne	.L106
 587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   {
 588:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****     LL_SetSystemCoreClock(__LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivi
 1634              		.loc 4 588 27
 1635 0098 3B68     		ldr	r3, [r7]
 1636 009a 1B68     		ldr	r3, [r3]
 1637 009c 1B09     		lsrs	r3, r3, #4
 1638 009e 03F00F03 		and	r3, r3, #15
 1639 00a2 074A     		ldr	r2, .L108+4
 1640 00a4 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1641 00a6 1A46     		mov	r2, r3
 1642              		.loc 4 588 5
 1643 00a8 7B68     		ldr	r3, [r7, #4]
 1644 00aa D340     		lsrs	r3, r3, r2
 1645 00ac 1846     		mov	r0, r3
 1646 00ae FFF7FEFF 		bl	LL_SetSystemCoreClock
 1647              	.L106:
 589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   }
 590:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** 
 591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c ****   return status;
 1648              		.loc 4 591 10
 1649 00b2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 592:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c **** }
ARM GAS  /tmp/ccoRMpbI.s 			page 78


 1650              		.loc 4 592 1
 1651 00b4 1846     		mov	r0, r3
 1652 00b6 1437     		adds	r7, r7, #20
 1653              	.LCFI132:
 1654              		.cfi_def_cfa_offset 12
 1655 00b8 BD46     		mov	sp, r7
 1656              	.LCFI133:
 1657              		.cfi_def_cfa_register 13
 1658              		@ sp needed
 1659 00ba 90BD     		pop	{r4, r7, pc}
 1660              	.L109:
 1661              		.align	2
 1662              	.L108:
 1663 00bc 00000000 		.word	SystemCoreClock
 1664 00c0 00000000 		.word	AHBPrescTable
 1665              		.cfi_endproc
 1666              	.LFE182:
 1668              		.text
 1669              	.Letext0:
 1670              		.file 5 "/usr/share/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1671              		.file 6 "/usr/share/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 1672              		.file 7 "Drivers/CMSIS/Include/core_cm3.h"
 1673              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1674              		.file 9 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1675              		.file 10 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
ARM GAS  /tmp/ccoRMpbI.s 			page 79


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_ll_utils.c
     /tmp/ccoRMpbI.s:16     .text.LL_RCC_HSE_EnableBypass:0000000000000000 $t
     /tmp/ccoRMpbI.s:23     .text.LL_RCC_HSE_EnableBypass:0000000000000000 LL_RCC_HSE_EnableBypass
     /tmp/ccoRMpbI.s:58     .text.LL_RCC_HSE_EnableBypass:0000000000000018 $d
     /tmp/ccoRMpbI.s:63     .text.LL_RCC_HSE_DisableBypass:0000000000000000 $t
     /tmp/ccoRMpbI.s:69     .text.LL_RCC_HSE_DisableBypass:0000000000000000 LL_RCC_HSE_DisableBypass
     /tmp/ccoRMpbI.s:103    .text.LL_RCC_HSE_DisableBypass:0000000000000018 $d
     /tmp/ccoRMpbI.s:108    .text.LL_RCC_HSE_Enable:0000000000000000 $t
     /tmp/ccoRMpbI.s:114    .text.LL_RCC_HSE_Enable:0000000000000000 LL_RCC_HSE_Enable
     /tmp/ccoRMpbI.s:148    .text.LL_RCC_HSE_Enable:0000000000000018 $d
     /tmp/ccoRMpbI.s:153    .text.LL_RCC_HSE_IsReady:0000000000000000 $t
     /tmp/ccoRMpbI.s:159    .text.LL_RCC_HSE_IsReady:0000000000000000 LL_RCC_HSE_IsReady
     /tmp/ccoRMpbI.s:197    .text.LL_RCC_HSE_IsReady:0000000000000020 $d
     /tmp/ccoRMpbI.s:202    .text.LL_RCC_HSI_Enable:0000000000000000 $t
     /tmp/ccoRMpbI.s:208    .text.LL_RCC_HSI_Enable:0000000000000000 LL_RCC_HSI_Enable
     /tmp/ccoRMpbI.s:242    .text.LL_RCC_HSI_Enable:0000000000000018 $d
     /tmp/ccoRMpbI.s:247    .text.LL_RCC_HSI_IsReady:0000000000000000 $t
     /tmp/ccoRMpbI.s:253    .text.LL_RCC_HSI_IsReady:0000000000000000 LL_RCC_HSI_IsReady
     /tmp/ccoRMpbI.s:291    .text.LL_RCC_HSI_IsReady:0000000000000020 $d
     /tmp/ccoRMpbI.s:296    .text.LL_RCC_SetSysClkSource:0000000000000000 $t
     /tmp/ccoRMpbI.s:302    .text.LL_RCC_SetSysClkSource:0000000000000000 LL_RCC_SetSysClkSource
     /tmp/ccoRMpbI.s:345    .text.LL_RCC_SetSysClkSource:0000000000000024 $d
     /tmp/ccoRMpbI.s:350    .text.LL_RCC_GetSysClkSource:0000000000000000 $t
     /tmp/ccoRMpbI.s:356    .text.LL_RCC_GetSysClkSource:0000000000000000 LL_RCC_GetSysClkSource
     /tmp/ccoRMpbI.s:389    .text.LL_RCC_GetSysClkSource:0000000000000014 $d
     /tmp/ccoRMpbI.s:394    .text.LL_RCC_SetAHBPrescaler:0000000000000000 $t
     /tmp/ccoRMpbI.s:400    .text.LL_RCC_SetAHBPrescaler:0000000000000000 LL_RCC_SetAHBPrescaler
     /tmp/ccoRMpbI.s:443    .text.LL_RCC_SetAHBPrescaler:0000000000000024 $d
     /tmp/ccoRMpbI.s:448    .text.LL_RCC_SetAPB1Prescaler:0000000000000000 $t
     /tmp/ccoRMpbI.s:454    .text.LL_RCC_SetAPB1Prescaler:0000000000000000 LL_RCC_SetAPB1Prescaler
     /tmp/ccoRMpbI.s:497    .text.LL_RCC_SetAPB1Prescaler:0000000000000024 $d
     /tmp/ccoRMpbI.s:502    .text.LL_RCC_SetAPB2Prescaler:0000000000000000 $t
     /tmp/ccoRMpbI.s:508    .text.LL_RCC_SetAPB2Prescaler:0000000000000000 LL_RCC_SetAPB2Prescaler
     /tmp/ccoRMpbI.s:551    .text.LL_RCC_SetAPB2Prescaler:0000000000000024 $d
     /tmp/ccoRMpbI.s:556    .text.LL_RCC_GetAHBPrescaler:0000000000000000 $t
     /tmp/ccoRMpbI.s:562    .text.LL_RCC_GetAHBPrescaler:0000000000000000 LL_RCC_GetAHBPrescaler
     /tmp/ccoRMpbI.s:595    .text.LL_RCC_GetAHBPrescaler:0000000000000014 $d
     /tmp/ccoRMpbI.s:600    .text.LL_RCC_PLL_Enable:0000000000000000 $t
     /tmp/ccoRMpbI.s:606    .text.LL_RCC_PLL_Enable:0000000000000000 LL_RCC_PLL_Enable
     /tmp/ccoRMpbI.s:640    .text.LL_RCC_PLL_Enable:0000000000000018 $d
     /tmp/ccoRMpbI.s:645    .text.LL_RCC_PLL_IsReady:0000000000000000 $t
     /tmp/ccoRMpbI.s:651    .text.LL_RCC_PLL_IsReady:0000000000000000 LL_RCC_PLL_IsReady
     /tmp/ccoRMpbI.s:689    .text.LL_RCC_PLL_IsReady:0000000000000020 $d
     /tmp/ccoRMpbI.s:694    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 $t
     /tmp/ccoRMpbI.s:700    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 LL_RCC_PLL_ConfigDomain_SYS
     /tmp/ccoRMpbI.s:747    .text.LL_RCC_PLL_ConfigDomain_SYS:000000000000002c $d
     /tmp/ccoRMpbI.s:752    .text.LL_InitTick:0000000000000000 $t
     /tmp/ccoRMpbI.s:758    .text.LL_InitTick:0000000000000000 LL_InitTick
     /tmp/ccoRMpbI.s:815    .text.LL_InitTick:0000000000000030 $d
     /tmp/ccoRMpbI.s:820    .text.LL_FLASH_SetLatency:0000000000000000 $t
     /tmp/ccoRMpbI.s:826    .text.LL_FLASH_SetLatency:0000000000000000 LL_FLASH_SetLatency
     /tmp/ccoRMpbI.s:870    .text.LL_FLASH_SetLatency:0000000000000024 $d
     /tmp/ccoRMpbI.s:875    .text.LL_FLASH_GetLatency:0000000000000000 $t
     /tmp/ccoRMpbI.s:881    .text.LL_FLASH_GetLatency:0000000000000000 LL_FLASH_GetLatency
     /tmp/ccoRMpbI.s:914    .text.LL_FLASH_GetLatency:0000000000000014 $d
     /tmp/ccoRMpbI.s:919    .text.LL_Init1msTick:0000000000000000 $t
ARM GAS  /tmp/ccoRMpbI.s 			page 80


     /tmp/ccoRMpbI.s:926    .text.LL_Init1msTick:0000000000000000 LL_Init1msTick
     /tmp/ccoRMpbI.s:963    .text.LL_mDelay:0000000000000000 $t
     /tmp/ccoRMpbI.s:970    .text.LL_mDelay:0000000000000000 LL_mDelay
     /tmp/ccoRMpbI.s:1041   .text.LL_mDelay:0000000000000044 $d
     /tmp/ccoRMpbI.s:1046   .text.LL_SetSystemCoreClock:0000000000000000 $t
     /tmp/ccoRMpbI.s:1053   .text.LL_SetSystemCoreClock:0000000000000000 LL_SetSystemCoreClock
     /tmp/ccoRMpbI.s:1092   .text.LL_SetSystemCoreClock:0000000000000018 $d
     /tmp/ccoRMpbI.s:1097   .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 $t
     /tmp/ccoRMpbI.s:1104   .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 LL_PLL_ConfigSystemClock_HSI
     /tmp/ccoRMpbI.s:1473   .text.UTILS_PLL_IsBusy:0000000000000000 UTILS_PLL_IsBusy
     /tmp/ccoRMpbI.s:1411   .text.UTILS_GetPLLOutputFrequency:0000000000000000 UTILS_GetPLLOutputFrequency
     /tmp/ccoRMpbI.s:1525   .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 UTILS_EnablePLLAndSwitchSystem
     /tmp/ccoRMpbI.s:1195   .text.LL_PLL_ConfigSystemClock_HSI:0000000000000070 $d
     /tmp/ccoRMpbI.s:1200   .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 $t
     /tmp/ccoRMpbI.s:1207   .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 LL_PLL_ConfigSystemClock_HSE
     /tmp/ccoRMpbI.s:1312   .text.UTILS_SetFlashLatency:0000000000000000 $t
     /tmp/ccoRMpbI.s:1318   .text.UTILS_SetFlashLatency:0000000000000000 UTILS_SetFlashLatency
     /tmp/ccoRMpbI.s:1399   .text.UTILS_SetFlashLatency:0000000000000058 $d
     /tmp/ccoRMpbI.s:1405   .text.UTILS_GetPLLOutputFrequency:0000000000000000 $t
     /tmp/ccoRMpbI.s:1467   .text.UTILS_PLL_IsBusy:0000000000000000 $t
     /tmp/ccoRMpbI.s:1519   .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 $t
     /tmp/ccoRMpbI.s:1663   .text.UTILS_EnablePLLAndSwitchSystem:00000000000000bc $d

UNDEFINED SYMBOLS
SystemCoreClock
AHBPrescTable
