/******************************************************************************
 * COPYRIGHT CRAY INC. ar_pi_detailed_mmrs_h.h
 * FILE: ar_pi_detailed_mmrs_h.h
 * Created by v2h.c on Wed Oct  8 14:39:02 2014
 ******************************************************************************/
/**
 * @file ar_pi_detailed_mmrs_h.h
 * @author v2h.c on Wed Oct  8 14:39:02 2014
 * @section overview Overview:
 *	    Sets up ar_detailed_mmr_t and ar_detailed_mmrd_t structs for each MMR/MMR subfield with constants
 *	    found in ar_pi_mmr_values.h and ar_pi_defs.h. Then puts each ar_detailed_mmr_t set up
 *	    into an array. Used by the Cray MMR Access Library.
 */

#include "ar_pi_mmr_values.h"

#ifndef _AR_PI_DETAILED_MMRS_H_H_
#define _AR_PI_DETAILED_MMRS_H_H_

#ifndef _CMMR_FR_T_
#define _CMMR_FR_T_
/**
 * @struct cmmr_fr_s
 * Gemini Detailed MMR Field Descriptor
 * @see cmmr_br_s
 *
 * The Detailed MMR Field Descriptor contains information about individual
 * fields of a MMR in an ASIC. Used by the Cray MMR Access Library.
 *
 */
typedef struct cmmr_fr_s{
	char* _name;		/**< Field name */
	uint32_t _bpos;		/**< Field bit postion relative to QW */
	uint64_t _mask;		/**< Field bit mask relative to QW */
	uint64_t _rval;		/**< Reset data relative to QW */
	uint64_t _type_bitmsk;	/**< Field Type Bit Mask */
	int _index;		/**< QW Index */
	char* _desc;		/**< Field Description */
	char* _access;		/**< Field Access */
} cmmr_fr_t; /**< cmmr_fr_s */
#endif

#ifndef _CMMR_BR_T_
#define _CMMR_BR_T_
/**
 * @struct cmmr_br_s
 * Gemini Detailed MMR Descriptor
 * @see cmmr_fr_s
 *
 * The Detailed MMR contains information about a individual MMR in an ASIC.
 * Used by the Cray MMR Access Library.
 *
 */
typedef struct cmmr_br_s{
	char* _name;			/**< MMR name */
	uint64_t _addr;			/**< MMR address */
	uint64_t _type_bitmsk;		/**< MMR Type Bit Mask */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _rval;	/**< Reset data */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _rmsk;	/**< Reset mask */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _wrmsk;	/**< Write mask */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _rdmsk;	/**< Read mask */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _xsmsk;	/**< XState mask */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _wsemsk;	/**< Write only with side effects */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _rsemsk;	/**< Read only with side effects */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _w1smsk;	/**< Write okay but only 1's stick */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _w1cmsk;	/**< Write of 1 clears bit */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _wrstmsk;	/**< Warm Reset Mask */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _hwwmsk;	/**< Hardware Write Mask */
	union{
		uint64_t val;
		uint64_t *ptr;
	} _hwrmsk;	/**< Hardware Read Mask */
	int _nqw;			/**< Number of QW */
	int _size;			/**< Size in bytes of MMR */
	int _incr;			/**< Increment between table entries */
	int _depth;			/**< Number of MMR instances */
	const cmmr_fr_t *_info;	/**< MMR detail */
} cmmr_br_t; /**< cmmr_br_s */
#endif

static const cmmr_br_t* __ar_pi_mmrs[];	/* PI Array */

/*
 *  AR PI MMR DETAIL DECLARATIONS
 */
static const cmmr_fr_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_detail[] = {
    { ._name = "WARM_RESET_SG1_2",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WARM_RESET_SG1_2_QW,
      ._desc = "warm_reset_sg1_2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_ENABLE_CCLK",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_ENABLE_CCLK_QW,
      ._desc = "msix_enable_cclk",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_MASK_CCLK",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_MASK_CCLK_QW,
      ._desc = "msix_mask_cclk",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MMR_MBE",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MMR_MBE_QW,
      ._desc = "r_q_mmr_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_141",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_N1B0_141_QW,
      ._desc = "n1b0_141",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_QW,
      ._desc = "r_q_msix_msg_fifo_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_INIT",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_TABLE_INIT_QW,
      ._desc = "msix_table_init",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_MSIX_TABLE_RD_BUSY",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_QW,
      ._desc = "irq_msix_table_rd_busy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MMR_MSIX_TABLE_WRITE_DSCRD",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_QW,
      ._desc = "mmr_msix_table_write_dscrd",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_MSIX_TABLE_REQ",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_QW,
      ._desc = "irq_msix_table_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_STS_WRITE",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_WRITE_QW,
      ._desc = "irq_sts_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_STS_READ",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_IRQ_STS_READ_QW,
      ._desc = "irq_sts_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA_WRITE",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_WRITE_QW,
      ._desc = "msix_pba_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA_READ",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_MSIX_PBA_READ_QW,
      ._desc = "msix_pba_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_QW,
      ._desc = "r_q_msix_table_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_QW,
      ._desc = "r_q_msix_table_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_detail[] = {
    { ._name = "MSIX_PBA",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_MSIX_PBA_QW,
      ._desc = "msix_pba",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_lo_pcie_pii_detail[] = {
    { ._name = "IRQ_SG0",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_IRQ_SG0_QW,
      ._desc = "irq_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_detail[] = {
    { ._name = "MMR_MSIX_TABLE_WRITE",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_QW,
      ._desc = "mmr_msix_table_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MMR_MSIX_TABLE_READ",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MMR_MSIX_TABLE_READ_QW,
      ._desc = "mmr_msix_table_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_RE",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RE_QW,
      ._desc = "msix_table_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_WE",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WE_QW,
      ._desc = "msix_table_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_RD_ADDR",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_QW,
      ._desc = "msix_table_rd_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_WR_ADDR",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_QW,
      ._desc = "msix_table_wr_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_detail[] = {
    { ._name = "MSIX_TABLE_WR_DATA",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_MSIX_TABLE_WR_DATA_QW,
      ._desc = "msix_table_wr_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_lo_pcie_pii_detail[] = {
    { ._name = "IRQ_REQ",
      ._bpos = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_BP,
      ._mask = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_MASK,
      ._rval = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RSTDATA & AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_MASK,
      ._index = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_IRQ_REQ_QW,
      ._desc = "irq_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_detail[] = {
    { ._name = "WARM_RESET_SG1_2",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WARM_RESET_SG1_2_QW,
      ._desc = "warm_reset_sg1_2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_ENABLE_CCLK",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_ENABLE_CCLK_QW,
      ._desc = "msix_enable_cclk",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_MASK_CCLK",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_MASK_CCLK_QW,
      ._desc = "msix_mask_cclk",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MMR_MBE",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MMR_MBE_QW,
      ._desc = "r_q_mmr_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_141",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_N1B0_141_QW,
      ._desc = "n1b0_141",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_QW,
      ._desc = "r_q_msix_msg_fifo_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_INIT",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_TABLE_INIT_QW,
      ._desc = "msix_table_init",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_MSIX_TABLE_RD_BUSY",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_QW,
      ._desc = "irq_msix_table_rd_busy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MMR_MSIX_TABLE_WRITE_DSCRD",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_QW,
      ._desc = "mmr_msix_table_write_dscrd",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_MSIX_TABLE_REQ",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_QW,
      ._desc = "irq_msix_table_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_STS_WRITE",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_WRITE_QW,
      ._desc = "irq_sts_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_STS_READ",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_IRQ_STS_READ_QW,
      ._desc = "irq_sts_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA_WRITE",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_WRITE_QW,
      ._desc = "msix_pba_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA_READ",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_MSIX_PBA_READ_QW,
      ._desc = "msix_pba_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_QW,
      ._desc = "r_q_msix_table_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_QW,
      ._desc = "r_q_msix_table_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_detail[] = {
    { ._name = "N32B0_96",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_N32B0_96_QW,
      ._desc = "n32b0_96",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_MSIX_PBA_QW,
      ._desc = "msix_pba",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_lo_pcie_pii_detail[] = {
    { ._name = "N32B0_32",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RSTDATA & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_N32B0_32_QW,
      ._desc = "n32b0_32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_SG0",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RSTDATA & AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_IRQ_SG0_QW,
      ._desc = "irq_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_detail[] = {
    { ._name = "WARM_RESET_SG1_2",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WARM_RESET_SG1_2_QW,
      ._desc = "warm_reset_sg1_2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_ENABLE_CCLK",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_ENABLE_CCLK_QW,
      ._desc = "msix_enable_cclk",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_MASK_CCLK",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_MASK_CCLK_QW,
      ._desc = "msix_mask_cclk",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MMR_MBE",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MMR_MBE_QW,
      ._desc = "r_q_mmr_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_141",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_N1B0_141_QW,
      ._desc = "n1b0_141",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_QW,
      ._desc = "r_q_msix_msg_fifo_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_INIT",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_TABLE_INIT_QW,
      ._desc = "msix_table_init",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_MSIX_TABLE_RD_BUSY",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_QW,
      ._desc = "irq_msix_table_rd_busy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MMR_MSIX_TABLE_WRITE_DSCRD",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_QW,
      ._desc = "mmr_msix_table_write_dscrd",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_MSIX_TABLE_REQ",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_QW,
      ._desc = "irq_msix_table_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_STS_WRITE",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_WRITE_QW,
      ._desc = "irq_sts_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_STS_READ",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_IRQ_STS_READ_QW,
      ._desc = "irq_sts_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA_WRITE",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_WRITE_QW,
      ._desc = "msix_pba_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA_READ",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_MSIX_PBA_READ_QW,
      ._desc = "msix_pba_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_QW,
      ._desc = "r_q_msix_table_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_QW,
      ._desc = "r_q_msix_table_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_detail[] = {
    { ._name = "N32B0_96",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_N32B0_96_QW,
      ._desc = "n32b0_96",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_MSIX_PBA_QW,
      ._desc = "msix_pba",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_lo_pcie_pii_detail[] = {
    { ._name = "N32B0_32",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RSTDATA & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_N32B0_32_QW,
      ._desc = "n32b0_32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_SG0",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RSTDATA & AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_IRQ_SG0_QW,
      ._desc = "irq_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_detail[] = {
    { ._name = "WARM_RESET_SG1_2",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WARM_RESET_SG1_2_QW,
      ._desc = "warm_reset_sg1_2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_ENABLE_CCLK",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_ENABLE_CCLK_QW,
      ._desc = "msix_enable_cclk",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_MASK_CCLK",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_MASK_CCLK_QW,
      ._desc = "msix_mask_cclk",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MMR_MBE",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MMR_MBE_QW,
      ._desc = "r_q_mmr_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_141",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_N1B0_141_QW,
      ._desc = "n1b0_141",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_MSG_FIFO_OV_QW,
      ._desc = "r_q_msix_msg_fifo_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_INIT",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_TABLE_INIT_QW,
      ._desc = "msix_table_init",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_MSIX_TABLE_RD_BUSY",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_RD_BUSY_QW,
      ._desc = "irq_msix_table_rd_busy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MMR_MSIX_TABLE_WRITE_DSCRD",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_DSCRD_QW,
      ._desc = "mmr_msix_table_write_dscrd",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_MSIX_TABLE_REQ",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_MSIX_TABLE_REQ_QW,
      ._desc = "irq_msix_table_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_STS_WRITE",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_WRITE_QW,
      ._desc = "irq_sts_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_STS_READ",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_IRQ_STS_READ_QW,
      ._desc = "irq_sts_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA_WRITE",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_WRITE_QW,
      ._desc = "msix_pba_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA_READ",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_MSIX_PBA_READ_QW,
      ._desc = "msix_pba_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_MBE_QW,
      ._desc = "r_q_msix_table_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_R_Q_MSIX_TABLE_SBE_QW,
      ._desc = "r_q_msix_table_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_detail[] = {
    { ._name = "N32B0_96",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_N32B0_96_QW,
      ._desc = "n32b0_96",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_PBA",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_MSIX_PBA_QW,
      ._desc = "msix_pba",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_lo_pcie_pii_detail[] = {
    { ._name = "N32B0_32",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RSTDATA & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_N32B0_32_QW,
      ._desc = "n32b0_32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_SG0",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RSTDATA & AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_IRQ_SG0_QW,
      ._desc = "irq_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_detail[] = {
    { ._name = "MMR_MSIX_TABLE_WRITE",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_QW,
      ._desc = "mmr_msix_table_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MMR_MSIX_TABLE_READ",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MMR_MSIX_TABLE_READ_QW,
      ._desc = "mmr_msix_table_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_RE",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RE_QW,
      ._desc = "msix_table_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_WE",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WE_QW,
      ._desc = "msix_table_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_139",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_139_QW,
      ._desc = "n1b0_139",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_RD_ADDR",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_QW,
      ._desc = "msix_table_rd_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_133",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_N1B0_133_QW,
      ._desc = "n1b0_133",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_WR_ADDR",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_QW,
      ._desc = "msix_table_wr_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_detail[] = {
    { ._name = "MSIX_TABLE_WR_DATA",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_MSIX_TABLE_WR_DATA_QW,
      ._desc = "msix_table_wr_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_lo_pcie_pii_detail[] = {
    { ._name = "N32B0_32",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RSTDATA & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_N32B0_32_QW,
      ._desc = "n32b0_32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_REQ",
      ._bpos = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_BP,
      ._mask = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_MASK,
      ._rval = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RSTDATA & AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_MASK,
      ._index = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_IRQ_REQ_QW,
      ._desc = "irq_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_detail[] = {
    { ._name = "MMR_MSIX_TABLE_WRITE",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_QW,
      ._desc = "mmr_msix_table_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MMR_MSIX_TABLE_READ",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MMR_MSIX_TABLE_READ_QW,
      ._desc = "mmr_msix_table_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_RE",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RE_QW,
      ._desc = "msix_table_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_WE",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WE_QW,
      ._desc = "msix_table_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_139",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_139_QW,
      ._desc = "n1b0_139",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_RD_ADDR",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_QW,
      ._desc = "msix_table_rd_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_133",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_N1B0_133_QW,
      ._desc = "n1b0_133",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_WR_ADDR",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_QW,
      ._desc = "msix_table_wr_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_detail[] = {
    { ._name = "MSIX_TABLE_WR_DATA",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_MSIX_TABLE_WR_DATA_QW,
      ._desc = "msix_table_wr_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_lo_pcie_pii_detail[] = {
    { ._name = "N32B0_32",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RSTDATA & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_N32B0_32_QW,
      ._desc = "n32b0_32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_REQ",
      ._bpos = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_BP,
      ._mask = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_MASK,
      ._rval = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RSTDATA & AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_MASK,
      ._index = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_IRQ_REQ_QW,
      ._desc = "irq_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_detail[] = {
    { ._name = "MMR_MSIX_TABLE_WRITE",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_WRITE_QW,
      ._desc = "mmr_msix_table_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MMR_MSIX_TABLE_READ",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MMR_MSIX_TABLE_READ_QW,
      ._desc = "mmr_msix_table_read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_RE",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RE_QW,
      ._desc = "msix_table_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_WE",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WE_QW,
      ._desc = "msix_table_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_139",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_139_QW,
      ._desc = "n1b0_139",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_RD_ADDR",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_RD_ADDR_QW,
      ._desc = "msix_table_rd_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_133",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_N1B0_133_QW,
      ._desc = "n1b0_133",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_TABLE_WR_ADDR",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_MSIX_TABLE_WR_ADDR_QW,
      ._desc = "msix_table_wr_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_detail[] = {
    { ._name = "MSIX_TABLE_WR_DATA",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_MSIX_TABLE_WR_DATA_QW,
      ._desc = "msix_table_wr_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_lo_pcie_pii_detail[] = {
    { ._name = "N32B0_32",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RSTDATA & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_N32B0_32_QW,
      ._desc = "n32b0_32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IRQ_REQ",
      ._bpos = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_BP,
      ._mask = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_MASK,
      ._rval = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RSTDATA & AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_MASK,
      ._index = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_IRQ_REQ_QW,
      ._desc = "irq_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_detail[] = {
    { ._name = "N37B0_109",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_N37B0_109_QW,
      ._desc = "n37b0_109",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_detail[] = {
    { ._name = "N37B0_109",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N37B0_109_QW,
      ._desc = "n37b0_109",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PII_MMR_MBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_MBE_QW,
      ._desc = "r_q_pii_mmr_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F3_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_READ_STROBE_QW,
      ._desc = "f3_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F2_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_READ_STROBE_QW,
      ._desc = "f2_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F1_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_READ_STROBE_QW,
      ._desc = "f1_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F0_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_READ_STROBE_QW,
      ._desc = "f0_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F3_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F3_MMR_WRITE_STROBE_QW,
      ._desc = "f3_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F2_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F2_MMR_WRITE_STROBE_QW,
      ._desc = "f2_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F1_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F1_MMR_WRITE_STROBE_QW,
      ._desc = "f1_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F0_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_F0_MMR_WRITE_STROBE_QW,
      ._desc = "f0_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PII_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_QW,
      ._desc = "r_q_pii_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PII_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_QW,
      ._desc = "r_q_pii_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PII_RD_REQUEST",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_QW,
      ._desc = "i_mmr_pii_rd_request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PII_WR_REQUEST",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_QW,
      ._desc = "i_mmr_pii_wr_request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_94",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_N2B0_94_QW,
      ._desc = "n2b0_94",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PII_ADDR",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_ADDR_QW,
      ._desc = "i_mmr_pii_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PII_WR_BYTE_MASK",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_QW,
      ._desc = "i_mmr_pii_wr_byte_mask",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_lo_pcie_pii_detail[] = {
    { ._name = "R_Q_PII_MMR_READ_DATA",
      ._bpos = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_BP,
      ._mask = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RSTDATA & AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_MASK,
      ._index = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_R_Q_PII_MMR_READ_DATA_QW,
      ._desc = "r_q_pii_mmr_read_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_detail[] = {
    { ._name = "N37B0_109",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_N37B0_109_QW,
      ._desc = "n37b0_109",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_detail[] = {
    { ._name = "N37B0_109",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N37B0_109_QW,
      ._desc = "n37b0_109",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PII_MMR_MBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_MBE_QW,
      ._desc = "r_q_pii_mmr_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F3_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_READ_STROBE_QW,
      ._desc = "f3_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F2_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_READ_STROBE_QW,
      ._desc = "f2_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F1_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_READ_STROBE_QW,
      ._desc = "f1_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F0_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_READ_STROBE_QW,
      ._desc = "f0_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F3_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F3_MMR_WRITE_STROBE_QW,
      ._desc = "f3_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F2_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F2_MMR_WRITE_STROBE_QW,
      ._desc = "f2_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F1_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F1_MMR_WRITE_STROBE_QW,
      ._desc = "f1_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "F0_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_F0_MMR_WRITE_STROBE_QW,
      ._desc = "f0_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PII_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_READ_STROBE_QW,
      ._desc = "r_q_pii_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PII_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_R_Q_PII_MMR_WRITE_STROBE_QW,
      ._desc = "r_q_pii_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PII_RD_REQUEST",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_RD_REQUEST_QW,
      ._desc = "i_mmr_pii_rd_request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PII_WR_REQUEST",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_REQUEST_QW,
      ._desc = "i_mmr_pii_wr_request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_94",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_N2B0_94_QW,
      ._desc = "n2b0_94",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PII_ADDR",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_ADDR_QW,
      ._desc = "i_mmr_pii_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PII_WR_BYTE_MASK",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_I_MMR_PII_WR_BYTE_MASK_QW,
      ._desc = "i_mmr_pii_wr_byte_mask",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_lo_pcie_pii_detail[] = {
    { ._name = "R_Q_PII_MMR_WRITE_DATA",
      ._bpos = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_BP,
      ._mask = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_MASK,
      ._rval = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RSTDATA & AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_MASK,
      ._index = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_R_Q_PII_MMR_WRITE_DATA_QW,
      ._desc = "r_q_pii_mmr_write_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_detail[] = {
    { ._name = "WARM_RESET_PCLK_SG1_1",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WARM_RESET_PCLK_SG1_1_QW,
      ._desc = "warm_reset_pclk_sg1_1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N89B0_56",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_N89B0_56_QW,
      ._desc = "n89b0_56",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_detail[] = {
    { ._name = "N89B0_56",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_N89B0_56_QW,
      ._desc = "n89b0_56",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_lo_pcie_pii_detail[] = {
    { ._name = "N89B0_56",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N89B0_56_QW,
      ._desc = "n89b0_56",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_HAL_PI_FUNCTION_STATUS",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_FUNCTION_STATUS_QW,
      ._desc = "i_hal_pi_function_status",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_37",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_N3B0_37_QW,
      ._desc = "n3b0_37",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_DISCARD",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_DISCARD_QW,
      ._desc = "r_q_msix_msg_discard",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_ABORTED",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_ABORTED_QW,
      ._desc = "r_q_msix_msg_aborted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MSIX_TPH_ENABLE",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_MSIX_TPH_ENABLE_QW,
      ._desc = "i_msix_tph_enable",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_HAL_PI_MSIX_MSG_SENT",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_QW,
      ._desc = "i_hal_pi_msix_msg_sent",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_HAL_PI_MSIX_MSG_ABORTED",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_QW,
      ._desc = "i_hal_pi_msix_msg_aborted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_F3_MSIX_MSG_FIFO_RE",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F3_MSIX_MSG_FIFO_RE_QW,
      ._desc = "r_q_f3_msix_msg_fifo_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_F2_MSIX_MSG_FIFO_RE",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F2_MSIX_MSG_FIFO_RE_QW,
      ._desc = "r_q_f2_msix_msg_fifo_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_F1_MSIX_MSG_FIFO_RE",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F1_MSIX_MSG_FIFO_RE_QW,
      ._desc = "r_q_f1_msix_msg_fifo_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_F0_MSIX_MSG_FIFO_RE",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_F0_MSIX_MSG_FIFO_RE_QW,
      ._desc = "r_q_f0_msix_msg_fifo_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_F3_MSIX_MSG_FIFO_UN",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_UN_QW,
      ._desc = "i_f3_msix_msg_fifo_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_F2_MSIX_MSG_FIFO_UN",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_UN_QW,
      ._desc = "i_f2_msix_msg_fifo_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_F1_MSIX_MSG_FIFO_UN",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_UN_QW,
      ._desc = "i_f1_msix_msg_fifo_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_F0_MSIX_MSG_FIFO_UN",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_UN_QW,
      ._desc = "i_f0_msix_msg_fifo_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_F3_MSIX_MSG_FIFO_MT",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F3_MSIX_MSG_FIFO_MT_QW,
      ._desc = "i_f3_msix_msg_fifo_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_F2_MSIX_MSG_FIFO_MT",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F2_MSIX_MSG_FIFO_MT_QW,
      ._desc = "i_f2_msix_msg_fifo_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_F1_MSIX_MSG_FIFO_MT",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F1_MSIX_MSG_FIFO_MT_QW,
      ._desc = "i_f1_msix_msg_fifo_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_F0_MSIX_MSG_FIFO_MT",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_I_F0_MSIX_MSG_FIFO_MT_QW,
      ._desc = "i_f0_msix_msg_fifo_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "MSIX_MUX_STATE",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_MSIX_MUX_STATE_QW,
      ._desc = "msix_mux_state",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_FIFO_SBE",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_SBE_QW,
      ._desc = "r_q_msix_msg_fifo_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_FIFO_MBE",
      ._bpos = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_R_Q_MSIX_MSG_FIFO_MBE_QW,
      ._desc = "r_q_msix_msg_fifo_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_detail[] = {
    { ._name = "R_Q_PI_HAL_MSIX_MSG_VALID",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_VALID_QW,
      ._desc = "r_q_pi_hal_msix_msg_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N21B0_124",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_N21B0_124_QW,
      ._desc = "n21b0_124",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_detail[] = {
    { ._name = "N21B0_124",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N21B0_124_QW,
      ._desc = "n21b0_124",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_HAL_PI_MSIX_MSG_SENT",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_SENT_QW,
      ._desc = "i_hal_pi_msix_msg_sent",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_HAL_PI_MSIX_MSG_ABORTED",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_I_HAL_PI_MSIX_MSG_ABORTED_QW,
      ._desc = "i_hal_pi_msix_msg_aborted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_DISCARD",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_DISCARD_QW,
      ._desc = "r_q_msix_msg_discard",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MSIX_MSG_ABORTED",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_MSIX_MSG_ABORTED_QW,
      ._desc = "r_q_msix_msg_aborted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_119",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N1B0_119_QW,
      ._desc = "n1b0_119",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_MSIX_TPH_PRESENT",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_PRESENT_QW,
      ._desc = "r_q_pi_hal_msix_tph_present",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_MSIX_TPH_TYPE",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_TYPE_QW,
      ._desc = "r_q_pi_hal_msix_tph_type",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_113",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_N3B0_113_QW,
      ._desc = "n3b0_113",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_MSIX_TPH_ST_TAG",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_TPH_ST_TAG_QW,
      ._desc = "r_q_pi_hal_msix_tph_st_tag",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_MSIX_FUNCTION_NUM",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_FUNCTION_NUM_QW,
      ._desc = "r_q_pi_hal_msix_function_num",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_MSIX_MSG_DATA",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_DATA_QW,
      ._desc = "r_q_pi_hal_msix_msg_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_lo_pcie_pii_detail[] = {
    { ._name = "R_Q_PI_HAL_MSIX_MSG_ADDR",
      ._bpos = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_BP,
      ._mask = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_MASK,
      ._rval = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RSTDATA & AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_MASK,
      ._index = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_R_Q_PI_HAL_MSIX_MSG_ADDR_QW,
      ._desc = "r_q_pi_hal_msix_msg_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_detail[] = {
    { ._name = "N133B0_13",
      ._bpos = AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_BP,
      ._mask = AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_MASK,
      ._rval = AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_MASK,
      ._index = AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_N133B0_13_QW,
      ._desc = "n133b0_13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_detail[] = {
    { ._name = "N133B0_13",
      ._bpos = AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_BP,
      ._mask = AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_MASK,
      ._rval = AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_MASK,
      ._index = AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_N133B0_13_QW,
      ._desc = "n133b0_13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_irq_sync_pclk_2_lo_pcie_pii_detail[] = {
    { ._name = "N133B0_13",
      ._bpos = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_BP,
      ._mask = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_MASK,
      ._rval = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTDATA & AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_MASK,
      ._index = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N133B0_13_QW,
      ._desc = "n133b0_13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_IN_BAND_IRQ_VALID",
      ._bpos = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_BP,
      ._mask = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_MASK,
      ._rval = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTDATA & AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_MASK,
      ._index = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_VALID_QW,
      ._desc = "i_in_band_irq_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_11",
      ._bpos = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_BP,
      ._mask = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_MASK,
      ._rval = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTDATA & AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_MASK,
      ._index = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N1B0_11_QW,
      ._desc = "n1b0_11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_IN_BAND_FUNC",
      ._bpos = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_BP,
      ._mask = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_MASK,
      ._rval = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTDATA & AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_MASK,
      ._index = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_FUNC_QW,
      ._desc = "i_in_band_func",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_5",
      ._bpos = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_BP,
      ._mask = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_MASK,
      ._rval = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTDATA & AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_MASK,
      ._index = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_N3B0_5_QW,
      ._desc = "n3b0_5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_IN_BAND_IRQ_ENC",
      ._bpos = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_BP,
      ._mask = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_MASK,
      ._rval = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTDATA & AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_MASK,
      ._index = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_I_IN_BAND_IRQ_ENC_QW,
      ._desc = "i_in_band_irq_enc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_detail[] = {
    { ._name = "N46B0_100",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTDATA_QW2 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_N46B0_100_QW,
      ._desc = "n46b0_100",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_detail[] = {
    { ._name = "N46B0_100",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N46B0_100_QW,
      ._desc = "n46b0_100",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PII_PCLK_MMR_READ_STROBE",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_READ_STROBE_QW,
      ._desc = "r_q_pii_pclk_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PII_PCLK_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_R_Q_PII_PCLK_MMR_WRITE_STROBE_QW,
      ._desc = "r_q_pii_pclk_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PCLK_MMR_PII_RD_REQUEST",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_RD_REQUEST_QW,
      ._desc = "i_pclk_mmr_pii_rd_request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PCLK_MMR_PII_WR_REQUEST",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_WR_REQUEST_QW,
      ._desc = "i_pclk_mmr_pii_wr_request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_94",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N2B0_94_QW,
      ._desc = "n2b0_94",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PCLK_MMR_PII_ADDR",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_I_PCLK_MMR_PII_ADDR_QW,
      ._desc = "i_pclk_mmr_pii_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N8B0_64",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1 & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_N8B0_64_QW,
      ._desc = "n8b0_64",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_lo_pcie_pii_detail[] = {
    { ._name = "R_Q_PII_PCLK_MMR_READ_DATA",
      ._bpos = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_BP,
      ._mask = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_MASK,
      ._rval = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RSTDATA & AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_MASK,
      ._index = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_R_Q_PII_PCLK_MMR_READ_DATA_QW,
      ._desc = "r_q_pii_pclk_mmr_read_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_detail[] = {
    { ._name = "Q_NIC_PI_REQ_SB_3TAIL",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3TAIL_QW,
      ._desc = "q_nic_pi_req_sb_3tail",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NIC_PI_REQ_SB_2_0VALID",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_2_0VALID_QW,
      ._desc = "q_nic_pi_req_sb_2_0valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N5H0_151",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_N5H0_151_QW,
      ._desc = "n5h0_151",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_NIC_REQ_ACK2",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK2_QW,
      ._desc = "r_q_pi_nic_req_ack2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_NIC_REQ_ACK1",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK1_QW,
      ._desc = "r_q_pi_nic_req_ack1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_NIC_REQ_ACK0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_R_Q_PI_NIC_REQ_ACK0_QW,
      ._desc = "r_q_pi_nic_req_ack0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NIC_PI_REQ_SB_3_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_QW,
      ._desc = "q_nic_pi_req_sb_3_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NIC_PI_REQ_FLIT_143_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_QW,
      ._desc = "q_nic_pi_req_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_detail[] = {
    { ._name = "Q_NIC_PI_REQ_FLIT_143_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_QW,
      ._desc = "q_nic_pi_req_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_0_lo_pcie_pmi_detail[] = {
    { ._name = "Q_NIC_PI_REQ_FLIT_143_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_Q_NIC_PI_REQ_FLIT_143_0_QW,
      ._desc = "q_nic_pi_req_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_detail[] = {
    { ._name = "Q_REQ_2_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_Q_REQ_2_0_QW,
      ._desc = "q_req_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_TCG_HLD",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_TCG_HLD_QW,
      ._desc = "i_tcg_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_IRSP_BP",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_IRSP_BP_QW,
      ._desc = "i_irsp_bp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PTC_FULL_2_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_I_PTC_FULL_2_0_QW,
      ._desc = "i_ptc_full_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_NREQ_VC_1_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VC_1_0_QW,
      ._desc = "r_nreq_vc_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_NREQ_VAL",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_VAL_QW,
      ._desc = "r_nreq_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_NREQ_SB_2_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_SB_2_0_QW,
      ._desc = "r_nreq_sb_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_NREQ_FLIT_143_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_R_NREQ_FLIT_143_0_QW,
      ._desc = "r_nreq_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_detail[] = {
    { ._name = "R_NREQ_FLIT_143_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_R_NREQ_FLIT_143_0_QW,
      ._desc = "r_nreq_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_1_lo_pcie_pmi_detail[] = {
    { ._name = "R_NREQ_FLIT_143_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_R_NREQ_FLIT_143_0_QW,
      ._desc = "r_nreq_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_detail[] = {
    { ._name = "N138H0_20",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_N138H0_20_QW,
      ._desc = "n138h0_20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_detail[] = {
    { ._name = "N138H0_20",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_N138H0_20_QW,
      ._desc = "n138h0_20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nreq_block_cclk_2_lo_pcie_pmi_detail[] = {
    { ._name = "N138H0_20",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_N138H0_20_QW,
      ._desc = "n138h0_20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NIC_REQ_VAL",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_REQ_VAL_QW,
      ._desc = "q_nic_req_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PKT_TAIL",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_PKT_TAIL_QW,
      ._desc = "q_pkt_tail",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_LAST_1_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_LAST_1_0_QW,
      ._desc = "q_last_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_REN_2_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_REN_2_0_QW,
      ._desc = "q_ren_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_QW,
      ._desc = "r_q_pmi_fifo_err_flg_nreq_unflow_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_R_Q_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_QW,
      ._desc = "r_q_pmi_fifo_err_flg_nreq_ovflow_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NIC_PI_REQ_SB_3_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_Q_NIC_PI_REQ_SB_3_0_QW,
      ._desc = "q_nic_pi_req_sb_3_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_NREQ_FIFO_VAL_2_0",
      ._bpos = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_BP,
      ._mask = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_MASK,
      ._rval = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_MASK,
      ._index = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_C_NREQ_FIFO_VAL_2_0_QW,
      ._desc = "c_nreq_fifo_val_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_detail[] = {
    { ._name = "Q_HLD_ILL_REQ",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HLD_ILL_REQ_QW,
      ._desc = "q_hld_ill_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_POISON_HLD",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_POISON_HLD_QW,
      ._desc = "q_poison_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_MERR_HLD",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_MERR_HLD_QW,
      ._desc = "q_merr_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PRIOR_DATA_ERR",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_PRIOR_DATA_ERR_QW,
      ._desc = "q_prior_data_err",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_FSTATE_2_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FSTATE_2_0_QW,
      ._desc = "q_fstate_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NVC_SG0_1_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_NVC_SG0_1_0_QW,
      ._desc = "q_nvc_sg0_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HDR_SG0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_HDR_SG0_QW,
      ._desc = "q_hdr_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_VAL_SG0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_VAL_SG0_QW,
      ._desc = "q_val_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_SB_SG0_2_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_SB_SG0_2_0_QW,
      ._desc = "q_sb_sg0_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_FLIT_SG0_143_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_Q_FLIT_SG0_143_0_QW,
      ._desc = "q_flit_sg0_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_detail[] = {
    { ._name = "Q_FLIT_SG0_143_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_Q_FLIT_SG0_143_0_QW,
      ._desc = "q_flit_sg0_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_3_lo_pcie_pmi_detail[] = {
    { ._name = "Q_FLIT_SG0_143_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_Q_FLIT_SG0_143_0_QW,
      ._desc = "q_flit_sg0_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_detail[] = {
    { ._name = "Q_REQ_RR",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_RR_QW,
      ._desc = "q_req_rr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_MORB_WR_INDEX_7_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_R_Q_MORB_WR_INDEX_7_0_QW,
      ._desc = "r_q_morb_wr_index_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_IRSP_WR_VALID",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_IRSP_WR_VALID_QW,
      ._desc = "q_irsp_wr_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_MORB_WR_VALID",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_MORB_WR_VALID_QW,
      ._desc = "q_morb_wr_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_TPH_PRESENT",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_PRESENT_QW,
      ._desc = "q_tph_present",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_REQ_ATTR_2_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_ATTR_2_0_QW,
      ._desc = "q_req_attr_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_TPH_TYPE_1_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_TYPE_1_0_QW,
      ._desc = "q_tph_type_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_TPH_ST_TAG_8_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_TPH_ST_TAG_8_0_QW,
      ._desc = "q_tph_st_tag_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_REQ_VC_1_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_VC_1_0_QW,
      ._desc = "q_req_vc_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_REQ_TAIL",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_REQ_TAIL_QW,
      ._desc = "q_req_tail",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_STAGE_VALID",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_Q_HAL_STAGE_VALID_QW,
      ._desc = "q_hal_stage_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_STAGE_127_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_Q_HAL_STAGE_127_0_QW,
      ._desc = "q_hal_stage_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_4_lo_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_STAGE_127_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_Q_HAL_STAGE_127_0_QW,
      ._desc = "q_hal_stage_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_detail[] = {
    { ._name = "R_REQ_MEOPTAIL",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOPTAIL_QW,
      ._desc = "r_req_meoptail",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_VALIDVALID",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VALIDVALID_QW,
      ._desc = "r_req_validvalid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_IRQ",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_IRQ_QW,
      ._desc = "r_req_irq",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_MEOP",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MEOP_QW,
      ._desc = "r_req_meop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_MERR",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MERR_QW,
      ._desc = "r_req_merr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_POISON",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_POISON_QW,
      ._desc = "r_req_poison",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_VC_1_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_VC_1_0_QW,
      ._desc = "r_req_vc_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_ATTR_2_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_ATTR_2_0_QW,
      ._desc = "r_req_attr_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_TPH_PRESENT",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_PRESENT_QW,
      ._desc = "r_req_tph_present",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_TPH_TYPE_1_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_TPH_TYPE_1_0_QW,
      ._desc = "r_req_tph_type_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_MBYTE_VALID_15_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_R_REQ_MBYTE_VALID_15_0_QW,
      ._desc = "r_req_mbyte_valid_15_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_detail[] = {
    { ._name = "R_REQ_MDATA_127_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_R_REQ_MDATA_127_0_QW,
      ._desc = "r_req_mdata_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_5_lo_pcie_pmi_detail[] = {
    { ._name = "R_REQ_MDATA_127_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_R_REQ_MDATA_127_0_QW,
      ._desc = "r_req_mdata_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_detail[] = {
    { ._name = "R_REQ_MEOPTAIL",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOPTAIL_QW,
      ._desc = "r_req_meoptail",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_VALIDVALID",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_VALIDVALID_QW,
      ._desc = "r_req_validvalid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_IRQ",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_IRQ_QW,
      ._desc = "r_req_irq",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_MEOP",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MEOP_QW,
      ._desc = "r_req_meop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_MERR",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MERR_QW,
      ._desc = "r_req_merr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_ST_TAG_8_0",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_ST_TAG_8_0_QW,
      ._desc = "r_req_st_tag_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_REQ_MBYTE_VALID_31_16",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_R_REQ_MBYTE_VALID_31_16_QW,
      ._desc = "r_req_mbyte_valid_31_16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_detail[] = {
    { ._name = "R_REQ_MDATA_255_128",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_R_REQ_MDATA_255_128_QW,
      ._desc = "r_req_mdata_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_req_trans_block_cclk_6_lo_pcie_pmi_detail[] = {
    { ._name = "R_REQ_MDATA_255_128",
      ._bpos = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_BP,
      ._mask = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_MASK,
      ._rval = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_MASK,
      ._index = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_R_REQ_MDATA_255_128_QW,
      ._desc = "r_req_mdata_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_detail[] = {
    { ._name = "Q_PI_NIC_RSP_SB_1_0TAILVALID",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0TAILVALID_QW,
      ._desc = "q_pi_nic_rsp_sb_1_0tailvalid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_155",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_N1B0_155_QW,
      ._desc = "n1b0_155",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NIC_CREDITS_USED_7_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_QW,
      ._desc = "q_nic_credits_used_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_RSP_ACK",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_RSP_ACK_QW,
      ._desc = "q_rsp_ack",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PI_NIC_RSP_SB_1_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_SB_1_0_QW,
      ._desc = "q_pi_nic_rsp_sb_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PI_NIC_RSP_FLIT_143_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_QW,
      ._desc = "q_pi_nic_rsp_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_detail[] = {
    { ._name = "Q_PI_NIC_RSP_FLIT_143_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_QW,
      ._desc = "q_pi_nic_rsp_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nrsp_block_cclk_7_lo_pcie_pmi_detail[] = {
    { ._name = "Q_PI_NIC_RSP_FLIT_143_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_Q_PI_NIC_RSP_FLIT_143_0_QW,
      ._desc = "q_pi_nic_rsp_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_detail[] = {
    { ._name = "N3H0_155",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N3H0_155_QW,
      ._desc = "n3h0_155",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NIC_CREDITS_USED_7_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_NIC_CREDITS_USED_7_0_QW,
      ._desc = "q_nic_credits_used_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_RSP_ACK",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_Q_RSP_ACK_QW,
      ._desc = "q_rsp_ack",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N110H0_36",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_N110H0_36_QW,
      ._desc = "n110h0_36",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_detail[] = {
    { ._name = "N110H0_36",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_N110H0_36_QW,
      ._desc = "n110h0_36",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nrsp_block_cclk_8_lo_pcie_pmi_detail[] = {
    { ._name = "N110H0_36",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_N110H0_36_QW,
      ._desc = "n110h0_36",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PIP",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_PIP_QW,
      ._desc = "q_pip",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NRSP_HIGH_MARK",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_HIGH_MARK_QW,
      ._desc = "q_nrsp_high_mark",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_NRSP_BP",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_NRSP_BP_QW,
      ._desc = "r_q_nrsp_bp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_IRSP_BP",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_R_Q_IRSP_BP_QW,
      ._desc = "r_q_irsp_bp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_IRSP_LAST",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_LAST_QW,
      ._desc = "q_irsp_last",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_NRSP_VLD",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_NRSP_VLD_QW,
      ._desc = "c_nrsp_vld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_IRSP_VLD",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_VLD_QW,
      ._desc = "c_irsp_vld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NRSP_CNT_4_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_NRSP_CNT_4_0_QW,
      ._desc = "q_nrsp_cnt_4_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_IRSP_CNT_3_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_Q_IRSP_CNT_3_0_QW,
      ._desc = "q_irsp_cnt_3_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_IRSP_DOUT_19_0",
      ._bpos = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_BP,
      ._mask = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_MASK,
      ._rval = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_MASK,
      ._index = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_C_IRSP_DOUT_19_0_QW,
      ._desc = "c_irsp_dout_19_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_detail[] = {
    { ._name = "C_PREQ_OUT_A_PI_PMI_PREQ_MEOP",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_QW,
      ._desc = "c_preq_out_a_pi_pmi_preq_meop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PREQ_VAL",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_VAL_QW,
      ._desc = "c_preq_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_SEQ_NUM_3_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_SEQ_NUM_3_0_QW,
      ._desc = "c_seq_num_3_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_IRQ_VAL",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_IRQ_VAL_QW,
      ._desc = "c_irq_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_RD_ADV",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_RD_ADV_QW,
      ._desc = "c_rd_adv",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PREQ_OUT_A_PI_PMI_PREQ_ATTR",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ATTR_QW,
      ._desc = "c_preq_out_a_pi_pmi_preq_attr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_HAL_WRT_ERROR",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_HAL_WRT_ERROR_QW,
      ._desc = "c_hal_wrt_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_145",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_N1B0_145_QW,
      ._desc = "n1b0_145",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_QW,
      ._desc = "c_preq_out_a_pi_pmi_preq_wdata_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_LM_MBYTE_VAL_15_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_C_LM_MBYTE_VAL_15_0_QW,
      ._desc = "c_lm_mbyte_val_15_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_detail[] = {
    { ._name = "C_HAL_MDATA_127_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_C_HAL_MDATA_127_0_QW,
      ._desc = "c_hal_mdata_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_9_lo_pcie_pmi_detail[] = {
    { ._name = "C_HAL_MDATA_127_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_C_HAL_MDATA_127_0_QW,
      ._desc = "c_hal_mdata_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_detail[] = {
    { ._name = "C_PREQ_VAL",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_VAL_QW,
      ._desc = "c_preq_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_ST_TAG_QW,
      ._desc = "c_preq_out_a_pi_pmi_preq_st_tag",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_TYPE_QW,
      ._desc = "c_preq_out_a_pi_pmi_preq_tph_type",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_TPH_PRES_QW,
      ._desc = "c_preq_out_a_pi_pmi_preq_tph_pres",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_WDATA_VAL_QW,
      ._desc = "c_preq_out_a_pi_pmi_preq_wdata_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_LM_MBYTE_VAL_31_16",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_C_LM_MBYTE_VAL_31_16_QW,
      ._desc = "c_lm_mbyte_val_31_16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_detail[] = {
    { ._name = "C_HAL_MDATA_255_128",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_C_HAL_MDATA_255_128_QW,
      ._desc = "c_hal_mdata_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_a_lo_pcie_pmi_detail[] = {
    { ._name = "C_HAL_MDATA_255_128",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_C_HAL_MDATA_255_128_QW,
      ._desc = "c_hal_mdata_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_detail[] = {
    { ._name = "C_PREQ_OUT_A_PI_PMI_PREQ_MEOP",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_OUT_A_PI_PMI_PREQ_MEOP_QW,
      ._desc = "c_preq_out_a_pi_pmi_preq_meop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PREQ_VAL",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_C_PREQ_VAL_QW,
      ._desc = "c_preq_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N30H0_126",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_N30H0_126_QW,
      ._desc = "n30h0_126",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_detail[] = {
    { ._name = "N30H0_126",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_N30H0_126_QW,
      ._desc = "n30h0_126",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_HAL_MPARITY_31_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_HAL_MPARITY_31_0_QW,
      ._desc = "c_hal_mparity_31_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PHDR_GRANT",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PHDR_GRANT_QW,
      ._desc = "c_phdr_grant",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PDATA_GRANT_2_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_PDATA_GRANT_2_0_QW,
      ._desc = "c_pdata_grant_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_NPHDR_GRANT",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPHDR_GRANT_QW,
      ._desc = "c_nphdr_grant",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_NPDATA_GRANT_2_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_C_NPDATA_GRANT_2_0_QW,
      ._desc = "c_npdata_grant_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PIP",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_PIP_QW,
      ._desc = "q_pip",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_REN_2_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_REN_2_0_QW,
      ._desc = "q_ren_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_LAST_1_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_LAST_1_0_QW,
      ._desc = "q_last_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NPHDR_CNT_7_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPHDR_CNT_7_0_QW,
      ._desc = "q_nphdr_cnt_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_NPDATA_CNT_11_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_Q_NPDATA_CNT_11_0_QW,
      ._desc = "q_npdata_cnt_11_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_preq_block_pclk_b_lo_pcie_pmi_detail[] = {
    { ._name = "Q_NPDATA_CNT_11_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_NPDATA_CNT_11_0_QW,
      ._desc = "q_npdata_cnt_11_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PHDR_CNT_7_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PHDR_CNT_7_0_QW,
      ._desc = "q_phdr_cnt_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PDATA_CNT_11_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_PDATA_CNT_11_0_QW,
      ._desc = "q_pdata_cnt_11_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_HEADER_CREDIT_AVAILABLE_7_0_QW,
      ._desc = "q_hal_master_posted_header_credit_available_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_QW,
      ._desc = "q_hal_master_posted_payload_credit_available_11_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_HEADER_CREDIT_AVAILABLE_7_0_QW,
      ._desc = "q_hal_master_non_posted_header_credit_available_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0",
      ._bpos = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_BP,
      ._mask = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK,
      ._rval = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_MASK,
      ._index = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_Q_HAL_MASTER_NON_POSTED_PAYLOAD_CREDIT_AVAILABLE_11_0_QW,
      ._desc = "q_hal_master_non_posted_payload_credit_available_11_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_detail[] = {
    { ._name = "C_MORB_DOUT_11_0",
      ._bpos = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_BP,
      ._mask = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_MASK,
      ._rval = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_MASK,
      ._index = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_C_MORB_DOUT_11_0_QW,
      ._desc = "c_morb_dout_11_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_RSP_SB_1_0",
      ._bpos = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_BP,
      ._mask = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_MASK,
      ._rval = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_MASK,
      ._index = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_SB_1_0_QW,
      ._desc = "r_rsp_sb_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_RSP_FLIT_143_0",
      ._bpos = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_R_RSP_FLIT_143_0_QW,
      ._desc = "r_rsp_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_detail[] = {
    { ._name = "R_RSP_FLIT_143_0",
      ._bpos = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_R_RSP_FLIT_143_0_QW,
      ._desc = "r_rsp_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_rsp_trans_block_cclk_c_lo_pcie_pmi_detail[] = {
    { ._name = "R_RSP_FLIT_143_0",
      ._bpos = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_BP,
      ._mask = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_MASK,
      ._rval = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_MASK,
      ._index = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_R_RSP_FLIT_143_0_QW,
      ._desc = "r_rsp_flit_143_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_EOPCOPY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOPCOPY_QW,
      ._desc = "q_hal_eopcopy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_VALIDCOPY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALIDCOPY_QW,
      ._desc = "q_hal_validcopy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PRSP_WRT",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRT_QW,
      ._desc = "c_prsp_wrt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PRSP_WRTE",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_C_PRSP_WRTE_QW,
      ._desc = "c_prsp_wrte",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3H0_151",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_N3H0_151_QW,
      ._desc = "n3h0_151",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PE_ERR_HLD",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_PE_ERR_HLD_QW,
      ._desc = "q_pe_err_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_RSP_MERR_HLD",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_RSP_MERR_HLD_QW,
      ._desc = "q_rsp_merr_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_READY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_READY_QW,
      ._desc = "q_hal_ready",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_VALID",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_VALID_QW,
      ._desc = "q_hal_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_SOP",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_SOP_QW,
      ._desc = "q_hal_sop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_EOP",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_EOP_QW,
      ._desc = "q_hal_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_ERROR",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_ERROR_QW,
      ._desc = "q_hal_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_BVALID_15_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_Q_HAL_BVALID_15_0_QW,
      ._desc = "q_hal_bvalid_15_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_DATA_127_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_Q_HAL_DATA_127_0_QW,
      ._desc = "q_hal_data_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_d_lo_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_DATA_127_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_Q_HAL_DATA_127_0_QW,
      ._desc = "q_hal_data_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_EOPCOPY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOPCOPY_QW,
      ._desc = "q_hal_eopcopy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_VALIDCOPY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALIDCOPY_QW,
      ._desc = "q_hal_validcopy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PRSP_WRT",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRT_QW,
      ._desc = "c_prsp_wrt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PRSP_WRTE",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_C_PRSP_WRTE_QW,
      ._desc = "c_prsp_wrte",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3H0_151",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_N3H0_151_QW,
      ._desc = "n3h0_151",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PE_ERR_HLD",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_PE_ERR_HLD_QW,
      ._desc = "q_pe_err_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_RSP_MERR_HLD",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_RSP_MERR_HLD_QW,
      ._desc = "q_rsp_merr_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_READY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_READY_QW,
      ._desc = "q_hal_ready",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_VALID",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_VALID_QW,
      ._desc = "q_hal_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_SOP",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_SOP_QW,
      ._desc = "q_hal_sop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_EOP",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_EOP_QW,
      ._desc = "q_hal_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_ERROR",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_ERROR_QW,
      ._desc = "q_hal_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_BVALID_31_16",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_Q_HAL_BVALID_31_16_QW,
      ._desc = "q_hal_bvalid_31_16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_DATA_255_128",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_Q_HAL_DATA_255_128_QW,
      ._desc = "q_hal_data_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_e_lo_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_DATA_255_128",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_Q_HAL_DATA_255_128_QW,
      ._desc = "q_hal_data_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_detail[] = {
    { ._name = "Q_HAL_EOPCOPY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOPCOPY_QW,
      ._desc = "q_hal_eopcopy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_VALIDCOPY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALIDCOPY_QW,
      ._desc = "q_hal_validcopy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PRSP_WRT",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRT_QW,
      ._desc = "c_prsp_wrt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_PRSP_WRTE",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_PRSP_WRTE_QW,
      ._desc = "c_prsp_wrte",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_RSP_MERR",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_RSP_MERR_QW,
      ._desc = "c_rsp_merr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_DROP_PKT_P",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_DROP_PKT_P_QW,
      ._desc = "c_drop_pkt_p",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_HAL_COMPL_PE_P",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_P_QW,
      ._desc = "c_hal_compl_pe_p",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "C_HAL_COMPL_PE_RSP_P",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_C_HAL_COMPL_PE_RSP_P_QW,
      ._desc = "c_hal_compl_pe_rsp_p",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PE_ERR_HLD",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_PE_ERR_HLD_QW,
      ._desc = "q_pe_err_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_RSP_MERR_HLD",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_RSP_MERR_HLD_QW,
      ._desc = "q_rsp_merr_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_READY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_READY_QW,
      ._desc = "q_hal_ready",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_VALID",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_VALID_QW,
      ._desc = "q_hal_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_SOP",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_SOP_QW,
      ._desc = "q_hal_sop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_EOP",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_EOP_QW,
      ._desc = "q_hal_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_ERROR",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_Q_HAL_ERROR_QW,
      ._desc = "q_hal_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N79H0_64",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_N79H0_64_QW,
      ._desc = "n79h0_64",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_detail[] = {
    { ._name = "N79H0_64",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_N79H0_64_QW,
      ._desc = "n79h0_64",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_pclk_f_lo_pcie_pmi_detail[] = {
    { ._name = "C_HAL_PE_31_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_C_HAL_PE_31_0_QW,
      ._desc = "c_hal_pe_31_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_HAL_PAR_31_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_Q_HAL_PAR_31_0_QW,
      ._desc = "q_hal_par_31_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_detail[] = {
    { ._name = "R_Q_PRSP_EOPTAIL",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOPTAIL_QW,
      ._desc = "r_q_prsp_eoptail",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PRSP_DVALVALID",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVALVALID_QW,
      ._desc = "r_q_prsp_dvalvalid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N4H0_152",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_N4H0_152_QW,
      ._desc = "n4h0_152",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PRSP_EMPTY",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_EMPTY_QW,
      ._desc = "q_prsp_empty",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_DROP_PKT_HLD",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DROP_PKT_HLD_QW,
      ._desc = "q_drop_pkt_hld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_DATA_SEL",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_DATA_SEL_QW,
      ._desc = "q_data_sel",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PRSP_DVAL",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DVAL_QW,
      ._desc = "r_q_prsp_dval",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PRSP_SOP",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_SOP_QW,
      ._desc = "r_q_prsp_sop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PRSP_EOP",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_EOP_QW,
      ._desc = "r_q_prsp_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PRSP_MBE",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_MBE_QW,
      ._desc = "r_q_prsp_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PRSP_DATA_ERROR",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_R_Q_PRSP_DATA_ERROR_QW,
      ._desc = "r_q_prsp_data_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PRSP_BVALID_15_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_Q_PRSP_BVALID_15_0_QW,
      ._desc = "q_prsp_bvalid_15_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_detail[] = {
    { ._name = "R_Q_PRSP_DOUT_127_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_R_Q_PRSP_DOUT_127_0_QW,
      ._desc = "r_q_prsp_dout_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_cclk_10_lo_pcie_pmi_detail[] = {
    { ._name = "R_Q_PRSP_DOUT_127_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_R_Q_PRSP_DOUT_127_0_QW,
      ._desc = "r_q_prsp_dout_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_detail[] = {
    { ._name = "N81H0_77",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_N81H0_77_QW,
      ._desc = "n81h0_77",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_detail[] = {
    { ._name = "N81H0_77",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_N81H0_77_QW,
      ._desc = "n81h0_77",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_SCRUB_TID",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_TID_QW,
      ._desc = "q_scrub_tid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_SCRUB",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_QW,
      ._desc = "q_scrub",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_PRE_CNT_2_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_PRE_CNT_2_0_QW,
      ._desc = "q_pre_cnt_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "Q_SCRUB_CNT_7_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_Q_SCRUB_CNT_7_0_QW,
      ._desc = "q_scrub_cnt_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_prsp_block_cclk_11_lo_pcie_pmi_detail[] = {
    { ._name = "Q_TO_CNT_31_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_Q_TO_CNT_31_0_QW,
      ._desc = "q_to_cnt_31_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N12H0_20",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_N12H0_20_QW,
      ._desc = "n12h0_20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_FREE_TID_VAL",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_VAL_QW,
      ._desc = "r_q_free_tid_val",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_FREE_FUNC_ID_2_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_FUNC_ID_2_0_QW,
      ._desc = "r_q_free_func_id_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_FREE_TID_7_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_Q_FREE_TID_7_0_QW,
      ._desc = "r_q_free_tid_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_MORB_RD_INDEX_7_0",
      ._bpos = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_BP,
      ._mask = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_MASK,
      ._rval = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_MASK,
      ._index = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_R_MORB_RD_INDEX_7_0_QW,
      ._desc = "r_morb_rd_index_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_detail[] = {
    { ._name = "N23H0_135",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_N23H0_135_QW,
      ._desc = "n23h0_135",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_QW,
      ._desc = "i_pmi_fifo_err_flg_nrsp_buf_ovflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_QW,
      ._desc = "i_pmi_fifo_err_flg_nrsp_buf_unflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_NREQ_HDR_PE",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_HDR_PE_QW,
      ._desc = "i_pmi_err_flg_nreq_hdr_pe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_NREQ_LSTATUS_ERR",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_QW,
      ._desc = "i_pmi_err_flg_nreq_lstatus_err",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_QW,
      ._desc = "i_pmi_err_flg_nreq_lstatus_err_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_NREQ_SB_DATA_ERR",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_QW,
      ._desc = "i_pmi_err_flg_nreq_sb_data_err",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_QW,
      ._desc = "i_pmi_err_flg_nreq_sb_data_err_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_detail[] = {
    { ._name = "I_PMI_ERR_FLG_NREQ_SB_HDR_ERR",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_HDR_ERR_QW,
      ._desc = "i_pmi_err_flg_nreq_sb_hdr_err",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_NREQ_SB_PE",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NREQ_SB_PE_QW,
      ._desc = "i_pmi_err_flg_nreq_sb_pe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_NRSP_SB_PE",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_NRSP_SB_PE_QW,
      ._desc = "i_pmi_err_flg_nrsp_sb_pe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_1_0_QW,
      ._desc = "i_pmi_fifo_err_flg_nreq_mbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_1_0_QW,
      ._desc = "i_pmi_fifo_err_flg_nreq_mbe_rsp_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_2_0_QW,
      ._desc = "i_pmi_fifo_err_flg_nreq_ovflow_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_SBE_1_0_QW,
      ._desc = "i_pmi_fifo_err_flg_nreq_sbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_2_0_QW,
      ._desc = "i_pmi_fifo_err_flg_nreq_unflow_2_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_ILLEGAL_CMD",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_QW,
      ._desc = "i_pmi_err_flg_illegal_cmd",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_ILLEGAL_CMD_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CMD_RSP_QW,
      ._desc = "i_pmi_err_flg_illegal_cmd_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_ILLEGAL_CNTBM",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_QW,
      ._desc = "i_pmi_err_flg_illegal_cntbm",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_QW,
      ._desc = "i_pmi_err_flg_illegal_cntbm_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_PREQ_WRT_ERROR",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_PREQ_WRT_ERROR_QW,
      ._desc = "i_pmi_err_flg_preq_wrt_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_TID_ALLOC_ERR",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_TID_ALLOC_ERR_QW,
      ._desc = "i_pmi_err_flg_tid_alloc_err",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_QW,
      ._desc = "i_pmi_fifo_err_flg_preq0_ovflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_QW,
      ._desc = "i_pmi_fifo_err_flg_preq1_ovflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_QW,
      ._desc = "i_pmi_fifo_err_flg_preq2_ovflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_adrerr_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_CA_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CA_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_ca_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_crs_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_iderr_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_INVTAG",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_INVTAG_QW,
      ._desc = "i_pmi_err_flg_hal_compl_invtag",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_merr_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_nodata_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_PE",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_QW,
      ._desc = "i_pmi_err_flg_hal_compl_pe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_PE_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_PE_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_pe_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_poison_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_timeout_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_HAL_COMPL_UR_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_HAL_COMPL_UR_RSP_QW,
      ._desc = "i_pmi_err_flg_hal_compl_ur_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_IRSP_PE",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_IRSP_PE_QW,
      ._desc = "i_pmi_err_flg_irsp_pe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_LAST_COMPL_ERR",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_LAST_COMPL_ERR_QW,
      ._desc = "i_pmi_err_flg_last_compl_err",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_ERR_FLG_MORB_PE",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_ERR_FLG_MORB_PE_QW,
      ._desc = "i_pmi_err_flg_morb_pe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_QW,
      ._desc = "i_pmi_fifo_err_flg_irsp_buf_ovflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_QW,
      ._desc = "i_pmi_fifo_err_flg_irsp_buf_unflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_QW,
      ._desc = "i_pmi_fifo_err_flg_prsp_unflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_1_0_QW,
      ._desc = "i_pmi_fifo_err_flg_prsp_mbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_QW,
      ._desc = "i_pmi_fifo_err_flg_prsp_mbe_rsp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO_ERR_FLG_PRSP_SBE",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_I_PMI_FIFO_ERR_FLG_PRSP_SBE_QW,
      ._desc = "i_pmi_fifo_err_flg_prsp_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N16H0_64",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_N16H0_64_QW,
      ._desc = "n16h0_64",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_pmi_error_cclk_12_lo_pcie_pmi_detail[] = {
    { ._name = "I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND0_6_0_QW,
      ._desc = "i_pmi_mbe_err_info_prsp_synd0_6_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_PRSP_SYND1_8_0_QW,
      ._desc = "i_pmi_mbe_err_info_prsp_synd1_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND0_6_0_QW,
      ._desc = "i_pmi_sbe_err_info_prsp_synd0_6_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_PRSP_SYND1_8_0_QW,
      ._desc = "i_pmi_sbe_err_info_prsp_synd1_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND0_7_0_QW,
      ._desc = "i_pmi_mbe_err_info_nreq_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO_NREQ_SYND1_7_0_QW,
      ._desc = "i_pmi_mbe_err_info_nreq_synd1_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND0_7_0_QW,
      ._desc = "i_pmi_sbe_err_info_nreq_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO_NREQ_SYND1_7_0_QW,
      ._desc = "i_pmi_sbe_err_info_nreq_synd1_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_detail[] = {
    { ._name = "N40H0_118",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTDATA_QW2 & AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_N40H0_118_QW,
      ._desc = "n40h0_118",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_detail[] = {
    { ._name = "N40H0_118",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_N40H0_118_QW,
      ._desc = "n40h0_118",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_UNFLOW_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq0_unflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_UNFLOW_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq1_unflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_UNFLOW_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq2_unflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_MBE_1_0_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq0_mbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ0_SBE_1_0_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq0_sbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_MBE_1_0_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq1_mbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ1_SBE_1_0_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq1_sbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_MBE_1_0_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq2_mbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PREQ2_SBE_1_0_QW,
      ._desc = "i_pmi_fifo2_err_flg_preq2_sbe_1_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_FIFO2_ERR_FLG_PRSP_OVFLOW_QW,
      ._desc = "i_pmi_fifo2_err_flg_prsp_ovflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND0_7_0_QW,
      ._desc = "i_pmi_mbe_err_info2_preq0_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ0_SYND1_8_0_QW,
      ._desc = "i_pmi_mbe_err_info2_preq0_synd1_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND0_7_0_QW,
      ._desc = "i_pmi_mbe_err_info2_preq1_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ1_SYND1_8_0_QW,
      ._desc = "i_pmi_mbe_err_info2_preq1_synd1_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1 & AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_QW,
      ._desc = "i_pmi_mbe_err_info2_preq2_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_pmi_error_pclk_13_lo_pcie_pmi_detail[] = {
    { ._name = "I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND0_7_0_QW,
      ._desc = "i_pmi_mbe_err_info2_preq2_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_MBE_ERR_INFO2_PREQ2_SYND1_8_0_QW,
      ._desc = "i_pmi_mbe_err_info2_preq2_synd1_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND0_7_0_QW,
      ._desc = "i_pmi_sbe_err_info2_preq0_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ0_SYND1_8_0_QW,
      ._desc = "i_pmi_sbe_err_info2_preq0_synd1_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND0_7_0_QW,
      ._desc = "i_pmi_sbe_err_info2_preq1_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ1_SYND1_8_0_QW,
      ._desc = "i_pmi_sbe_err_info2_preq1_synd1_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND0_7_0_QW,
      ._desc = "i_pmi_sbe_err_info2_preq2_synd0_7_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0",
      ._bpos = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_BP,
      ._mask = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK,
      ._rval = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA & AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_MASK,
      ._index = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_I_PMI_SBE_ERR_INFO2_PREQ2_SYND1_8_0_QW,
      ._desc = "i_pmi_sbe_err_info2_preq2_synd1_8_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_NIC_REQ_SB",
      ._bpos = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_BP,
      ._mask = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_MASK,
      ._rval = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_MASK,
      ._index = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_SB_QW,
      ._desc = "r_q_pi_nic_req_sb",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_NIC_REQ_FLIT",
      ._bpos = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,
      ._mask = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK,
      ._rval = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK,
      ._index = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_QW,
      ._desc = "r_q_pi_nic_req_flit",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_NIC_REQ_FLIT",
      ._bpos = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,
      ._mask = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK,
      ._rval = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK,
      ._index = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_QW,
      ._desc = "r_q_pi_nic_req_flit",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_pi_nic_req_cclk_0_lo_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_NIC_REQ_FLIT",
      ._bpos = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_BP,
      ._mask = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK,
      ._rval = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_MASK,
      ._index = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_R_Q_PI_NIC_REQ_FLIT_QW,
      ._desc = "r_q_pi_nic_req_flit",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_wr_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_RE",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_RE_QW,
      ._desc = "ififoc_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_wr_byte_valid_lsw",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_data_ow0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_lo_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_data_ow0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_wr_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_RE",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_RE_QW,
      ._desc = "ififoc_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_wr_byte_valid_msw",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_data_ow1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_lo_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1",
      ._bpos = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,
      ._mask = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK,
      ._rval = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK,
      ._index = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_data_ow1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_detail[] = {
    { ._name = "N9B0_137",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N9B0_137_QW,
      ._desc = "n9b0_137",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_CRD_USED",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_USED_QW,
      ._desc = "pi_nic_crd_used",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_129",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_N3B0_129_QW,
      ._desc = "n3b0_129",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_CRD_MAX_SG0",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_PI_NIC_CRD_MAX_SG0_QW,
      ._desc = "pi_nic_crd_max_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_detail[] = {
    { ._name = "PI_NIC_CRD_MAX_SG0",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_MAX_SG0_QW,
      ._desc = "pi_nic_crd_max_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_122",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_122_QW,
      ._desc = "n2b0_122",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_CRD_LIMIT",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CRD_LIMIT_QW,
      ._desc = "pi_nic_crd_limit",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_HDR_CNT_BM_Q",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_CNT_BM_Q_QW,
      ._desc = "pi_nic_hdr_cnt_bm_q",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_110",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_110_QW,
      ._desc = "n2b0_110",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_QW_DCNT_INC",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_QW_DCNT_INC_QW,
      ._desc = "pi_nic_qw_dcnt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_106",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N2B0_106_QW,
      ._desc = "n2b0_106",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_BYTE_DCNT_INC",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_DCNT_INC_QW,
      ._desc = "pi_nic_byte_dcnt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_103",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_103_QW,
      ._desc = "n1b0_103",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_RDY",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_RDY_QW,
      ._desc = "pi_nic_rdy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "NIC_PI_REQ_ACK_SG0",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_NIC_PI_REQ_ACK_SG0_QW,
      ._desc = "nic_pi_req_ack_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_REQ_SG0",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_SG0_QW,
      ._desc = "pi_nic_req_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_HDR_BYTE_WRITE_Q",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_HDR_BYTE_WRITE_Q_QW,
      ._desc = "pi_nic_hdr_byte_write_q",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_POISON",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_POISON_QW,
      ._desc = "pi_nic_poison",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_BYTE_WRITE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BYTE_WRITE_QW,
      ._desc = "pi_nic_byte_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_REQ",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_REQ_QW,
      ._desc = "pi_nic_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_95",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_95_QW,
      ._desc = "n1b0_95",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_DATA_SEL",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_QW,
      ._desc = "pi_nic_data_sel",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_91",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N1B0_91_QW,
      ._desc = "n1b0_91",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_DATA_SEL_INC",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_DATA_SEL_INC_QW,
      ._desc = "pi_nic_data_sel_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_85",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_85_QW,
      ._desc = "n3b0_85",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_STALLED",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STALLED_QW,
      ._desc = "pi_nic_stalled",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_CNT",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_CNT_QW,
      ._desc = "pi_nic_cnt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_BM",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_BM_QW,
      ._desc = "pi_nic_bm",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_73",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_N3B0_73_QW,
      ._desc = "n3b0_73",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_NIC_STATE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_PI_NIC_STATE_QW,
      ._desc = "pi_nic_state",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_RE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_RE_QW,
      ._desc = "ififo_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_MT",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_MT_QW,
      ._desc = "ififo_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_ALMOST_MT",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_ALMOST_MT_QW,
      ._desc = "ififo_almost_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_UN",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_IFIFO_UN_QW,
      ._desc = "ififo_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nif_xlat_cclk_3_lo_pcie_pti_detail[] = {
    { ._name = "IFIFOC_TAIL_ERROR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_TAIL_ERROR_QW,
      ._desc = "ififoc_tail_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_ATTR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_QW,
      ._desc = "ififoc_hal_pkt_attr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_POISONED",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_POISONED_QW,
      ._desc = "ififoc_poisoned",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_BAR_APERTURE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_QW,
      ._desc = "ififoc_hal_pkt_bar_aperture",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_WR_ERROR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_QW,
      ._desc = "ififoc_hal_pkt_wr_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_WR_EOP",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_QW,
      ._desc = "ififoc_hal_pkt_wr_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_WR_DATA_VALID",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_QW,
      ._desc = "ififoc_hal_pkt_wr_data_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_RE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RE_QW,
      ._desc = "ififoc_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_RDY",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_RDY_QW,
      ._desc = "ififoc_rdy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_MT",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MT_QW,
      ._desc = "ififoc_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_ALMOST_MT",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_ALMOST_MT_QW,
      ._desc = "ififoc_almost_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_UN",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_UN_QW,
      ._desc = "ififoc_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_MBE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_MBE_QW,
      ._desc = "ififoc_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_SBE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_IFIFOC_SBE_QW,
      ._desc = "ififoc_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_FATAL_ERROR_HALT",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_QW,
      ._desc = "xlat_fatal_error_halt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "2NB0_37",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_2NB0_37_QW,
      ._desc = "2nb0_37",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_BYTES_REMAINING",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTES_REMAINING_QW,
      ._desc = "xlat_bytes_remaining",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "HAL_PKT_DATA_EN",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HAL_PKT_DATA_EN_QW,
      ._desc = "hal_pkt_data_en",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_REQ_RX_PKT_INC",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_QW,
      ._desc = "xlat_req_rx_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_PKT_DISCARD",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_PKT_DISCARD_QW,
      ._desc = "xlat_pkt_discard",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_HDR_MBE_ERROR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_QW,
      ._desc = "xlat_hdr_mbe_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_DATA_MBE_ERROR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_QW,
      ._desc = "xlat_data_mbe_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_HDR_POISONED_ERROR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_QW,
      ._desc = "xlat_hdr_poisoned_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_DATA_POISONED_ERROR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_QW,
      ._desc = "xlat_data_poisoned_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_UNSUPPORTED_REQ",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_QW,
      ._desc = "xlat_unsupported_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_QW,
      ._desc = "xlat_hal_wr_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_ZERO_LENGTH_WRITE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_QW,
      ._desc = "xlat_zero_length_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_REQ_TX_PKT_INC",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_QW,
      ._desc = "xlat_req_tx_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_BYTE_WRITE_ERROR",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_BYTE_WRITE_ERROR_QW,
      ._desc = "xlat_byte_write_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "WARM_RESET_SG1_5",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WARM_RESET_SG1_5_QW,
      ._desc = "warm_reset_sg1_5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_STATE",
      ._bpos = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_BP,
      ._mask = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_MASK,
      ._rval = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_MASK,
      ._index = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XLAT_STATE_QW,
      ._desc = "xlat_state",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_detail[] = {
    { ._name = "IFIFO_VLD",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_VLD_QW,
      ._desc = "ififo_vld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_RE",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_RE_QW,
      ._desc = "ififo_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_OUT",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_IFIFO_OUT_QW,
      ._desc = "ififo_out",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_detail[] = {
    { ._name = "IFIFO_OUT",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OUT_QW,
      ._desc = "ififo_out",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_73",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_N3B0_73_QW,
      ._desc = "n3b0_73",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "LB_FLIT_ERROR",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_LB_FLIT_ERROR_QW,
      ._desc = "lb_flit_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_DSEL",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_DSEL_QW,
      ._desc = "ififo_dsel",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_UN",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_UN_QW,
      ._desc = "ififo_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_OV",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_OV_QW,
      ._desc = "ififo_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_WE",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_WE_QW,
      ._desc = "ififo_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_IN",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_IFIFO_IN_QW,
      ._desc = "ififo_in",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ififo_cclk_4_lo_pcie_pti_detail[] = {
    { ._name = "IFIFO_IN",
      ._bpos = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_BP,
      ._mask = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_MASK,
      ._index = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_IFIFO_IN_QW,
      ._desc = "ififo_in",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_detail[] = {
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_WE",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_WE_QW,
      ._desc = "ofifo_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_LSW_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_byte_valid_lsw",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_detail[] = {
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_data_ow0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_lo_pcie_pti_detail[] = {
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW0_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_data_ow0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_detail[] = {
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_WE",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_WE_QW,
      ._desc = "ofifo_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_BYTE_VALID_MSW_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_byte_valid_msw",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_detail[] = {
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_data_ow1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_lo_pcie_pti_detail[] = {
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1",
      ._bpos = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_BP,
      ._mask = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_MASK,
      ._index = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_DATA_OW1_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_data_ow1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_detail[] = {
    { ._name = "IFIFO_OUT_CMD",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_CMD_QW,
      ._desc = "ififo_out_cmd",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_OUT_DATA_47_0",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_IFIFO_OUT_DATA_47_0_QW,
      ._desc = "ififo_out_data_47_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_detail[] = {
    { ._name = "IFIFO_OUT_DATA_47_0",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_DATA_47_0_QW,
      ._desc = "ififo_out_data_47_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_OV",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OV_QW,
      ._desc = "ififo_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_UN",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_UN_QW,
      ._desc = "ififo_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_OUT_STS",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_OUT_STS_QW,
      ._desc = "ififo_out_sts",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_90",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N2B0_90_QW,
      ._desc = "n2b0_90",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "LB_FLIT_ERROR",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_LB_FLIT_ERROR_QW,
      ._desc = "lb_flit_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_DSEL",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_DSEL_QW,
      ._desc = "ififo_dsel",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_WE",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_WE_QW,
      ._desc = "ififo_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_RE",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RE_QW,
      ._desc = "ififo_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_VLD",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_VLD_QW,
      ._desc = "ififo_vld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_RDY",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_IFIFO_RDY_QW,
      ._desc = "ififo_rdy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_81",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N3B0_81_QW,
      ._desc = "n3b0_81",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_ORF_SYNC_ERROR_ACK",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_SYNC_ERROR_ACK_QW,
      ._desc = "i_orf_sync_error_ack",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_ORF_SYNC_ERROR",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_QW,
      ._desc = "r_q_orf_sync_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_ORF_RE",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_R_Q_ORF_RE_QW,
      ._desc = "r_q_orf_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "ORF_RDY",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_RDY_QW,
      ._desc = "orf_rdy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_ORF_VLD",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_I_ORF_VLD_QW,
      ._desc = "i_orf_vld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_75",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_N1B0_75_QW,
      ._desc = "n1b0_75",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "ORF_LB_REQ_COUNT",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_ORF_LB_REQ_COUNT_QW,
      ._desc = "orf_lb_req_count",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_rsp_xlat_cclk_7_lo_pcie_pti_detail[] = {
    { ._name = "N1B0_63",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_63_QW,
      ._desc = "n1b0_63",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_ERROR_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_EOP_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_DATA_A_PI_PTI_TRSP_FLIT_SOP_QW,
      ._desc = "ofifo_in_data_a_pi_pti_trsp_flit_sop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_IN_SEL_SG0",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_IN_SEL_SG0_QW,
      ._desc = "ofifo_in_sel_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_OV",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_OV_QW,
      ._desc = "ofifo_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_ALMOST_FULL",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_ALMOST_FULL_QW,
      ._desc = "ofifo_almost_full",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "OFIFO_WE",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_OFIFO_WE_QW,
      ._desc = "ofifo_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_53",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_53_QW,
      ._desc = "n3b0_53",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_BYTES_REMAINING",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_BYTES_REMAINING_QW,
      ._desc = "xlat_bytes_remaining",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N3B0_37",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N3B0_37_QW,
      ._desc = "n3b0_37",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_HDR_BYTES",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_HDR_BYTES_QW,
      ._desc = "xlat_hdr_bytes",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_31",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_31_QW,
      ._desc = "n1b0_31",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_LB_REQ_COUNT",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_QW,
      ._desc = "xlat_lb_req_count",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_19",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_N1B0_19_QW,
      ._desc = "n1b0_19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_HAL_STALLED",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_PI_HAL_STALLED_QW,
      ._desc = "pi_hal_stalled",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_SYNC_ERROR",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_SYNC_ERROR_QW,
      ._desc = "xlat_sync_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_WRITE_RSP_ERROR",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_WRITE_RSP_ERROR_QW,
      ._desc = "xlat_write_rsp_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_RSP_TX_PKT_INC",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_PKT_INC_QW,
      ._desc = "xlat_rsp_tx_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_RSP_RX_PKT_INC",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_RX_PKT_INC_QW,
      ._desc = "xlat_rsp_rx_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_RSP_TX_ABORT_INC",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_ABORT_INC_QW,
      ._desc = "xlat_rsp_tx_abort_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_RSP_TX_UR_INC",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_UR_INC_QW,
      ._desc = "xlat_rsp_tx_ur_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_RSP_TX_CMPL_ERROR",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_RSP_TX_CMPL_ERROR_QW,
      ._desc = "xlat_rsp_tx_cmpl_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_UNSUPPORTED_REQ",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_QW,
      ._desc = "xlat_unsupported_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_QW,
      ._desc = "xlat_completer_abort",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "WARM_RESET_SG1_5",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WARM_RESET_SG1_5_QW,
      ._desc = "warm_reset_sg1_5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_STATE",
      ._bpos = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_BP,
      ._mask = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_MASK,
      ._rval = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_MASK,
      ._index = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XLAT_STATE_QW,
      ._desc = "xlat_state",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_detail[] = {
    { ._name = "N74B0_72",
      ._bpos = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_BP,
      ._mask = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_MASK,
      ._index = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_N74B0_72_QW,
      ._desc = "n74b0_72",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_detail[] = {
    { ._name = "N74B0_72",
      ._bpos = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_BP,
      ._mask = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_MASK,
      ._index = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_N74B0_72_QW,
      ._desc = "n74b0_72",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "LB_OUTSTANDING_REQ_CNT",
      ._bpos = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_QW,
      ._desc = "lb_outstanding_req_cnt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_DATA_EN",
      ._bpos = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_BP,
      ._mask = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_MASK,
      ._index = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_DATA_EN_QW,
      ._desc = "pi_lb_data_en",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_BUSY",
      ._bpos = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_BP,
      ._mask = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_MASK,
      ._index = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_PI_LB_BUSY_QW,
      ._desc = "pi_lb_busy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "LB_OUTSTANDING_REQ_MAX",
      ._bpos = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP,
      ._mask = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK,
      ._index = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_QW,
      ._desc = "lb_outstanding_req_max",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "LB_PI_REQ_ACK_SG0",
      ._bpos = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP,
      ._mask = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK,
      ._index = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_QW,
      ._desc = "lb_pi_req_ack_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_lo_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_LB_REQ_DATA",
      ._bpos = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_BP,
      ._mask = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_MASK,
      ._index = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_R_Q_PI_LB_REQ_DATA_QW,
      ._desc = "r_q_pi_lb_req_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_wr_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_RE",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_RE_QW,
      ._desc = "ififoc_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_LSW_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_wr_byte_valid_lsw",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_data_ow0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_lo_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW0_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_data_ow0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_EOP_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_wr_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_RE",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_RE_QW,
      ._desc = "ififoc_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_WR_BYTE_VALID_MSW_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_wr_byte_valid_msw",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_data_ow1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_lo_pcie_pti_detail[] = {
    { ._name = "IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1",
      ._bpos = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_BP,
      ._mask = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_MASK,
      ._index = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_IFIFOC_OUT_A_PI_PTI_TREQ_FLIT_DATA_OW1_QW,
      ._desc = "ififoc_out_a_pi_pti_treq_flit_data_ow1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_detail[] = {
    { ._name = "N2B0_144",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_N2B0_144_QW,
      ._desc = "n2b0_144",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "FUNC_STS_SG0",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_FUNC_STS_SG0_QW,
      ._desc = "func_sts_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_detail[] = {
    { ._name = "N30B0_98",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N30B0_98_QW,
      ._desc = "n30b0_98",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_CMD",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_CMD_QW,
      ._desc = "pi_lb_cmd",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_95",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_95_QW,
      ._desc = "n1b0_95",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_DATA_MUX_SEL",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_MUX_SEL_QW,
      ._desc = "pi_lb_data_mux_sel",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_91",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_N1B0_91_QW,
      ._desc = "n1b0_91",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_BE_CLR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BE_CLR_QW,
      ._desc = "pi_lb_be_clr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_DATA_EN",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_DATA_EN_QW,
      ._desc = "pi_lb_data_en",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_REQ",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_REQ_QW,
      ._desc = "pi_lb_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "LB_OUTSTANDING_REQ_CNT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_CNT_QW,
      ._desc = "lb_outstanding_req_cnt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "LB_PI_REQ_ACK_SG0",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_PI_REQ_ACK_SG0_QW,
      ._desc = "lb_pi_req_ack_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "LB_OUTSTANDING_REQ_MAX",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_LB_OUTSTANDING_REQ_MAX_QW,
      ._desc = "lb_outstanding_req_max",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_BUSY",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_BUSY_QW,
      ._desc = "pi_lb_busy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_LB_STALLED",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_LB_STALLED_QW,
      ._desc = "pi_lb_stalled",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_ORF_SYNC_ERROR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_SYNC_ERROR_QW,
      ._desc = "i_orf_sync_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_ORF_SYNC_ERROR_ACK",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_SYNC_ERROR_ACK_QW,
      ._desc = "r_q_orf_sync_error_ack",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "PI_ORF_STALLED",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_PI_ORF_STALLED_QW,
      ._desc = "pi_orf_stalled",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_ORF_RE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_I_ORF_RE_QW,
      ._desc = "i_orf_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_ORF_VLD",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_R_Q_ORF_VLD_QW,
      ._desc = "r_q_orf_vld",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "ORF_OV",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_OV_QW,
      ._desc = "orf_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "ORF_UN",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_UN_QW,
      ._desc = "orf_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "ORF_WE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_WE_QW,
      ._desc = "orf_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "ORF_RDY",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_RDY_QW,
      ._desc = "orf_rdy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "ORF_COUNT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_ORF_COUNT_QW,
      ._desc = "orf_count",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_RE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_RE_QW,
      ._desc = "ififo_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_MT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_MT_QW,
      ._desc = "ififo_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_ALMOST_MT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_ALMOST_MT_QW,
      ._desc = "ififo_almost_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFO_UN",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_IFIFO_UN_QW,
      ._desc = "ififo_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_xlat_cclk_b_lo_pcie_pti_detail[] = {
    { ._name = "N1B0_63",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N1B0_63_QW,
      ._desc = "n1b0_63",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_ATTR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_ATTR_QW,
      ._desc = "ififoc_hal_pkt_attr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_POISONED",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_POISONED_QW,
      ._desc = "ififoc_poisoned",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_BAR_APERTURE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_BAR_APERTURE_QW,
      ._desc = "ififoc_hal_pkt_bar_aperture",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_WR_ERROR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_ERROR_QW,
      ._desc = "ififoc_hal_pkt_wr_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_WR_EOP",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_EOP_QW,
      ._desc = "ififoc_hal_pkt_wr_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_HAL_PKT_WR_DATA_VALID",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_HAL_PKT_WR_DATA_VALID_QW,
      ._desc = "ififoc_hal_pkt_wr_data_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_RE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RE_QW,
      ._desc = "ififoc_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_RDY",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_RDY_QW,
      ._desc = "ififoc_rdy",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_MT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MT_QW,
      ._desc = "ififoc_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_ALMOST_MT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_ALMOST_MT_QW,
      ._desc = "ififoc_almost_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_UN",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_UN_QW,
      ._desc = "ififoc_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_MBE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_MBE_QW,
      ._desc = "ififoc_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "IFIFOC_SBE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_IFIFOC_SBE_QW,
      ._desc = "ififoc_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_RSP_PAYLOAD_OV",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_RSP_PAYLOAD_OV_QW,
      ._desc = "xlat_rsp_payload_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_ORF_CODE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ORF_CODE_QW,
      ._desc = "xlat_orf_code",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_LENGTH_OVER_256",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LENGTH_OVER_256_QW,
      ._desc = "xlat_length_over_256",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_LB_REQ_COUNT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_LB_REQ_COUNT_QW,
      ._desc = "xlat_lb_req_count",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_COMPLETER_ABORT_QW,
      ._desc = "xlat_completer_abort",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_REQ_RX_PKT_INC",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_RX_PKT_INC_QW,
      ._desc = "xlat_req_rx_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_PKT_DISCARD",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_PKT_DISCARD_QW,
      ._desc = "xlat_pkt_discard",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_HDR_MBE_ERROR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_MBE_ERROR_QW,
      ._desc = "xlat_hdr_mbe_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_DATA_MBE_ERROR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_MBE_ERROR_QW,
      ._desc = "xlat_data_mbe_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_HDR_POISONED_ERROR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HDR_POISONED_ERROR_QW,
      ._desc = "xlat_hdr_poisoned_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_DATA_POISONED_ERROR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_DATA_POISONED_ERROR_QW,
      ._desc = "xlat_data_poisoned_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_UNSUPPORTED_REQ",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_UNSUPPORTED_REQ_QW,
      ._desc = "xlat_unsupported_req",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_HAL_WR_ERROR_QW,
      ._desc = "xlat_hal_wr_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_ZERO_LENGTH_WRITE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_ZERO_LENGTH_WRITE_QW,
      ._desc = "xlat_zero_length_write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_REQ_TX_PKT_INC",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_REQ_TX_PKT_INC_QW,
      ._desc = "xlat_req_tx_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_FATAL_ERROR_HALT",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_FATAL_ERROR_HALT_QW,
      ._desc = "xlat_fatal_error_halt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "WARM_RESET_SG1_5",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WARM_RESET_SG1_5_QW,
      ._desc = "warm_reset_sg1_5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_9",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_N2B0_9_QW,
      ._desc = "n2b0_9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "XLAT_STATE",
      ._bpos = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XLAT_STATE_QW,
      ._desc = "xlat_state",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_detail[] = {
    { ._name = "ORF_WE",
      ._bpos = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_BP,
      ._mask = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_MASK,
      ._index = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_WE_QW,
      ._desc = "orf_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "ORF_IN",
      ._bpos = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_BP,
      ._mask = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_MASK,
      ._index = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_ORF_IN_QW,
      ._desc = "orf_in",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_detail[] = {
    { ._name = "ORF_IN",
      ._bpos = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_BP,
      ._mask = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_MASK,
      ._index = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_ORF_IN_QW,
      ._desc = "orf_in",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lif_req_orf_in_cclk_c_lo_pcie_pti_detail[] = {
    { ._name = "ORF_IN",
      ._bpos = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_BP,
      ._mask = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_MASK,
      ._rval = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_MASK,
      ._index = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_ORF_IN_QW,
      ._desc = "orf_in",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_detail[] = {
    { ._name = "N46B0_100",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_N46B0_100_QW,
      ._desc = "n46b0_100",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_detail[] = {
    { ._name = "N46B0_100",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N46B0_100_QW,
      ._desc = "n46b0_100",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PTI_MMR_READ_STROBE",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_READ_STROBE_QW,
      ._desc = "r_q_pti_mmr_read_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PTI_MMR_WRITE_STROBE",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_R_Q_PTI_MMR_WRITE_STROBE_QW,
      ._desc = "r_q_pti_mmr_write_strobe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PTI_RD_REQUEST",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_RD_REQUEST_QW,
      ._desc = "i_mmr_pti_rd_request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PTI_WR_REQUEST",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_WR_REQUEST_QW,
      ._desc = "i_mmr_pti_wr_request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_94",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N2B0_94_QW,
      ._desc = "n2b0_94",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_MMR_PTI_ADDR",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_I_MMR_PTI_ADDR_QW,
      ._desc = "i_mmr_pti_addr",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N8B0_64",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_N8B0_64_QW,
      ._desc = "n8b0_64",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_pti_mmr_if_cclk_d_lo_pcie_pti_detail[] = {
    { ._name = "R_Q_PTI_MMR_READ_DATA",
      ._bpos = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_BP,
      ._mask = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_MASK,
      ._rval = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_MASK,
      ._index = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_R_Q_PTI_MMR_READ_DATA_QW,
      ._desc = "r_q_pti_mmr_read_data",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_detail[] = {
    { ._name = "TREQ_WRITE_EOP_SG0",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_QW,
      ._desc = "treq_write_eop_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_SG0",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_SG0_QW,
      ._desc = "treq_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_WRITE_BYTE_VALID_SG0_15_0",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_15_0_QW,
      ._desc = "treq_write_byte_valid_sg0_15_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_detail[] = {
    { ._name = "TREQ_DATA_SG0_127_0",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_TREQ_DATA_SG0_127_0_QW,
      ._desc = "treq_data_sg0_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_data_in_ow0_pclk_0_lo_pcie_pti_detail[] = {
    { ._name = "TREQ_DATA_SG0_127_0",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_TREQ_DATA_SG0_127_0_QW,
      ._desc = "treq_data_sg0_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_detail[] = {
    { ._name = "TREQ_WRITE_EOP_SG0",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_QW,
      ._desc = "treq_write_eop_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_SG0",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_SG0_QW,
      ._desc = "treq_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_WRITE_BYTE_VALID_SG0_31_16",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_TREQ_WRITE_BYTE_VALID_SG0_31_16_QW,
      ._desc = "treq_write_byte_valid_sg0_31_16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_detail[] = {
    { ._name = "TREQ_DATA_SG0_255_128",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_TREQ_DATA_SG0_255_128_QW,
      ._desc = "treq_data_sg0_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_data_in_ow1_pclk_1_lo_pcie_pti_detail[] = {
    { ._name = "TREQ_DATA_SG0_255_128",
      ._bpos = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_BP,
      ._mask = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK,
      ._rval = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_MASK,
      ._index = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_TREQ_DATA_SG0_255_128_QW,
      ._desc = "treq_data_sg0_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_detail[] = {
    { ._name = "TREQ_WRITE_EOP_SG0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_WRITE_EOP_SG0_QW,
      ._desc = "treq_write_eop_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_SG0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_SG0_QW,
      ._desc = "treq_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_DATA_SG0_127_64",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_TREQ_DATA_SG0_127_64_QW,
      ._desc = "treq_data_sg0_127_64",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_detail[] = {
    { ._name = "TREQ_DATA_SG0_127_64",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_127_64_QW,
      ._desc = "treq_data_sg0_127_64",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_DATA_SG0_31_0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_TREQ_DATA_SG0_31_0_QW,
      ._desc = "treq_data_sg0_31_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_treq_state_pclk_2_lo_pcie_pti_detail[] = {
    { ._name = "TREQ_DATA_SG0_31_0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_DATA_SG0_31_0_QW,
      ._desc = "treq_data_sg0_31_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_WRITE_DATA_VALID_SG0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_DATA_VALID_SG0_QW,
      ._desc = "treq_write_data_valid_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_WRITE_ERROR_SG0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_WRITE_ERROR_SG0_QW,
      ._desc = "treq_write_error_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_READY_SG0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_READY_SG0_QW,
      ._desc = "treq_ready_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_REQ_READY",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_REQ_READY_QW,
      ._desc = "r_q_pi_hal_target_req_ready",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_42",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N2B0_42_QW,
      ._desc = "n2b0_42",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_MATCHING_BAR_APERTURE_SG0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_MATCHING_BAR_APERTURE_SG0_QW,
      ._desc = "treq_matching_bar_aperture_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_35",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_35_QW,
      ._desc = "n1b0_35",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_ATTR_SG0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_ATTR_SG0_QW,
      ._desc = "treq_attr_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "FUNC_STS_SG0",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_FUNC_STS_SG0_QW,
      ._desc = "func_sts_sg0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_TREQ_PARITY_ERROR",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_PARITY_ERROR_QW,
      ._desc = "r_q_treq_parity_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_TREQ_TTYPE_RESERVED_ERROR",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_TTYPE_RESERVED_ERROR_QW,
      ._desc = "r_q_treq_ttype_reserved_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_TREQ_WRITE_EOP_ERROR",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_TREQ_WRITE_EOP_ERROR_QW,
      ._desc = "r_q_treq_write_eop_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_LIF_REQ_BP",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_BP_QW,
      ._desc = "i_lif_req_bp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_LIF_REQ_OV",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_LIF_REQ_OV_QW,
      ._desc = "i_lif_req_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_LIF_REQ_WE",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_WE_QW,
      ._desc = "r_q_lif_req_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_LIF_REQ_PKT_INC",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_LIF_REQ_PKT_INC_QW,
      ._desc = "r_q_lif_req_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_NIF_REQ_BP",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_BP_QW,
      ._desc = "i_nif_req_bp",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_NIF_REQ_OV",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_I_NIF_REQ_OV_QW,
      ._desc = "i_nif_req_ov",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_NIF_REQ_WE",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_WE_QW,
      ._desc = "r_q_nif_req_we",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_NIF_REQ_PKT_INC",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_R_Q_NIF_REQ_PKT_INC_QW,
      ._desc = "r_q_nif_req_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "DEMUX_SELECT",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_DEMUX_SELECT_QW,
      ._desc = "demux_select",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "WARM_RESET_PCLK_SG1_2",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_2_QW,
      ._desc = "warm_reset_pclk_sg1_2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N1B0_2",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_N1B0_2_QW,
      ._desc = "n1b0_2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TREQ_STATE",
      ._bpos = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_BP,
      ._mask = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_MASK,
      ._rval = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_MASK,
      ._index = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_TREQ_STATE_QW,
      ._desc = "treq_state",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_EOP",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_QW,
      ._desc = "r_q_pi_hal_target_compl_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_VALID",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_QW,
      ._desc = "r_q_pi_hal_target_compl_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_15_0_QW,
      ._desc = "r_q_pi_hal_target_compl_byte_valid_15_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW,
      ._desc = "r_q_pi_hal_target_compl_data_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_lo_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW,
      ._desc = "r_q_pi_hal_target_compl_data_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_EOP",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_QW,
      ._desc = "r_q_pi_hal_target_compl_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_VALID",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_QW,
      ._desc = "r_q_pi_hal_target_compl_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_BYTE_VALID_31_16_QW,
      ._desc = "r_q_pi_hal_target_compl_byte_valid_31_16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_DATA_255_128",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_QW,
      ._desc = "r_q_pi_hal_target_compl_data_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_lo_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_DATA_255_128",
      ._bpos = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_BP,
      ._mask = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK,
      ._rval = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_MASK,
      ._index = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_255_128_QW,
      ._desc = "r_q_pi_hal_target_compl_data_255_128",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_EOP",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_QW,
      ._desc = "r_q_pi_hal_target_compl_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_VALID",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_VALID_QW,
      ._desc = "r_q_pi_hal_target_compl_valid",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW2 & AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW,
      ._desc = "r_q_pi_hal_target_compl_data_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTDATA_QW1 & AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW,
      ._desc = "r_q_pi_hal_target_compl_data_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_trsp_state_pclk_6_lo_pcie_pti_detail[] = {
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_DATA_127_0",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_DATA_127_0_QW,
      ._desc = "r_q_pi_hal_target_compl_data_127_0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "N2B0_14",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_N2B0_14_QW,
      ._desc = "n2b0_14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "TRSP_FATAL_ERROR_HALT",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_TRSP_FATAL_ERROR_HALT_QW,
      ._desc = "trsp_fatal_error_halt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_ERROR",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_ERROR_QW,
      ._desc = "r_q_pi_hal_target_compl_error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_PI_HAL_TARGET_COMPL_EOP",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_PI_HAL_TARGET_COMPL_EOP_QW,
      ._desc = "r_q_pi_hal_target_compl_eop",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_HAL_PI_TARGET_COMPL_READY",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_HAL_PI_TARGET_COMPL_READY_QW,
      ._desc = "i_hal_pi_target_compl_ready",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_LIF_RSP_RE",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_LIF_RSP_RE_QW,
      ._desc = "r_lif_rsp_re",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_TRSP_PKT_INC",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_PKT_INC_QW,
      ._desc = "r_q_trsp_pkt_inc",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_LIF_RSP_UN",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_UN_QW,
      ._desc = "i_lif_rsp_un",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_LIF_RSP_ALMOST_MT",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_ALMOST_MT_QW,
      ._desc = "i_lif_rsp_almost_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "I_LIF_RSP_MT",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_I_LIF_RSP_MT_QW,
      ._desc = "i_lif_rsp_mt",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "WARM_RESET_PCLK_SG1_3",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WARM_RESET_PCLK_SG1_3_QW,
      ._desc = "warm_reset_pclk_sg1_3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_TRSP_OFIFO_MBE",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_MBE_QW,
      ._desc = "r_q_trsp_ofifo_mbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = "R_Q_TRSP_OFIFO_SBE",
      ._bpos = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_BP,
      ._mask = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA & AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_MASK,
      ._index = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_R_Q_TRSP_OFIFO_SBE_QW,
      ._desc = "r_q_trsp_ofifo_sbe",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "R"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_err_flg_detail[] = {
    { ._name = "LB_RING_CCLK_UNFLOW",
      ._bpos = AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LB_RING_CCLK_UNFLOW_QW,
      ._desc = "LB Ring FIFO for converting pclk to cclk has underflowed",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LB_RING_CCLK_OVFLOW",
      ._bpos = AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LB_RING_CCLK_OVFLOW_QW,
      ._desc = "LB Ring FIFO for converting cclk to pclk has overflowed",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM1_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "Async Buffer 0 Overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM1_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "Async Buffer 0 Underflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM1_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "Async Buffer 1 Overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM1_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "Async Buffer 1Underflowow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_FLG_LM1_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_FLG_LM1_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_FLG_LM1_PC_TRIGGER1_QW,
      ._desc = "Trigger 1",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_FLG_LM1_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_FLG_LM1_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_FLG_LM1_PC_TRIGGER0_QW,
      ._desc = "Trigger 0",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_FLG_LM1_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_FLG_LM1_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_FLG_LM1_PC_TRIGGER10_QW,
      ._desc = "Trigger 1 and 0",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM1_PERR_CNT_OVFLOW_QW,
      ._desc = "LM counter overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM0_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "Async Buffer 0 Overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM0_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "Async Buffer 0 Underflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM0_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "Async Buffer 1 Overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM0_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "Async Buffer 1Underflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_FLG_LM0_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_FLG_LM0_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_FLG_LM0_PC_TRIGGER1_QW,
      ._desc = "Trigger 1",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_FLG_LM0_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_FLG_LM0_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_FLG_LM0_PC_TRIGGER0_QW,
      ._desc = "Trigger 0",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_FLG_LM0_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_FLG_LM0_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_FLG_LM0_PC_TRIGGER10_QW,
      ._desc = "Trigger 1 and 0",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_FLG_LM0_PERR_CNT_OVFLOW_QW,
      ._desc = "LM counter overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PM_CNTR_ROLLOVER",
      ._bpos = AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_BP,
      ._mask = AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_MASK,
      ._index = AR_PI_ERR_FLG_PM_CNTR_ROLLOVER_QW,
      ._desc = "performance monitor counter rollover",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PM_CNTR_PERR",
      ._bpos = AR_PI_ERR_FLG_PM_CNTR_PERR_BP,
      ._mask = AR_PI_ERR_FLG_PM_CNTR_PERR_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_PM_CNTR_PERR_MASK,
      ._index = AR_PI_ERR_FLG_PM_CNTR_PERR_QW,
      ._desc = "performance monitor counter parity error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_TRIGGER",
      ._bpos = AR_PI_ERR_FLG_LM1_TRIGGER_BP,
      ._mask = AR_PI_ERR_FLG_LM1_TRIGGER_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_TRIGGER_MASK,
      ._index = AR_PI_ERR_FLG_LM1_TRIGGER_QW,
      ._desc = "logic monitor 1 Trigger",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_TRIGGER",
      ._bpos = AR_PI_ERR_FLG_LM0_TRIGGER_BP,
      ._mask = AR_PI_ERR_FLG_LM0_TRIGGER_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_TRIGGER_MASK,
      ._index = AR_PI_ERR_FLG_LM0_TRIGGER_QW,
      ._desc = "logic monitor 0 Trigger",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM1_PERR",
      ._bpos = AR_PI_ERR_FLG_LM1_PERR_BP,
      ._mask = AR_PI_ERR_FLG_LM1_PERR_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM1_PERR_MASK,
      ._index = AR_PI_ERR_FLG_LM1_PERR_QW,
      ._desc = "logic monitor 1 parity error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LM0_PERR",
      ._bpos = AR_PI_ERR_FLG_LM0_PERR_BP,
      ._mask = AR_PI_ERR_FLG_LM0_PERR_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_LM0_PERR_MASK,
      ._index = AR_PI_ERR_FLG_LM0_PERR_QW,
      ._desc = "logic monitor 0 parity error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_ERR_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_ERR_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_ERR_FLG_RSTDATA & AR_PI_ERR_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_ERR_FLG_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000100001ull,
      ._access = "RW1,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_err_clr_detail[] = {
    { ._name = "LB_RING_CCLK_UNFLOW",
      ._bpos = AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LB_RING_CCLK_UNFLOW_QW,
      ._desc = "LB Ring FIFO for converting pclk to cclk has underflowed",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LB_RING_CCLK_OVFLOW",
      ._bpos = AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LB_RING_CCLK_OVFLOW_QW,
      ._desc = "LB Ring FIFO for converting cclk to pclk has overflowed",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM1_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "Async Buffer 0 Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM1_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "Async Buffer 0 Underflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM1_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "Async Buffer 1 Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM1_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "Async Buffer 1Underflowow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_CLR_LM1_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_CLR_LM1_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_CLR_LM1_PC_TRIGGER1_QW,
      ._desc = "Trigger 1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_CLR_LM1_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_CLR_LM1_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_CLR_LM1_PC_TRIGGER0_QW,
      ._desc = "Trigger 0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_CLR_LM1_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_CLR_LM1_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_CLR_LM1_PC_TRIGGER10_QW,
      ._desc = "Trigger 1 and 0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM1_PERR_CNT_OVFLOW_QW,
      ._desc = "LM counter overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM0_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "Async Buffer 0 Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM0_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "Async Buffer 0 Underflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM0_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "Async Buffer 1 Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM0_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "Async Buffer 1Underflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_CLR_LM0_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_CLR_LM0_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_CLR_LM0_PC_TRIGGER1_QW,
      ._desc = "Trigger 1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_CLR_LM0_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_CLR_LM0_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_CLR_LM0_PC_TRIGGER0_QW,
      ._desc = "Trigger 0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_CLR_LM0_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_CLR_LM0_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_CLR_LM0_PC_TRIGGER10_QW,
      ._desc = "Trigger 1 and 0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_CLR_LM0_PERR_CNT_OVFLOW_QW,
      ._desc = "LM counter overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PM_CNTR_ROLLOVER",
      ._bpos = AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_BP,
      ._mask = AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_MASK,
      ._index = AR_PI_ERR_CLR_PM_CNTR_ROLLOVER_QW,
      ._desc = "performance monitor counter rollover",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PM_CNTR_PERR",
      ._bpos = AR_PI_ERR_CLR_PM_CNTR_PERR_BP,
      ._mask = AR_PI_ERR_CLR_PM_CNTR_PERR_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_PM_CNTR_PERR_MASK,
      ._index = AR_PI_ERR_CLR_PM_CNTR_PERR_QW,
      ._desc = "performance monitor counter parity error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_TRIGGER",
      ._bpos = AR_PI_ERR_CLR_LM1_TRIGGER_BP,
      ._mask = AR_PI_ERR_CLR_LM1_TRIGGER_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_TRIGGER_MASK,
      ._index = AR_PI_ERR_CLR_LM1_TRIGGER_QW,
      ._desc = "logic monitor 1 Trigger",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_TRIGGER",
      ._bpos = AR_PI_ERR_CLR_LM0_TRIGGER_BP,
      ._mask = AR_PI_ERR_CLR_LM0_TRIGGER_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_TRIGGER_MASK,
      ._index = AR_PI_ERR_CLR_LM0_TRIGGER_QW,
      ._desc = "logic monitor 0 Trigger",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM1_PERR",
      ._bpos = AR_PI_ERR_CLR_LM1_PERR_BP,
      ._mask = AR_PI_ERR_CLR_LM1_PERR_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM1_PERR_MASK,
      ._index = AR_PI_ERR_CLR_LM1_PERR_QW,
      ._desc = "logic monitor 1 parity error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LM0_PERR",
      ._bpos = AR_PI_ERR_CLR_LM0_PERR_BP,
      ._mask = AR_PI_ERR_CLR_LM0_PERR_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_LM0_PERR_MASK,
      ._index = AR_PI_ERR_CLR_LM0_PERR_QW,
      ._desc = "logic monitor 0 parity error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_ERR_CLR_DIAG_ONLY_BP,
      ._mask = AR_PI_ERR_CLR_DIAG_ONLY_MASK,
      ._rval = AR_PI_ERR_CLR_RSTDATA & AR_PI_ERR_CLR_DIAG_ONLY_MASK,
      ._index = AR_PI_ERR_CLR_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_err_hss_msk_detail[] = {
    { ._name = "LB_RING_CCLK_UNFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LB_RING_CCLK_UNFLOW_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LB_RING_CCLK_OVFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LB_RING_CCLK_OVFLOW_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER1_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER0_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_PC_TRIGGER10_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_PERR_CNT_OVFLOW_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER1_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER0_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_PC_TRIGGER10_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_PERR_CNT_OVFLOW_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PM_CNTR_ROLLOVER",
      ._bpos = AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_BP,
      ._mask = AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_MASK,
      ._index = AR_PI_ERR_HSS_MSK_PM_CNTR_ROLLOVER_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PM_CNTR_PERR",
      ._bpos = AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_BP,
      ._mask = AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_MASK,
      ._index = AR_PI_ERR_HSS_MSK_PM_CNTR_PERR_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_TRIGGER",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_TRIGGER_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_TRIGGER_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_TRIGGER_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_TRIGGER_QW,
      ._desc = "4:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_TRIGGER",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_TRIGGER_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_TRIGGER_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_TRIGGER_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_TRIGGER_QW,
      ._desc = "3:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PERR",
      ._bpos = AR_PI_ERR_HSS_MSK_LM1_PERR_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM1_PERR_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM1_PERR_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM1_PERR_QW,
      ._desc = "2:2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PERR",
      ._bpos = AR_PI_ERR_HSS_MSK_LM0_PERR_BP,
      ._mask = AR_PI_ERR_HSS_MSK_LM0_PERR_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_LM0_PERR_MASK,
      ._index = AR_PI_ERR_HSS_MSK_LM0_PERR_QW,
      ._desc = "1:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_ERR_HSS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_ERR_HSS_MSK_RSTDATA & AR_PI_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_ERR_HSS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_err_os_msk_detail[] = {
    { ._name = "LB_RING_CCLK_UNFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LB_RING_CCLK_UNFLOW_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LB_RING_CCLK_OVFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LB_RING_CCLK_OVFLOW_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER1_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER0_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_PC_TRIGGER10_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_PERR_CNT_OVFLOW_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER1_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER0_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_PC_TRIGGER10_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_PERR_CNT_OVFLOW_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PM_CNTR_ROLLOVER",
      ._bpos = AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_BP,
      ._mask = AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_MASK,
      ._index = AR_PI_ERR_OS_MSK_PM_CNTR_ROLLOVER_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PM_CNTR_PERR",
      ._bpos = AR_PI_ERR_OS_MSK_PM_CNTR_PERR_BP,
      ._mask = AR_PI_ERR_OS_MSK_PM_CNTR_PERR_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_PM_CNTR_PERR_MASK,
      ._index = AR_PI_ERR_OS_MSK_PM_CNTR_PERR_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_TRIGGER",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_TRIGGER_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_TRIGGER_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_TRIGGER_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_TRIGGER_QW,
      ._desc = "4:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_TRIGGER",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_TRIGGER_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_TRIGGER_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_TRIGGER_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_TRIGGER_QW,
      ._desc = "3:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PERR",
      ._bpos = AR_PI_ERR_OS_MSK_LM1_PERR_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM1_PERR_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM1_PERR_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM1_PERR_QW,
      ._desc = "2:2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PERR",
      ._bpos = AR_PI_ERR_OS_MSK_LM0_PERR_BP,
      ._mask = AR_PI_ERR_OS_MSK_LM0_PERR_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_LM0_PERR_MASK,
      ._index = AR_PI_ERR_OS_MSK_LM0_PERR_QW,
      ._desc = "1:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_ERR_OS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_ERR_OS_MSK_RSTDATA & AR_PI_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_ERR_OS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_err_first_flg_detail[] = {
    { ._name = "LB_RING_CCLK_UNFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_UNFLOW_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LB_RING_CCLK_OVFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LB_RING_CCLK_OVFLOW_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER1_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER0_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_PC_TRIGGER10_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_PERR_CNT_OVFLOW_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF0_OVFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_OVFLOW_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF0_UNFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF0_UNFLOW_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF1_OVFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_OVFLOW_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_ASYNC_BUF1_UNFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_ASYNC_BUF1_UNFLOW_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER1",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER1_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER0",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER0_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PC_TRIGGER10",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_PC_TRIGGER10_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PERR_CNT_OVFLOW",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_PERR_CNT_OVFLOW_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PM_CNTR_ROLLOVER",
      ._bpos = AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_PM_CNTR_ROLLOVER_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PM_CNTR_PERR",
      ._bpos = AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_PM_CNTR_PERR_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_TRIGGER",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_TRIGGER_QW,
      ._desc = "4:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_TRIGGER",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_TRIGGER_QW,
      ._desc = "3:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM1_PERR",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM1_PERR_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM1_PERR_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM1_PERR_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM1_PERR_QW,
      ._desc = "2:2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LM0_PERR",
      ._bpos = AR_PI_ERR_FIRST_FLG_LM0_PERR_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_LM0_PERR_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_LM0_PERR_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_LM0_PERR_QW,
      ._desc = "1:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_ERR_FIRST_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_ERR_FIRST_FLG_RSTDATA & AR_PI_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_ERR_FIRST_FLG_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_pmi_cfg_detail[] = {
    { ._name = "PRF_PTID_BLKD_EN",
      ._bpos = AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_BP,
      ._mask = AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_MASK,
      ._index = AR_PI_CFG_PMI_CFG_PRF_PTID_BLKD_EN_QW,
      ._desc = "Enable for a NIC request translation Blocked Performance counter",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "PRF_IRSP_BLKD_EN",
      ._bpos = AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_BP,
      ._mask = AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_MASK,
      ._index = AR_PI_CFG_PMI_CFG_PRF_IRSP_BLKD_EN_QW,
      ._desc = "Enable for IRsp Buffer Blocked Performance counter",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "PRF_NRSP_BLKD_EN",
      ._bpos = AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_BP,
      ._mask = AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_MASK,
      ._index = AR_PI_CFG_PMI_CFG_PRF_NRSP_BLKD_EN_QW,
      ._desc = "Enable for NRsp Buffer Blocked Performance counter",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "POSTED_PHANTOM_ENA",
      ._bpos = AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_BP,
      ._mask = AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_MASK,
      ._index = AR_PI_CFG_PMI_CFG_POSTED_PHANTOM_ENA_QW,
      ._desc = "Posted Phantom ID Enable",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TBE_FATAL_ENA",
      ._bpos = AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_BP,
      ._mask = AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_MASK,
      ._index = AR_PI_CFG_PMI_CFG_TBE_FATAL_ENA_QW,
      ._desc = "Tail Bit Error and MBE Fatal Enable",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "POISON_ENA",
      ._bpos = AR_PI_CFG_PMI_CFG_POISON_ENA_BP,
      ._mask = AR_PI_CFG_PMI_CFG_POISON_ENA_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_POISON_ENA_MASK,
      ._index = AR_PI_CFG_PMI_CFG_POISON_ENA_QW,
      ._desc = "Sets the poison bit for PCIe requests that incur a MBE payload error during request translation",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "GET_TPH_ENA",
      ._bpos = AR_PI_CFG_PMI_CFG_GET_TPH_ENA_BP,
      ._mask = AR_PI_CFG_PMI_CFG_GET_TPH_ENA_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_GET_TPH_ENA_MASK,
      ._index = AR_PI_CFG_PMI_CFG_GET_TPH_ENA_QW,
      ._desc = "TPH enable for Get requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "PUT_TPH_ENA",
      ._bpos = AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_BP,
      ._mask = AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_MASK,
      ._index = AR_PI_CFG_PMI_CFG_PUT_TPH_ENA_QW,
      ._desc = "TPH enable for Put requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "AMO_TPH_ENA",
      ._bpos = AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_BP,
      ._mask = AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_MASK,
      ._index = AR_PI_CFG_PMI_CFG_AMO_TPH_ENA_QW,
      ._desc = "TPH enable for AMO requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "EXT_TAG_POOL_ENA",
      ._bpos = AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_BP,
      ._mask = AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_MASK,
      ._index = AR_PI_CFG_PMI_CFG_EXT_TAG_POOL_ENA_QW,
      ._desc = "Extended Tag Mode TID Pool enable",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "NIC_RESP_CREDITS",
      ._bpos = AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_BP,
      ._mask = AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_MASK,
      ._index = AR_PI_CFG_PMI_CFG_NIC_RESP_CREDITS_QW,
      ._desc = "PI to NIC Response Flit Buffer Credits",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "NRSP_HWM_THRESH",
      ._bpos = AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_BP,
      ._mask = AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_MASK,
      ._index = AR_PI_CFG_PMI_CFG_NRSP_HWM_THRESH_QW,
      ._desc = "NIC Response Buffer High Water Mark Threshold",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "IRSP_FC_THRESH",
      ._bpos = AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_BP,
      ._mask = AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_MASK,
      ._index = AR_PI_CFG_PMI_CFG_IRSP_FC_THRESH_QW,
      ._desc = "Immediate Response Buffer Flow Control Threshold",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "NRSP_FC_THRESH",
      ._bpos = AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_BP,
      ._mask = AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_MASK,
      ._index = AR_PI_CFG_PMI_CFG_NRSP_FC_THRESH_QW,
      ._desc = "NIC Response Buffer Flow Control Threshold",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "PREQ_FC_THRESH",
      ._bpos = AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_BP,
      ._mask = AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_MASK,
      ._rval = AR_PI_CFG_PMI_CFG_RSTDATA & AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_MASK,
      ._index = AR_PI_CFG_PMI_CFG_PREQ_FC_THRESH_QW,
      ._desc = "PCIe Request Buffer Flow Control Threshold",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_pmi_attr_ctl_detail[] = {
    { ._name = "PUT_NS",
      ._bpos = AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_BP,
      ._mask = AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_MASK,
      ._rval = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA & AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_MASK,
      ._index = AR_PI_CFG_PMI_ATTR_CTL_PUT_NS_QW,
      ._desc = "No Snoop Attribute control for Put requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "PUT_RO",
      ._bpos = AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_BP,
      ._mask = AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_MASK,
      ._rval = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA & AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_MASK,
      ._index = AR_PI_CFG_PMI_ATTR_CTL_PUT_RO_QW,
      ._desc = "Relaxed Order Attribute control for Put requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "GET_NS",
      ._bpos = AR_PI_CFG_PMI_ATTR_CTL_GET_NS_BP,
      ._mask = AR_PI_CFG_PMI_ATTR_CTL_GET_NS_MASK,
      ._rval = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA & AR_PI_CFG_PMI_ATTR_CTL_GET_NS_MASK,
      ._index = AR_PI_CFG_PMI_ATTR_CTL_GET_NS_QW,
      ._desc = "No Snoop Attribute control for Get requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "GET_RO",
      ._bpos = AR_PI_CFG_PMI_ATTR_CTL_GET_RO_BP,
      ._mask = AR_PI_CFG_PMI_ATTR_CTL_GET_RO_MASK,
      ._rval = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA & AR_PI_CFG_PMI_ATTR_CTL_GET_RO_MASK,
      ._index = AR_PI_CFG_PMI_ATTR_CTL_GET_RO_QW,
      ._desc = "Relaxed Order Attribute control for Get requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "FLUSH_NS",
      ._bpos = AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_BP,
      ._mask = AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_MASK,
      ._rval = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA & AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_MASK,
      ._index = AR_PI_CFG_PMI_ATTR_CTL_FLUSH_NS_QW,
      ._desc = "No Snoop Attribute control for Flush requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "FLUSH_RO",
      ._bpos = AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_BP,
      ._mask = AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_MASK,
      ._rval = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA & AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_MASK,
      ._index = AR_PI_CFG_PMI_ATTR_CTL_FLUSH_RO_QW,
      ._desc = "Relaxed Order Attribute control for Flush requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "AMO_NS",
      ._bpos = AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_BP,
      ._mask = AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_MASK,
      ._rval = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA & AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_MASK,
      ._index = AR_PI_CFG_PMI_ATTR_CTL_AMO_NS_QW,
      ._desc = "No Snoop Attribute control for AMO requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "AMO_RO",
      ._bpos = AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_BP,
      ._mask = AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_MASK,
      ._rval = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA & AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_MASK,
      ._index = AR_PI_CFG_PMI_ATTR_CTL_AMO_RO_QW,
      ._desc = "Relaxed Order Attribute control for AMO requests",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_pmi_tcg_cfg_detail[] = {
    { ._name = "TCG7_VEC",
      ._bpos = AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_BP,
      ._mask = AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_CFG_RSTDATA & AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_MASK,
      ._index = AR_PI_CFG_PMI_TCG_CFG_TCG7_VEC_QW,
      ._desc = "Translation Context Group 7 Function ID Vector",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG6_VEC",
      ._bpos = AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_BP,
      ._mask = AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_CFG_RSTDATA & AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_MASK,
      ._index = AR_PI_CFG_PMI_TCG_CFG_TCG6_VEC_QW,
      ._desc = "Translation Context Group 6 Function ID Vector",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG5_VEC",
      ._bpos = AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_BP,
      ._mask = AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_CFG_RSTDATA & AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_MASK,
      ._index = AR_PI_CFG_PMI_TCG_CFG_TCG5_VEC_QW,
      ._desc = "Translation Context Group 5 Function ID Vector",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG4_VEC",
      ._bpos = AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_BP,
      ._mask = AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_CFG_RSTDATA & AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_MASK,
      ._index = AR_PI_CFG_PMI_TCG_CFG_TCG4_VEC_QW,
      ._desc = "Translation Context Group 4 Function ID Vector",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG3_VEC",
      ._bpos = AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_BP,
      ._mask = AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_CFG_RSTDATA & AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_MASK,
      ._index = AR_PI_CFG_PMI_TCG_CFG_TCG3_VEC_QW,
      ._desc = "Translation Context Group 3 Function ID Vector",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG2_VEC",
      ._bpos = AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_BP,
      ._mask = AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_CFG_RSTDATA & AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_MASK,
      ._index = AR_PI_CFG_PMI_TCG_CFG_TCG2_VEC_QW,
      ._desc = "Translation Context Group 2 Function ID Vector",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG1_VEC",
      ._bpos = AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_BP,
      ._mask = AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_CFG_RSTDATA & AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_MASK,
      ._index = AR_PI_CFG_PMI_TCG_CFG_TCG1_VEC_QW,
      ._desc = "Translation Context Group 1 Function ID Vector",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG0_VEC",
      ._bpos = AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_BP,
      ._mask = AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_CFG_RSTDATA & AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_MASK,
      ._index = AR_PI_CFG_PMI_TCG_CFG_TCG0_VEC_QW,
      ._desc = "Translation Context Group 0 Function ID Vector",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_pmi_tcg_map_detail[] = {
    { ._name = "TCG_NTC15",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC15_QW,
      ._desc = "Translation Context Group ID for NTC15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC14",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC14_QW,
      ._desc = "Translation Context Group ID for NTC14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC13",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC13_QW,
      ._desc = "Translation Context Group ID for NTC13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC12",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC12_QW,
      ._desc = "Translation Context Group ID for NTC12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC11",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC11_QW,
      ._desc = "Translation Context Group ID for NTC11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC10",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC10_QW,
      ._desc = "Translation Context Group ID for NTC10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC9",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC9_QW,
      ._desc = "Translation Context Group ID for NTC9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC8",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC8_QW,
      ._desc = "Translation Context Group ID for NTC8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC7",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC7_QW,
      ._desc = "Translation Context Group ID for NTC7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC6",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC6_QW,
      ._desc = "Translation Context Group ID for NTC6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC5",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC5_QW,
      ._desc = "Translation Context Group ID for NTC5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC4",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC4_QW,
      ._desc = "Translation Context Group ID for NTC4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC3",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC3_QW,
      ._desc = "Translation Context Group ID for NTC3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC2",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC2_QW,
      ._desc = "Translation Context Group ID for NTC2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC1",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC1_QW,
      ._desc = "Translation Context Group ID for NTC1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TCG_NTC0",
      ._bpos = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_BP,
      ._mask = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_MASK,
      ._rval = AR_PI_CFG_PMI_TCG_MAP_RSTDATA & AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_MASK,
      ._index = AR_PI_CFG_PMI_TCG_MAP_TCG_NTC0_QW,
      ._desc = "Translation Context Group ID for NTC0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_pmi_tph_map_detail[] = {
    { ._name = "PRESENT",
      ._bpos = AR_PI_CFG_PMI_TPH_MAP_PRESENT_BP,
      ._mask = AR_PI_CFG_PMI_TPH_MAP_PRESENT_MASK,
      ._rval = AR_PI_CFG_PMI_TPH_MAP_RSTDATA & AR_PI_CFG_PMI_TPH_MAP_PRESENT_MASK,
      ._index = AR_PI_CFG_PMI_TPH_MAP_PRESENT_QW,
      ._desc = "TPH Present (TH)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TYPE",
      ._bpos = AR_PI_CFG_PMI_TPH_MAP_TYPE_BP,
      ._mask = AR_PI_CFG_PMI_TPH_MAP_TYPE_MASK,
      ._rval = AR_PI_CFG_PMI_TPH_MAP_RSTDATA & AR_PI_CFG_PMI_TPH_MAP_TYPE_MASK,
      ._index = AR_PI_CFG_PMI_TPH_MAP_TYPE_QW,
      ._desc = "TPH Type (PH)00: Bi-directional data structure01: Requester10: Target11: Target with Priority",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "ST_TAG",
      ._bpos = AR_PI_CFG_PMI_TPH_MAP_ST_TAG_BP,
      ._mask = AR_PI_CFG_PMI_TPH_MAP_ST_TAG_MASK,
      ._rval = AR_PI_CFG_PMI_TPH_MAP_RSTDATA & AR_PI_CFG_PMI_TPH_MAP_ST_TAG_MASK,
      ._index = AR_PI_CFG_PMI_TPH_MAP_ST_TAG_QW,
      ._desc = "TPH Steering Tag (ST) Bit 8 controls the source for providing the 8-bit ST used in the PCIe request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_pmi_zbr_adr_detail[] = {
    { ._name = "ZBR_ADR",
      ._bpos = AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_BP,
      ._mask = AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_MASK,
      ._rval = AR_PI_CFG_PMI_ZBR_ADR_RSTDATA & AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_MASK,
      ._index = AR_PI_CFG_PMI_ZBR_ADR_ZBR_ADR_QW,
      ._desc = "Zero-Byte Read Address",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_pmi_scrub_detail[] = {
    { ._name = "ENABLE",
      ._bpos = AR_PI_CFG_PMI_SCRUB_ENABLE_BP,
      ._mask = AR_PI_CFG_PMI_SCRUB_ENABLE_MASK,
      ._rval = AR_PI_CFG_PMI_SCRUB_RSTDATA & AR_PI_CFG_PMI_SCRUB_ENABLE_MASK,
      ._index = AR_PI_CFG_PMI_SCRUB_ENABLE_QW,
      ._desc = "Scrub function Enable",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "PRESCALE",
      ._bpos = AR_PI_CFG_PMI_SCRUB_PRESCALE_BP,
      ._mask = AR_PI_CFG_PMI_SCRUB_PRESCALE_MASK,
      ._rval = AR_PI_CFG_PMI_SCRUB_RSTDATA & AR_PI_CFG_PMI_SCRUB_PRESCALE_MASK,
      ._index = AR_PI_CFG_PMI_SCRUB_PRESCALE_QW,
      ._desc = "Timeout clock Prescale Control of 800Mhz (1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TIMEOUT",
      ._bpos = AR_PI_CFG_PMI_SCRUB_TIMEOUT_BP,
      ._mask = AR_PI_CFG_PMI_SCRUB_TIMEOUT_MASK,
      ._rval = AR_PI_CFG_PMI_SCRUB_RSTDATA & AR_PI_CFG_PMI_SCRUB_TIMEOUT_MASK,
      ._index = AR_PI_CFG_PMI_SCRUB_TIMEOUT_QW,
      ._desc = "Timeout value in prescaled clocks (2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_pmi_traffic_shape_detail[] = {
    { ._name = "ENABLE",
      ._bpos = AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_BP,
      ._mask = AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_MASK,
      ._rval = AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSTDATA & AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_MASK,
      ._index = AR_PI_CFG_PMI_TRAFFIC_SHAPE_ENABLE_QW,
      ._desc = "Traffic Shaping Enable",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "BURST_LIMIT",
      ._bpos = AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_BP,
      ._mask = AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_MASK,
      ._rval = AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSTDATA & AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_MASK,
      ._index = AR_PI_CFG_PMI_TRAFFIC_SHAPE_BURST_LIMIT_QW,
      ._desc = "Burst Limit",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TOKEN_CNT",
      ._bpos = AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_BP,
      ._mask = AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_MASK,
      ._rval = AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSTDATA & AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_MASK,
      ._index = AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_CNT_QW,
      ._desc = "Token Count",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TOKEN_RATE",
      ._bpos = AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_BP,
      ._mask = AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_MASK,
      ._rval = AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSTDATA & AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_MASK,
      ._index = AR_PI_CFG_PMI_TRAFFIC_SHAPE_TOKEN_RATE_QW,
      ._desc = "Token Rate",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_dbg_errinj_reqtrans_detail[] = {
    { ._name = "CHECKBITS_UP",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA & AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_UP_QW,
      ._desc = "When an error is injected, each bit that is set to one in this field causes the corresponding bit of the error detection syndrome for data bits 135:72 to be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "CHECKBITS_LO",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA & AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_REQTRANS_CHECKBITS_LO_QW,
      ._desc = "When an error is injected, each bit that is set to one in this field causes the corresponding bit of the error detection syndrome for data bits 63:0 to be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "PARITY",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA & AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_REQTRANS_PARITY_QW,
      ._desc = "When an error is injected, each bit that is set to one in this field causes the corresponding bit of the parity in the header to be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "COUNT",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA & AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_REQTRANS_COUNT_QW,
      ._desc = "Flit in which to inject the error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TRIGGERED",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA & AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_REQTRANS_TRIGGERED_QW,
      ._desc = "This status bit should be clear when the MMR is written by software",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "MODE",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA & AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_REQTRANS_MODE_QW,
      ._desc = "Mode 0: Inject error in the flit specified by COUNT in one packet",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "ENABLE",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA & AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_REQTRANS_ENABLE_QW,
      ._desc = "Enable error injection",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_dbg_errinj_prsp_detail[] = {
    { ._name = "CHECKBITS_UP",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_PRSP_RSTDATA & AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_UP_QW,
      ._desc = "When an error is injected, each bit that is set to one in this field causes the corresponding bit of the error detection syndrome for the PRSP buffer completion response bits 295:49 to be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "CHECKBITS_LO",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_PRSP_RSTDATA & AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_PRSP_CHECKBITS_LO_QW,
      ._desc = "When an error is injected, each bit that is set to one in this field causes the corresponding bit of the error detection syndrome for the PRSP buffer completion response bits 48:0 to be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "COUNT",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_PRSP_RSTDATA & AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_PRSP_COUNT_QW,
      ._desc = "Flit in which to inject the error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TRIGGERED",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_PRSP_RSTDATA & AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_PRSP_TRIGGERED_QW,
      ._desc = "This status bit should be clear when the MMR is written by software",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "MODE",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_PRSP_RSTDATA & AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_PRSP_MODE_QW,
      ._desc = "Mode 0: Inject error in the flit specified by COUNT in one packet",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "ENABLE",
      ._bpos = AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_BP,
      ._mask = AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_MASK,
      ._rval = AR_PI_PMI_DBG_ERRINJ_PRSP_RSTDATA & AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_MASK,
      ._index = AR_PI_PMI_DBG_ERRINJ_PRSP_ENABLE_QW,
      ._desc = "Enable error injection",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_err_flg_detail[] = {
    { ._name = "NREQ_LSTATUS_ERR",
      ._bpos = AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_QW,
      ._desc = "NIC Request received with LSTATUS Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_LSTATUS_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_NREQ_LSTATUS_ERR_RSP_QW,
      ._desc = "NIC Request received with LSTATUS Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_TIMEOUT_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_TIMEOUT_RSP_QW,
      ._desc = "HAL Completion Timeout",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_POISON_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_POISON_RSP_QW,
      ._desc = "HAL Completion Poison status",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_PE_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_RSP_QW,
      ._desc = "HAL Completion Parity Error (payload)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_PE",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_PE_QW,
      ._desc = "HAL Completion Parity Error (header)",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_NODATA_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_NODATA_RSP_QW,
      ._desc = "HAL Completion with No Data Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_MERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_MERR_RSP_QW,
      ._desc = "HAL Completion with Master Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_INVTAG",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_INVTAG_QW,
      ._desc = "HAL Completion with Invalid Tag Error",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_IDERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_IDERR_RSP_QW,
      ._desc = "HAL Completion with ID Error",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_CRS_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_CRS_RSP_QW,
      ._desc = "HAL Completion terminated with CRS (retry) status",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_CA_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_CA_RSP_QW,
      ._desc = "HAL Completion terminated with CA (abort) status",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_UR_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_UR_RSP_QW,
      ._desc = "HAL Completion terminated with UR (unsupported request) status",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "HAL_COMPL_ADRERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_HAL_COMPL_ADRERR_RSP_QW,
      ._desc = "HAL Completion Address Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "TID_ALLOC_ERR",
      ._bpos = AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FLG_TID_ALLOC_ERR_QW,
      ._desc = "PCIe TID Allocation Error",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "ILLEGAL_CNTBM",
      ._bpos = AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_BP,
      ._mask = AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_MASK,
      ._index = AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_QW,
      ._desc = "Illegal NIC Request cntbm-address combination",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "ILLEGAL_CNTBM_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_ILLEGAL_CNTBM_RSP_QW,
      ._desc = "Illegal NIC Request cntbm-address combination w/ Response",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "ILLEGAL_CMD",
      ._bpos = AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_BP,
      ._mask = AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_MASK,
      ._index = AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_QW,
      ._desc = "Illegal NIC Request Command",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "ILLEGAL_CMD_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_ILLEGAL_CMD_RSP_QW,
      ._desc = "Illegal NIC Request Command w/ Response",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "MORB_PE",
      ._bpos = AR_PI_PMI_ERR_FLG_MORB_PE_BP,
      ._mask = AR_PI_PMI_ERR_FLG_MORB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_MORB_PE_MASK,
      ._index = AR_PI_PMI_ERR_FLG_MORB_PE_QW,
      ._desc = "MORB Buffer Parity Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "IRSP_PE",
      ._bpos = AR_PI_PMI_ERR_FLG_IRSP_PE_BP,
      ._mask = AR_PI_PMI_ERR_FLG_IRSP_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_IRSP_PE_MASK,
      ._index = AR_PI_PMI_ERR_FLG_IRSP_PE_QW,
      ._desc = "IRsp Buffer Parity Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NRSP_SB_PE",
      ._bpos = AR_PI_PMI_ERR_FLG_NRSP_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_FLG_NRSP_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_NRSP_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_FLG_NRSP_SB_PE_QW,
      ._desc = "NRsp Buffer Sideband Parity Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "LAST_COMPL_ERR",
      ._bpos = AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FLG_LAST_COMPL_ERR_QW,
      ._desc = "Last Compltion Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_HDR_PE",
      ._bpos = AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_BP,
      ._mask = AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_MASK,
      ._index = AR_PI_PMI_ERR_FLG_NREQ_HDR_PE_QW,
      ._desc = "NReq Buffer Header Parity Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_SB_PE",
      ._bpos = AR_PI_PMI_ERR_FLG_NREQ_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_FLG_NREQ_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_NREQ_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_FLG_NREQ_SB_PE_QW,
      ._desc = "NReq Buffer Sideband Parity Error",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_SB_DATA_ERR",
      ._bpos = AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_QW,
      ._desc = "NReq Buffer Sideband Data Error",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_SB_DATA_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FLG_NREQ_SB_DATA_ERR_RSP_QW,
      ._desc = "NReq Buffer Sideband Data Error w/ Response",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_SB_HDR_ERR",
      ._bpos = AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FLG_NREQ_SB_HDR_ERR_QW,
      ._desc = "NReq Buffer Sideband Header Error",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PREQ_WRT_ERROR",
      ._bpos = AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_BP,
      ._mask = AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_MASK,
      ._index = AR_PI_PMI_ERR_FLG_PREQ_WRT_ERROR_QW,
      ._desc = "PReq Buffer Write Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_ERR_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_ERR_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_ERR_FLG_RSTDATA & AR_PI_PMI_ERR_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_ERR_FLG_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000100001ull,
      ._access = "RW1,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_err_clr_detail[] = {
    { ._name = "NREQ_LSTATUS_ERR",
      ._bpos = AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_BP,
      ._mask = AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_MASK,
      ._index = AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_QW,
      ._desc = "NIC Request received with LSTATUS Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_LSTATUS_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_NREQ_LSTATUS_ERR_RSP_QW,
      ._desc = "NIC Request received with LSTATUS Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_TIMEOUT_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_TIMEOUT_RSP_QW,
      ._desc = "HAL Completion Timeout",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_POISON_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_POISON_RSP_QW,
      ._desc = "HAL Completion Poison status",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_PE_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_RSP_QW,
      ._desc = "HAL Completion Parity Error (payload)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_PE",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_PE_QW,
      ._desc = "HAL Completion Parity Error (header)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_NODATA_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_NODATA_RSP_QW,
      ._desc = "HAL Completion with No Data Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_MERR_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_MERR_RSP_QW,
      ._desc = "HAL Completion with Master Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_INVTAG",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_INVTAG_QW,
      ._desc = "HAL Completion with Invalid Tag Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_IDERR_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_IDERR_RSP_QW,
      ._desc = "HAL Completion with ID Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_CRS_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_CRS_RSP_QW,
      ._desc = "HAL Completion terminated with CRS (retry) status",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_CA_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_CA_RSP_QW,
      ._desc = "HAL Completion terminated with CA (abort) status",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_UR_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_UR_RSP_QW,
      ._desc = "HAL Completion terminated with UR (unsupported request) status",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "HAL_COMPL_ADRERR_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_HAL_COMPL_ADRERR_RSP_QW,
      ._desc = "HAL Completion Address Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "TID_ALLOC_ERR",
      ._bpos = AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_BP,
      ._mask = AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_MASK,
      ._index = AR_PI_PMI_ERR_CLR_TID_ALLOC_ERR_QW,
      ._desc = "PCIe TID Allocation Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "ILLEGAL_CNTBM",
      ._bpos = AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_BP,
      ._mask = AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_MASK,
      ._index = AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_QW,
      ._desc = "Illegal NIC Request cntbm-address combination",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "ILLEGAL_CNTBM_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_ILLEGAL_CNTBM_RSP_QW,
      ._desc = "Illegal NIC Request cntbm-address combination w/ Response",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "ILLEGAL_CMD",
      ._bpos = AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_BP,
      ._mask = AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_MASK,
      ._index = AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_QW,
      ._desc = "Illegal NIC Request Command",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "ILLEGAL_CMD_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_ILLEGAL_CMD_RSP_QW,
      ._desc = "Illegal NIC Request Command w/ Response",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "MORB_PE",
      ._bpos = AR_PI_PMI_ERR_CLR_MORB_PE_BP,
      ._mask = AR_PI_PMI_ERR_CLR_MORB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_MORB_PE_MASK,
      ._index = AR_PI_PMI_ERR_CLR_MORB_PE_QW,
      ._desc = "MORB Buffer Parity Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "IRSP_PE",
      ._bpos = AR_PI_PMI_ERR_CLR_IRSP_PE_BP,
      ._mask = AR_PI_PMI_ERR_CLR_IRSP_PE_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_IRSP_PE_MASK,
      ._index = AR_PI_PMI_ERR_CLR_IRSP_PE_QW,
      ._desc = "IRsp Buffer Parity Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NRSP_SB_PE",
      ._bpos = AR_PI_PMI_ERR_CLR_NRSP_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_CLR_NRSP_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_NRSP_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_CLR_NRSP_SB_PE_QW,
      ._desc = "NRsp Buffer Sideband Parity Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LAST_COMPL_ERR",
      ._bpos = AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_BP,
      ._mask = AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_MASK,
      ._index = AR_PI_PMI_ERR_CLR_LAST_COMPL_ERR_QW,
      ._desc = "Last Compltion Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_HDR_PE",
      ._bpos = AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_BP,
      ._mask = AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_MASK,
      ._index = AR_PI_PMI_ERR_CLR_NREQ_HDR_PE_QW,
      ._desc = "NReq Buffer Header Parity Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_SB_PE",
      ._bpos = AR_PI_PMI_ERR_CLR_NREQ_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_CLR_NREQ_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_NREQ_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_CLR_NREQ_SB_PE_QW,
      ._desc = "NReq Buffer Sideband Parity Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_SB_DATA_ERR",
      ._bpos = AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_BP,
      ._mask = AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_MASK,
      ._index = AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_QW,
      ._desc = "NReq Buffer Sideband Data Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_SB_DATA_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_CLR_NREQ_SB_DATA_ERR_RSP_QW,
      ._desc = "NReq Buffer Sideband Data Error w/ Response",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_SB_HDR_ERR",
      ._bpos = AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_BP,
      ._mask = AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_MASK,
      ._index = AR_PI_PMI_ERR_CLR_NREQ_SB_HDR_ERR_QW,
      ._desc = "NReq Buffer Sideband Header Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PREQ_WRT_ERROR",
      ._bpos = AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_BP,
      ._mask = AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_MASK,
      ._index = AR_PI_PMI_ERR_CLR_PREQ_WRT_ERROR_QW,
      ._desc = "PReq Buffer Write Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_ERR_CLR_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_ERR_CLR_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_ERR_CLR_RSTDATA & AR_PI_PMI_ERR_CLR_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_ERR_CLR_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_err_hss_msk_detail[] = {
    { ._name = "NREQ_LSTATUS_ERR",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_QW,
      ._desc = "29:29",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_LSTATUS_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_NREQ_LSTATUS_ERR_RSP_QW,
      ._desc = "28:28",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_TIMEOUT_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_TIMEOUT_RSP_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_POISON_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_POISON_RSP_QW,
      ._desc = "26:26",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_PE_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_RSP_QW,
      ._desc = "25:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_PE",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_PE_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_NODATA_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_NODATA_RSP_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_MERR_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_MERR_RSP_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_INVTAG",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_INVTAG_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_IDERR_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_IDERR_RSP_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_CRS_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CRS_RSP_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_CA_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_CA_RSP_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_UR_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_UR_RSP_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_ADRERR_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_HAL_COMPL_ADRERR_RSP_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "TID_ALLOC_ERR",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_TID_ALLOC_ERR_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CNTBM",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CNTBM_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CNTBM_RSP_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CMD",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CMD_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_ILLEGAL_CMD_RSP_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "MORB_PE",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_MORB_PE_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_MORB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_MORB_PE_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_MORB_PE_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_PE",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_IRSP_PE_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_SB_PE",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_NRSP_SB_PE_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LAST_COMPL_ERR",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_LAST_COMPL_ERR_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_HDR_PE",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_NREQ_HDR_PE_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_PE",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_PE_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_DATA_ERR",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_QW,
      ._desc = "4:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_DATA_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_DATA_ERR_RSP_QW,
      ._desc = "3:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_HDR_ERR",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_NREQ_SB_HDR_ERR_QW,
      ._desc = "2:2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ_WRT_ERROR",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_PREQ_WRT_ERROR_QW,
      ._desc = "1:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_ERR_HSS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_err_os_msk_detail[] = {
    { ._name = "NREQ_LSTATUS_ERR",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_QW,
      ._desc = "29:29",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_LSTATUS_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_NREQ_LSTATUS_ERR_RSP_QW,
      ._desc = "28:28",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_TIMEOUT_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_TIMEOUT_RSP_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_POISON_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_POISON_RSP_QW,
      ._desc = "26:26",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_PE_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_RSP_QW,
      ._desc = "25:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_PE",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_PE_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_NODATA_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_NODATA_RSP_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_MERR_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_MERR_RSP_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_INVTAG",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_INVTAG_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_IDERR_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_IDERR_RSP_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_CRS_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CRS_RSP_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_CA_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_CA_RSP_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_UR_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_UR_RSP_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_ADRERR_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_HAL_COMPL_ADRERR_RSP_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "TID_ALLOC_ERR",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_TID_ALLOC_ERR_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CNTBM",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CNTBM_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CNTBM_RSP_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CMD",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CMD_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_ILLEGAL_CMD_RSP_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "MORB_PE",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_MORB_PE_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_MORB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_MORB_PE_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_MORB_PE_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_PE",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_IRSP_PE_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_IRSP_PE_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_IRSP_PE_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_IRSP_PE_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_SB_PE",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_NRSP_SB_PE_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LAST_COMPL_ERR",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_LAST_COMPL_ERR_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_HDR_PE",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_NREQ_HDR_PE_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_PE",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_PE_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_DATA_ERR",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_QW,
      ._desc = "4:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_DATA_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_DATA_ERR_RSP_QW,
      ._desc = "3:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_HDR_ERR",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_NREQ_SB_HDR_ERR_QW,
      ._desc = "2:2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ_WRT_ERROR",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_PREQ_WRT_ERROR_QW,
      ._desc = "1:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_ERR_OS_MSK_RSTDATA & AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_ERR_OS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_err_first_flg_detail[] = {
    { ._name = "NREQ_LSTATUS_ERR",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_QW,
      ._desc = "29:29",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_LSTATUS_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_NREQ_LSTATUS_ERR_RSP_QW,
      ._desc = "28:28",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_TIMEOUT_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_TIMEOUT_RSP_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_POISON_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_POISON_RSP_QW,
      ._desc = "26:26",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_PE_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_RSP_QW,
      ._desc = "25:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_PE",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_PE_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_NODATA_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_NODATA_RSP_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_MERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_MERR_RSP_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_INVTAG",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_INVTAG_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_IDERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_IDERR_RSP_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_CRS_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CRS_RSP_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_CA_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_CA_RSP_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_UR_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_UR_RSP_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "HAL_COMPL_ADRERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_HAL_COMPL_ADRERR_RSP_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "TID_ALLOC_ERR",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_TID_ALLOC_ERR_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CNTBM",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CNTBM_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CNTBM_RSP_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CMD",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "ILLEGAL_CMD_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_ILLEGAL_CMD_RSP_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "MORB_PE",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_MORB_PE_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_PE",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_IRSP_PE_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_SB_PE",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_NRSP_SB_PE_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LAST_COMPL_ERR",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_LAST_COMPL_ERR_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_HDR_PE",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_NREQ_HDR_PE_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_PE",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_PE_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_DATA_ERR",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_QW,
      ._desc = "4:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_DATA_ERR_RSP",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_DATA_ERR_RSP_QW,
      ._desc = "3:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SB_HDR_ERR",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_NREQ_SB_HDR_ERR_QW,
      ._desc = "2:2",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ_WRT_ERROR",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_PREQ_WRT_ERROR_QW,
      ._desc = "1:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_ERR_FIRST_FLG_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_fifo_err_flg_detail[] = {
    { ._name = "PRSP_TBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_PRSP_TBE_QW,
      ._desc = "PRsp Buffer Tail bit Error",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PRSP_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_RSP_QW,
      ._desc = "PRsp Buffer Multi-bit Error w/ Response",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PREQ2_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_PREQ2_OVFLOW_QW,
      ._desc = "PReq Buffer 2 Overflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PREQ1_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_PREQ1_OVFLOW_QW,
      ._desc = "PReq Buffer 1 Overflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PREQ0_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_PREQ0_OVFLOW_QW,
      ._desc = "PReq Buffer 0 Overflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PRSP_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_PRSP_UNFLOW_QW,
      ._desc = "PRsp Buffer Underflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "IRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_UNFLOW_QW,
      ._desc = "IRsp Buffer Underflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "IRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_IRSP_BUF_OVFLOW_QW,
      ._desc = "IRsp Buffer Overflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_UNFLOW_QW,
      ._desc = "NRsp Buffer Underflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_NRSP_BUF_OVFLOW_QW,
      ._desc = "NRsp Buffer Overflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PRSP_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_PRSP_SBE_QW,
      ._desc = "PRsp Buffer Single-bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "PRSP_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_PRSP_MBE_QW,
      ._desc = "PRsp Buffer Multi-bit Error",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_NREQ_SBE_QW,
      ._desc = "NReq Buffer Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_QW,
      ._desc = "NReq Buffer Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_NREQ_MBE_RSP_QW,
      ._desc = "NReq Buffer Multi-Bit Error w/ Response ",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_NREQ_OVFLOW_QW,
      ._desc = "NReq Buffer Overflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "NREQ_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_NREQ_UNFLOW_QW,
      ._desc = "NReq Buffer Underflow",
      ._type_bitmsk = 0x0000000000008001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FLG_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000100001ull,
      ._access = "RW1,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_fifo_err_clr_detail[] = {
    { ._name = "PRSP_TBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_PRSP_TBE_QW,
      ._desc = "PRsp Buffer Tail bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PRSP_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_RSP_QW,
      ._desc = "PRsp Buffer Multi-bit Error w/ Response",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PREQ2_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_PREQ2_OVFLOW_QW,
      ._desc = "PReq Buffer 2 Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PREQ1_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_PREQ1_OVFLOW_QW,
      ._desc = "PReq Buffer 1 Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PREQ0_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_PREQ0_OVFLOW_QW,
      ._desc = "PReq Buffer 0 Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PRSP_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_PRSP_UNFLOW_QW,
      ._desc = "PRsp Buffer Underflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "IRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_UNFLOW_QW,
      ._desc = "IRsp Buffer Underflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "IRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_IRSP_BUF_OVFLOW_QW,
      ._desc = "IRsp Buffer Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_UNFLOW_QW,
      ._desc = "NRsp Buffer Underflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_NRSP_BUF_OVFLOW_QW,
      ._desc = "NRsp Buffer Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PRSP_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_PRSP_SBE_QW,
      ._desc = "PRsp Buffer Single-bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "PRSP_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_PRSP_MBE_QW,
      ._desc = "PRsp Buffer Multi-bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_NREQ_SBE_QW,
      ._desc = "NReq Buffer Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_QW,
      ._desc = "NReq Buffer Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_NREQ_MBE_RSP_QW,
      ._desc = "NReq Buffer Multi-Bit Error w/ Response ",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_NREQ_OVFLOW_QW,
      ._desc = "NReq Buffer Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NREQ_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_NREQ_UNFLOW_QW,
      ._desc = "NReq Buffer Underflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA & AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_CLR_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_fifo_err_hss_msk_detail[] = {
    { ._name = "PRSP_TBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_TBE_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_RSP_QW,
      ._desc = "26:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ2_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ2_OVFLOW_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ1_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ1_OVFLOW_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ0_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_PREQ0_OVFLOW_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_UNFLOW_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_UNFLOW_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_IRSP_BUF_OVFLOW_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_UNFLOW_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_NRSP_BUF_OVFLOW_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_SBE_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_PRSP_MBE_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_SBE_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_MBE_RSP_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_OVFLOW_QW,
      ._desc = "6:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_NREQ_UNFLOW_QW,
      ._desc = "3:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_HSS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_fifo_err_os_msk_detail[] = {
    { ._name = "PRSP_TBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_TBE_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_RSP_QW,
      ._desc = "26:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ2_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ2_OVFLOW_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ1_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ1_OVFLOW_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ0_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_PREQ0_OVFLOW_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_UNFLOW_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_UNFLOW_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_IRSP_BUF_OVFLOW_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_UNFLOW_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_NRSP_BUF_OVFLOW_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_SBE_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_PRSP_MBE_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_SBE_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_MBE_RSP_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_OVFLOW_QW,
      ._desc = "6:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_NREQ_UNFLOW_QW,
      ._desc = "3:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA & AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_OS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_fifo_err_first_flg_detail[] = {
    { ._name = "PRSP_TBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_TBE_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_RSP_QW,
      ._desc = "26:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ2_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ2_OVFLOW_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ1_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ1_OVFLOW_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PREQ0_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PREQ0_OVFLOW_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_UNFLOW_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_UNFLOW_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "IRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_IRSP_BUF_OVFLOW_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_BUF_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_UNFLOW_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NRSP_BUF_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NRSP_BUF_OVFLOW_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_SBE_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "PRSP_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_PRSP_MBE_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_SBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_SBE_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_MBE",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_MBE_RSP",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_MBE_RSP_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_OVFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_OVFLOW_QW,
      ._desc = "6:4",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NREQ_UNFLOW",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_NREQ_UNFLOW_QW,
      ._desc = "3:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA & AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_PMI_FIFO_ERR_FIRST_FLG_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_mbe_err_info_detail[] = {
    { ._name = "PRSP_RSP_SYND1",
      ._bpos = AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_BP,
      ._mask = AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_MASK,
      ._rval = AR_PI_PMI_MBE_ERR_INFO_RSTDATA & AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_MASK,
      ._index = AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND1_QW,
      ._desc = "PReq1 Buffer Data Syndrome1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "PRSP_RSP_SYND0",
      ._bpos = AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_BP,
      ._mask = AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_MASK,
      ._rval = AR_PI_PMI_MBE_ERR_INFO_RSTDATA & AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_MASK,
      ._index = AR_PI_PMI_MBE_ERR_INFO_PRSP_RSP_SYND0_QW,
      ._desc = "PReq1 Buffer Data Syndrome0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "PRSP_SYND1",
      ._bpos = AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_BP,
      ._mask = AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_MASK,
      ._rval = AR_PI_PMI_MBE_ERR_INFO_RSTDATA & AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_MASK,
      ._index = AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND1_QW,
      ._desc = "PReq1 Buffer Data Syndrome1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "PRSP_SYND0",
      ._bpos = AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_BP,
      ._mask = AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_MASK,
      ._rval = AR_PI_PMI_MBE_ERR_INFO_RSTDATA & AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_MASK,
      ._index = AR_PI_PMI_MBE_ERR_INFO_PRSP_SYND0_QW,
      ._desc = "PReq1 Buffer Data Syndrome0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "NREQ_RSP_SYND1",
      ._bpos = AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_BP,
      ._mask = AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_MASK,
      ._rval = AR_PI_PMI_MBE_ERR_INFO_RSTDATA & AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_MASK,
      ._index = AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND1_QW,
      ._desc = "NReq Buffer Data Syndrome1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "NREQ_RSP_SYND0",
      ._bpos = AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_BP,
      ._mask = AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_MASK,
      ._rval = AR_PI_PMI_MBE_ERR_INFO_RSTDATA & AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_MASK,
      ._index = AR_PI_PMI_MBE_ERR_INFO_NREQ_RSP_SYND0_QW,
      ._desc = "NReq Buffer Data Syndrome0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "NREQ_SYND1",
      ._bpos = AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_BP,
      ._mask = AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_MASK,
      ._rval = AR_PI_PMI_MBE_ERR_INFO_RSTDATA & AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_MASK,
      ._index = AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND1_QW,
      ._desc = "NReq Buffer Data Syndrome1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "NREQ_SYND0",
      ._bpos = AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_BP,
      ._mask = AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_MASK,
      ._rval = AR_PI_PMI_MBE_ERR_INFO_RSTDATA & AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_MASK,
      ._index = AR_PI_PMI_MBE_ERR_INFO_NREQ_SYND0_QW,
      ._desc = "NReq Buffer Data Syndrome0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_sbe_err_info_detail[] = {
    { ._name = "PRSP_SYND1",
      ._bpos = AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_BP,
      ._mask = AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_MASK,
      ._rval = AR_PI_PMI_SBE_ERR_INFO_RSTDATA & AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_MASK,
      ._index = AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND1_QW,
      ._desc = "PRsp Buffer Data Syndrome1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "PRSP_SYND0",
      ._bpos = AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_BP,
      ._mask = AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_MASK,
      ._rval = AR_PI_PMI_SBE_ERR_INFO_RSTDATA & AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_MASK,
      ._index = AR_PI_PMI_SBE_ERR_INFO_PRSP_SYND0_QW,
      ._desc = "PRsp Buffer Data Syndrome0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "NREQ_SYND1",
      ._bpos = AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_BP,
      ._mask = AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_MASK,
      ._rval = AR_PI_PMI_SBE_ERR_INFO_RSTDATA & AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_MASK,
      ._index = AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND1_QW,
      ._desc = "NReq Buffer Data Syndrome1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "NREQ_SYND0",
      ._bpos = AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_BP,
      ._mask = AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_MASK,
      ._rval = AR_PI_PMI_SBE_ERR_INFO_RSTDATA & AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_MASK,
      ._index = AR_PI_PMI_SBE_ERR_INFO_NREQ_SYND0_QW,
      ._desc = "NReq Buffer Data Syndrome0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_ptid_stall_duration_detail[] = {
    { ._name = "MAX",
      ._bpos = AR_PI_PMI_PTID_STALL_DURATION_MAX_BP,
      ._mask = AR_PI_PMI_PTID_STALL_DURATION_MAX_MASK,
      ._rval = AR_PI_PMI_PTID_STALL_DURATION_RSTDATA & AR_PI_PMI_PTID_STALL_DURATION_MAX_MASK,
      ._index = AR_PI_PMI_PTID_STALL_DURATION_MAX_QW,
      ._desc = "Maximum duration of stall",
      ._type_bitmsk = 0x0000000000000008ull,
      ._access = "RWS"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_irsp_stall_duration_detail[] = {
    { ._name = "MAX",
      ._bpos = AR_PI_PMI_IRSP_STALL_DURATION_MAX_BP,
      ._mask = AR_PI_PMI_IRSP_STALL_DURATION_MAX_MASK,
      ._rval = AR_PI_PMI_IRSP_STALL_DURATION_RSTDATA & AR_PI_PMI_IRSP_STALL_DURATION_MAX_MASK,
      ._index = AR_PI_PMI_IRSP_STALL_DURATION_MAX_QW,
      ._desc = "Maximum duration of stall",
      ._type_bitmsk = 0x0000000000000008ull,
      ._access = "RWS"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pmi_nrsp_stall_duration_detail[] = {
    { ._name = "MAX",
      ._bpos = AR_PI_PMI_NRSP_STALL_DURATION_MAX_BP,
      ._mask = AR_PI_PMI_NRSP_STALL_DURATION_MAX_MASK,
      ._rval = AR_PI_PMI_NRSP_STALL_DURATION_RSTDATA & AR_PI_PMI_NRSP_STALL_DURATION_MAX_MASK,
      ._index = AR_PI_PMI_NRSP_STALL_DURATION_MAX_QW,
      ._desc = "Maximum duration of stall",
      ._type_bitmsk = 0x0000000000000008ull,
      ._access = "RWS"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_cfg_detail[] = {
    { ._name = "MSIX_IN_BAND_FUNC_DISABLE",
      ._bpos = AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_BP,
      ._mask = AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_MASK,
      ._rval = AR_PI_PII_CFG_RSTDATA & AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_MASK,
      ._index = AR_PI_PII_CFG_MSIX_IN_BAND_FUNC_DISABLE_QW,
      ._desc = "MSI-X In Band Function DisableThe encoded in-band IRQ bus from the PMI block includes an associated function",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_dbg_errinj_ram_detail[] = {
    { ._name = "ADDRESS",
      ._bpos = AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_BP,
      ._mask = AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_MASK,
      ._rval = AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA & AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_MASK,
      ._index = AR_PI_PII_DBG_ERRINJ_RAM_ADDRESS_QW,
      ._desc = "This field indicates the address within the memory for which error injection is to occur",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "ECC1",
      ._bpos = AR_PI_PII_DBG_ERRINJ_RAM_ECC1_BP,
      ._mask = AR_PI_PII_DBG_ERRINJ_RAM_ECC1_MASK,
      ._rval = AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA & AR_PI_PII_DBG_ERRINJ_RAM_ECC1_MASK,
      ._index = AR_PI_PII_DBG_ERRINJ_RAM_ECC1_QW,
      ._desc = "When an error is injected on a flit, this field indicates which bits of ECC1 should be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "ECC0",
      ._bpos = AR_PI_PII_DBG_ERRINJ_RAM_ECC0_BP,
      ._mask = AR_PI_PII_DBG_ERRINJ_RAM_ECC0_MASK,
      ._rval = AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA & AR_PI_PII_DBG_ERRINJ_RAM_ECC0_MASK,
      ._index = AR_PI_PII_DBG_ERRINJ_RAM_ECC0_QW,
      ._desc = "When an error is injected on a flit, this field indicates which bits of ECC0 should be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TRIGGERED",
      ._bpos = AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_BP,
      ._mask = AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_MASK,
      ._rval = AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA & AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_MASK,
      ._index = AR_PI_PII_DBG_ERRINJ_RAM_TRIGGERED_QW,
      ._desc = "Error has been injected",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "SELECT",
      ._bpos = AR_PI_PII_DBG_ERRINJ_RAM_SELECT_BP,
      ._mask = AR_PI_PII_DBG_ERRINJ_RAM_SELECT_MASK,
      ._rval = AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA & AR_PI_PII_DBG_ERRINJ_RAM_SELECT_MASK,
      ._index = AR_PI_PII_DBG_ERRINJ_RAM_SELECT_QW,
      ._desc = "SELECT=00: Function 0SELECT=01: Function 1SELECT=10: Function 2SELECT=11: Function 3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "MODE",
      ._bpos = AR_PI_PII_DBG_ERRINJ_RAM_MODE_BP,
      ._mask = AR_PI_PII_DBG_ERRINJ_RAM_MODE_MASK,
      ._rval = AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA & AR_PI_PII_DBG_ERRINJ_RAM_MODE_MASK,
      ._index = AR_PI_PII_DBG_ERRINJ_RAM_MODE_QW,
      ._desc = "Mode 0: Inject error onceMode 1: Inject error alwaysMode 2: Inject error once if address matchesMode 3: Inject error always if address matches",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "EN",
      ._bpos = AR_PI_PII_DBG_ERRINJ_RAM_EN_BP,
      ._mask = AR_PI_PII_DBG_ERRINJ_RAM_EN_MASK,
      ._rval = AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA & AR_PI_PII_DBG_ERRINJ_RAM_EN_MASK,
      ._index = AR_PI_PII_DBG_ERRINJ_RAM_EN_QW,
      ._desc = "Enable error injection",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_err_flg_detail[] = {
    { ._name = "IRQ_SYNC_FIFO_UN",
      ._bpos = AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_BP,
      ._mask = AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_MASK,
      ._index = AR_PI_PII_ERR_FLG_IRQ_SYNC_FIFO_UN_QW,
      ._desc = "IRQ Sync FIFO Underflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F3_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_FLG_F3_MSIX_MSG_FIFO_OV_QW,
      ._desc = "Function 3 MSI-X Message FIFO Overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F2_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_FLG_F2_MSIX_MSG_FIFO_OV_QW,
      ._desc = "Function 2 MSI-X Message FIFO Overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F1_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_FLG_F1_MSIX_MSG_FIFO_OV_QW,
      ._desc = "Function 1 MSI-X Message FIFO Overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F0_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_FLG_F0_MSIX_MSG_FIFO_OV_QW,
      ._desc = "Function 0 MSI-X Message FIFO Overflow",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F3_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "Function 3 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F3_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_SBE_QW,
      ._desc = "Function 3 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F3_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "Function 3 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F3_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_FLG_F3_MSIX_TABLE_MBE_QW,
      ._desc = "Function 3 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F2_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "Function 2 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F2_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_SBE_QW,
      ._desc = "Function 2 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F2_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "Function 2 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F2_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_FLG_F2_MSIX_TABLE_MBE_QW,
      ._desc = "Function 2 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F1_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "Function 1 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F1_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_SBE_QW,
      ._desc = "Function 1 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F1_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "Function 1 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F1_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_FLG_F1_MSIX_TABLE_MBE_QW,
      ._desc = "Function 1 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F0_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "Function 0 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F0_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_SBE_QW,
      ._desc = "Function 0 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F0_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "Function 0 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "F0_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_FLG_F0_MSIX_TABLE_MBE_QW,
      ._desc = "Function 0 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1,HWO"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PII_ERR_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_PII_ERR_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_PII_ERR_FLG_RSTDATA & AR_PI_PII_ERR_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_PII_ERR_FLG_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000100001ull,
      ._access = "RW1,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_err_clr_detail[] = {
    { ._name = "IRQ_SYNC_FIFO_UN",
      ._bpos = AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_BP,
      ._mask = AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_MASK,
      ._index = AR_PI_PII_ERR_CLR_IRQ_SYNC_FIFO_UN_QW,
      ._desc = "IRQ Sync FIFO Underflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F3_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_CLR_F3_MSIX_MSG_FIFO_OV_QW,
      ._desc = "Function 3 MSI-X Message FIFO Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F2_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_CLR_F2_MSIX_MSG_FIFO_OV_QW,
      ._desc = "Function 2 MSI-X Message FIFO Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F1_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_CLR_F1_MSIX_MSG_FIFO_OV_QW,
      ._desc = "Function 1 MSI-X Message FIFO Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F0_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_CLR_F0_MSIX_MSG_FIFO_OV_QW,
      ._desc = "Function 0 MSI-X Message FIFO Overflow",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F3_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "Function 3 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F3_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_SBE_QW,
      ._desc = "Function 3 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F3_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "Function 3 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F3_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_CLR_F3_MSIX_TABLE_MBE_QW,
      ._desc = "Function 3 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F2_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "Function 2 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F2_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_SBE_QW,
      ._desc = "Function 2 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F2_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "Function 2 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F2_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_CLR_F2_MSIX_TABLE_MBE_QW,
      ._desc = "Function 2 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F1_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "Function 1 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F1_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_SBE_QW,
      ._desc = "Function 1 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F1_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "Function 1 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F1_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_CLR_F1_MSIX_TABLE_MBE_QW,
      ._desc = "Function 1 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F0_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "Function 0 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F0_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_SBE_QW,
      ._desc = "Function 0 MSI-X TABLE Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F0_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "Function 0 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "F0_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_CLR_F0_MSIX_TABLE_MBE_QW,
      ._desc = "Function 0 MSI-X TABLE Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PII_ERR_CLR_DIAG_ONLY_BP,
      ._mask = AR_PI_PII_ERR_CLR_DIAG_ONLY_MASK,
      ._rval = AR_PI_PII_ERR_CLR_RSTDATA & AR_PI_PII_ERR_CLR_DIAG_ONLY_MASK,
      ._index = AR_PI_PII_ERR_CLR_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_err_hss_msk_detail[] = {
    { ._name = "IRQ_SYNC_FIFO_UN",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_IRQ_SYNC_FIFO_UN_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_MSG_FIFO_OV_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_MSG_FIFO_OV_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_MSG_FIFO_OV_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_MSG_FIFO_OV_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_SBE_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F3_MSIX_TABLE_MBE_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_SBE_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F2_MSIX_TABLE_MBE_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_SBE_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "6:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F1_MSIX_TABLE_MBE_QW,
      ._desc = "6:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_SBE_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_F0_MSIX_TABLE_MBE_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_PII_ERR_HSS_MSK_RSTDATA & AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_PII_ERR_HSS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_err_os_msk_detail[] = {
    { ._name = "IRQ_SYNC_FIFO_UN",
      ._bpos = AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_IRQ_SYNC_FIFO_UN_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F3_MSIX_MSG_FIFO_OV_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F2_MSIX_MSG_FIFO_OV_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F1_MSIX_MSG_FIFO_OV_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F0_MSIX_MSG_FIFO_OV_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_SBE_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F3_MSIX_TABLE_MBE_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_SBE_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F2_MSIX_TABLE_MBE_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_SBE_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "6:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F1_MSIX_TABLE_MBE_QW,
      ._desc = "6:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_SBE_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_F0_MSIX_TABLE_MBE_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_PII_ERR_OS_MSK_RSTDATA & AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_PII_ERR_OS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_err_first_flg_detail[] = {
    { ._name = "IRQ_SYNC_FIFO_UN",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_IRQ_SYNC_FIFO_UN_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_MSG_FIFO_OV_QW,
      ._desc = "20:20",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_MSG_FIFO_OV_QW,
      ._desc = "19:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_MSG_FIFO_OV_QW,
      ._desc = "18:18",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_MSG_FIFO_OV",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_MSG_FIFO_OV_QW,
      ._desc = "17:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_SBE_QW,
      ._desc = "16:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F3_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F3_MSIX_TABLE_MBE_QW,
      ._desc = "14:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_SBE_QW,
      ._desc = "12:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F2_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F2_MSIX_TABLE_MBE_QW,
      ._desc = "10:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_SBE_QW,
      ._desc = "8:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "6:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F1_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F1_MSIX_TABLE_MBE_QW,
      ._desc = "6:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_SBE_DUP",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_DUP_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_SBE",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_SBE_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_MBE_DUP",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_DUP_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "F0_MSIX_TABLE_MBE",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_F0_MSIX_TABLE_MBE_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_PII_ERR_FIRST_FLG_RSTDATA & AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_PII_ERR_FIRST_FLG_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_err_info_mbe_detail[] = {
    { ._name = "F3_MSIX_TABLE_SYND1",
      ._bpos = AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_BP,
      ._mask = AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_MASK,
      ._rval = AR_PI_PII_ERR_INFO_MBE_RSTDATA & AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_MASK,
      ._index = AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND1_QW,
      ._desc = "Function 3 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F3_MSIX_TABLE_SYND0",
      ._bpos = AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_BP,
      ._mask = AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_MASK,
      ._rval = AR_PI_PII_ERR_INFO_MBE_RSTDATA & AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_MASK,
      ._index = AR_PI_PII_ERR_INFO_MBE_F3_MSIX_TABLE_SYND0_QW,
      ._desc = "Function 3 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F2_MSIX_TABLE_SYND1",
      ._bpos = AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_BP,
      ._mask = AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_MASK,
      ._rval = AR_PI_PII_ERR_INFO_MBE_RSTDATA & AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_MASK,
      ._index = AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND1_QW,
      ._desc = "Function 2 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F2_MSIX_TABLE_SYND0",
      ._bpos = AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_BP,
      ._mask = AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_MASK,
      ._rval = AR_PI_PII_ERR_INFO_MBE_RSTDATA & AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_MASK,
      ._index = AR_PI_PII_ERR_INFO_MBE_F2_MSIX_TABLE_SYND0_QW,
      ._desc = "Function 2 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F1_MSIX_TABLE_SYND1",
      ._bpos = AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_BP,
      ._mask = AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_MASK,
      ._rval = AR_PI_PII_ERR_INFO_MBE_RSTDATA & AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_MASK,
      ._index = AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND1_QW,
      ._desc = "Function 1 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F1_MSIX_TABLE_SYND0",
      ._bpos = AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_BP,
      ._mask = AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_MASK,
      ._rval = AR_PI_PII_ERR_INFO_MBE_RSTDATA & AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_MASK,
      ._index = AR_PI_PII_ERR_INFO_MBE_F1_MSIX_TABLE_SYND0_QW,
      ._desc = "Function 1 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F0_MSIX_TABLE_SYND1",
      ._bpos = AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_BP,
      ._mask = AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_MASK,
      ._rval = AR_PI_PII_ERR_INFO_MBE_RSTDATA & AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_MASK,
      ._index = AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND1_QW,
      ._desc = "Function 0 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F0_MSIX_TABLE_SYND0",
      ._bpos = AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_BP,
      ._mask = AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_MASK,
      ._rval = AR_PI_PII_ERR_INFO_MBE_RSTDATA & AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_MASK,
      ._index = AR_PI_PII_ERR_INFO_MBE_F0_MSIX_TABLE_SYND0_QW,
      ._desc = "Function 0 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pii_err_info_sbe_detail[] = {
    { ._name = "F3_MSIX_TABLE_SYND1",
      ._bpos = AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_BP,
      ._mask = AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_MASK,
      ._rval = AR_PI_PII_ERR_INFO_SBE_RSTDATA & AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_MASK,
      ._index = AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND1_QW,
      ._desc = "Function 3 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F3_MSIX_TABLE_SYND0",
      ._bpos = AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_BP,
      ._mask = AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_MASK,
      ._rval = AR_PI_PII_ERR_INFO_SBE_RSTDATA & AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_MASK,
      ._index = AR_PI_PII_ERR_INFO_SBE_F3_MSIX_TABLE_SYND0_QW,
      ._desc = "Function 3 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F2_MSIX_TABLE_SYND1",
      ._bpos = AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_BP,
      ._mask = AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_MASK,
      ._rval = AR_PI_PII_ERR_INFO_SBE_RSTDATA & AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_MASK,
      ._index = AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND1_QW,
      ._desc = "Function 2 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F2_MSIX_TABLE_SYND0",
      ._bpos = AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_BP,
      ._mask = AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_MASK,
      ._rval = AR_PI_PII_ERR_INFO_SBE_RSTDATA & AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_MASK,
      ._index = AR_PI_PII_ERR_INFO_SBE_F2_MSIX_TABLE_SYND0_QW,
      ._desc = "Function 2 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F1_MSIX_TABLE_SYND1",
      ._bpos = AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_BP,
      ._mask = AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_MASK,
      ._rval = AR_PI_PII_ERR_INFO_SBE_RSTDATA & AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_MASK,
      ._index = AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND1_QW,
      ._desc = "Function 1 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F1_MSIX_TABLE_SYND0",
      ._bpos = AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_BP,
      ._mask = AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_MASK,
      ._rval = AR_PI_PII_ERR_INFO_SBE_RSTDATA & AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_MASK,
      ._index = AR_PI_PII_ERR_INFO_SBE_F1_MSIX_TABLE_SYND0_QW,
      ._desc = "Function 1 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F0_MSIX_TABLE_SYND1",
      ._bpos = AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_BP,
      ._mask = AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_MASK,
      ._rval = AR_PI_PII_ERR_INFO_SBE_RSTDATA & AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_MASK,
      ._index = AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND1_QW,
      ._desc = "Function 0 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "F0_MSIX_TABLE_SYND0",
      ._bpos = AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_BP,
      ._mask = AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_MASK,
      ._rval = AR_PI_PII_ERR_INFO_SBE_RSTDATA & AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_MASK,
      ._index = AR_PI_PII_ERR_INFO_SBE_F0_MSIX_TABLE_SYND0_QW,
      ._desc = "Function 0 MSI-X Table Syndrome",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_cfg_detail[] = {
    { ._name = "REQ_HALT_ON_FATAL_ERROR",
      ._bpos = AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_BP,
      ._mask = AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_MASK,
      ._rval = AR_PI_PTI_CFG_RSTDATA & AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_MASK,
      ._index = AR_PI_PTI_CFG_REQ_HALT_ON_FATAL_ERROR_QW,
      ._desc = "Request Halt on Fatal ErrorIf this bit is set and a tail error or MBE is detected on the NIF request IFIFO, the PTI will halt processing of NIF requests and instead discard all packets",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "PI_NIC_CRD_MAX",
      ._bpos = AR_PI_PTI_CFG_PI_NIC_CRD_MAX_BP,
      ._mask = AR_PI_PTI_CFG_PI_NIC_CRD_MAX_MASK,
      ._rval = AR_PI_PTI_CFG_RSTDATA & AR_PI_PTI_CFG_PI_NIC_CRD_MAX_MASK,
      ._index = AR_PI_PTI_CFG_PI_NIC_CRD_MAX_QW,
      ._desc = "PI to NIC Credit MaximumMust be a minimum of 5 credits for requests to flow between the PI and NIC",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "LIF_RSP_OFIFO_AF_THRESH",
      ._bpos = AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_BP,
      ._mask = AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_MASK,
      ._rval = AR_PI_PTI_CFG_RSTDATA & AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_MASK,
      ._index = AR_PI_PTI_CFG_LIF_RSP_OFIFO_AF_THRESH_QW,
      ._desc = "LIF Response Output FIFO Almost Full ThresholdThis field is used to configure the almost full threshold of the asynchronous response FIFO between the Local Block Interface and the PCIe Target Request Interface",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_dbg_errinj_fifo_detail[] = {
    { ._name = "ECC1",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA & AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_FIFO_ECC1_QW,
      ._desc = "When an error is injected on a flit, this field indicates which bits of ECC1 should be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "ECC0",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA & AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_FIFO_ECC0_QW,
      ._desc = "When an error is injected on a flit, this field indicates which bits of ECC0 should be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TRIGGERED",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA & AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_FIFO_TRIGGERED_QW,
      ._desc = "Error has been injected",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "SELECT",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA & AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_FIFO_SELECT_QW,
      ._desc = "SELECT=00: LIF IFIFOSELECT=01: NIF IFIFOSELECT=10: ReservedSELECT=11: Reserved",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "COUNT",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA & AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_FIFO_COUNT_QW,
      ._desc = "Indicates the spacing between flits with errors injected",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "MODE",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA & AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_FIFO_MODE_QW,
      ._desc = "0: Inject error once1: Inject error continuously",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "EN",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_FIFO_EN_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_FIFO_EN_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA & AR_PI_PTI_DBG_ERRINJ_FIFO_EN_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_FIFO_EN_QW,
      ._desc = "Enable error injection",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_dbg_errinj_cmpl_poison_detail[] = {
    { ._name = "MASK",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTDATA & AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MASK_QW,
      ._desc = "This field can be used to mask individual bits of the address of the original request for which completion poison injection is to occur",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "ADDRESS",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTDATA & AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_ADDRESS_QW,
      ._desc = "This field indicates the address of the original request for which completion poison injection is to occur",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "TRIGGERED",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTDATA & AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_TRIGGERED_QW,
      ._desc = "Error has been injected",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = "MODE",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTDATA & AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_MODE_QW,
      ._desc = "Mode 0: Inject error onceMode 1: Inject error alwaysMode 2: Inject error once if address of request matchesMode 3: Inject error always if address of request matches",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = "EN",
      ._bpos = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_BP,
      ._mask = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_MASK,
      ._rval = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTDATA & AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_MASK,
      ._index = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_EN_QW,
      ._desc = "Enable error injection",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_flg_detail[] = {
    { ._name = "LIF_RSP_OFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_OFIFO_OV_QW,
      ._desc = "LIF Response OFIFO Overrun",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_RSP_IFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_OV_QW,
      ._desc = "LIF Response IFIFO Overrun",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_RSP_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_IFIFO_UN_QW,
      ._desc = "LIF Response IFIFO Underrun",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_RSP_WRITE_ERROR",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_WRITE_ERROR_QW,
      ._desc = "LIF Response Write ErrorThe LIF received an error from the local block associated with a write request",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_RSP_TX_CMPL_ERROR",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_TX_CMPL_ERROR_QW,
      ._desc = "LIF Response Transmit Completer ErrorThe LIF asserted the tx completer error sideband signal while building a completion",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_RSP_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_UNSUPPORTED_PKT_QW,
      ._desc = "LIF Response Unsupported PacketThe LIF sent a completion with a unsupported request indication",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_RSP_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_COMPLETER_ABORT_QW,
      ._desc = "LIF Response Completer AbortThe LIF sent a completion with a completer abort indication",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_RSP_LB_FLIT_ERROR",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_LB_FLIT_ERROR_QW,
      ._desc = "LIF Response Local Block Flit ErrorThe LIF received a malformed flit from the local block",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_RSP_SYNC_ERROR",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_RSP_SYNC_ERROR_QW,
      ._desc = "LIF Response Sync ErrorThe LIF has detected a synchronization error between the outstanding request FIFO and responses received from the local block",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_ORF_OV",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_OV_QW,
      ._desc = "LIF Request Outstanding Request FIFO Overrun",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_ORF_UN",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_ORF_UN_QW,
      ._desc = "LIF Request Outstanding Request FIFO Underrun",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_UN_QW,
      ._desc = "LIF Request IFIFO Underrun",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_RSP_PAYLOAD_OV",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_RSP_PAYLOAD_OV_QW,
      ._desc = "LIF Request Response Payload OverflowThe LIF received a read request for more that 256 bytes",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "LIF Request HAL Write ErrorThe LIF received a packet in which hal_pi_target_req_write_error was asserted",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "LIF Request Zero Length WriteThe LIF received a zero length write",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "LIF Request Unsupported PacketThe LIF received an unsupported packet type",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_COMPLETER_ABORT_QW,
      ._desc = "LIF Request Completer AbortThe LIF received a packet that violates the Aries programming model",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_POISONED_QW,
      ._desc = "LIF Request Data PoisonedThe LIF received a packet with a poisoned data flit (due to HAL parity error)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_POISONED_QW,
      ._desc = "LIF Request Header PoisonedThe LIF received a packet with a poisoned header flit (due to HAL parity error)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_DATA_MBE_QW,
      ._desc = "LIF Request Data MBEThe LIF received a packet with an data flit MBE (could be due to HAL parity error or IFIFO fault)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_HDR_MBE_QW,
      ._desc = "LIF Request Header MBEThe LIF received a packet with an header flit MBE (could be due to HAL parity error or IFIFO fault)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_DISCARD_QW,
      ._desc = "LIF Request DiscardThis bit indicates that the LIF Request module discarded a posted request",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_SBE_QW,
      ._desc = "LIF Request Input FIFO Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "LIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FLG_LIF_REQ_IFIFO_MBE_QW,
      ._desc = "LIF Request Input FIFO Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_IFIFO_TAIL_ERROR",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_TAIL_ERROR_QW,
      ._desc = "NIF Request IFIFO Tail Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_UN_QW,
      ._desc = "NIF Request IFIFO Underrun",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_NIC_POISON",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_NIC_POISON_QW,
      ._desc = "NIF Request NIC Packet PoisonThe NIF sent a packet to the NIC with at least one data flit poisoned",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "NIF Request HAL Write ErrorThe NIF received a packet in which hal_pi_target_req_write_error was asserted",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "NIF Request Zero Length WriteThe NIF received a zero length write",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "NIF Request Unsupported PacketThe NIF received an unsupported packet type",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_BYTE_WR_ERR",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_BYTE_WR_ERR_QW,
      ._desc = "NIF Request Byte Write ErrorThe NIF received a byte write larger than 64 bits with non-contiguous byte enables",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_POISONED_QW,
      ._desc = "NIF Request Data PoisonedThe NIF received a packet with a poisoned data flit (due to HAL parity error)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_POISONED_QW,
      ._desc = "NIF Request Header PoisonedThe NIF received a packet with a poisoned header flit (due to HAL parity error)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_DATA_MBE_QW,
      ._desc = "NIF Request Data MBEThe NIF received a packet with an data flit MBE (could be due to HAL parity error or IFIFO fault)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_HDR_MBE_QW,
      ._desc = "NIF Request Header MBEThe NIF received a packet with an header flit MBE (could be due to HAL parity error or IFIFO fault)",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_DISCARD_QW,
      ._desc = "NIF Request DiscardThis bit indicates that the NIF module discarded a posted request",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_SBE_QW,
      ._desc = "NIF Request Input FIFO Single-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "NIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FLG_NIF_REQ_IFIFO_MBE_QW,
      ._desc = "NIF Request Input FIFO Multi-Bit Error",
      ._type_bitmsk = 0x0000000000080001ull,
      ._access = "RW1"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PTI_ERR_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_PTI_ERR_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_PTI_ERR_FLG_RSTDATA & AR_PI_PTI_ERR_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_PTI_ERR_FLG_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000100001ull,
      ._access = "RW1,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_clr_detail[] = {
    { ._name = "LIF_RSP_OFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_OFIFO_OV_QW,
      ._desc = "LIF Response OFIFO Overrun",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_RSP_IFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_OV_QW,
      ._desc = "LIF Response IFIFO Overrun",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_RSP_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_IFIFO_UN_QW,
      ._desc = "LIF Response IFIFO Underrun",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_RSP_WRITE_ERROR",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_WRITE_ERROR_QW,
      ._desc = "LIF Response Write ErrorThe LIF received an error from the local block associated with a write request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_RSP_TX_CMPL_ERROR",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_TX_CMPL_ERROR_QW,
      ._desc = "LIF Response Transmit Completer ErrorThe LIF asserted the tx completer error sideband signal while building a completion",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_RSP_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_UNSUPPORTED_PKT_QW,
      ._desc = "LIF Response Unsupported PacketThe LIF sent a completion with a unsupported request indication",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_RSP_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_COMPLETER_ABORT_QW,
      ._desc = "LIF Response Completer AbortThe LIF sent a completion with a completer abort indication",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_RSP_LB_FLIT_ERROR",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_LB_FLIT_ERROR_QW,
      ._desc = "LIF Response Local Block Flit ErrorThe LIF received a malformed flit from the local block",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_RSP_SYNC_ERROR",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_RSP_SYNC_ERROR_QW,
      ._desc = "LIF Response Sync ErrorThe LIF has detected a synchronization error between the outstanding request FIFO and responses received from the local block",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_ORF_OV",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_OV_QW,
      ._desc = "LIF Request Outstanding Request FIFO Overrun",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_ORF_UN",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_ORF_UN_QW,
      ._desc = "LIF Request Outstanding Request FIFO Underrun",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_UN_QW,
      ._desc = "LIF Request IFIFO Underrun",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_RSP_PAYLOAD_OV",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_RSP_PAYLOAD_OV_QW,
      ._desc = "LIF Request Response Payload OverflowThe LIF received a read request for more that 256 bytes",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "LIF Request HAL Write ErrorThe LIF received a packet in which hal_pi_target_req_write_error was asserted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "LIF Request Zero Length WriteThe LIF received a zero length write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "LIF Request Unsupported PacketThe LIF received an unsupported packet type",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_COMPLETER_ABORT_QW,
      ._desc = "LIF Request Completer AbortThe LIF received a packet that violates the Aries programming model",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_POISONED_QW,
      ._desc = "LIF Request Data PoisonedThe LIF received a packet with a poisoned data flit (due to HAL parity error)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_POISONED_QW,
      ._desc = "LIF Request Header PoisonedThe LIF received a packet with a poisoned header flit (due to HAL parity error)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_DATA_MBE_QW,
      ._desc = "LIF Request Data MBEThe LIF received a packet with an data flit MBE (could be due to HAL parity error or IFIFO fault)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_HDR_MBE_QW,
      ._desc = "LIF Request Header MBEThe LIF received a packet with an header flit MBE (could be due to HAL parity error or IFIFO fault)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_DISCARD_QW,
      ._desc = "LIF Request DiscardThis bit indicates that the LIF Request module discarded a posted request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_SBE_QW,
      ._desc = "LIF Request Input FIFO Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_CLR_LIF_REQ_IFIFO_MBE_QW,
      ._desc = "LIF Request Input FIFO Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_TAIL_ERROR",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_TAIL_ERROR_QW,
      ._desc = "NIF Request IFIFO Tail Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_UN_QW,
      ._desc = "NIF Request IFIFO Underrun",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_NIC_POISON",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_NIC_POISON_QW,
      ._desc = "NIF Request NIC Packet PoisonThe NIF sent a packet to the NIC with at least one data flit poisoned",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "NIF Request HAL Write ErrorThe NIF received a packet in which hal_pi_target_req_write_error was asserted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "NIF Request Zero Length WriteThe NIF received a zero length write",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "NIF Request Unsupported PacketThe NIF received an unsupported packet type",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_BYTE_WR_ERR",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_BYTE_WR_ERR_QW,
      ._desc = "NIF Request Byte Write ErrorThe NIF received a byte write larger than 64 bits with non-contiguous byte enables",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_POISONED_QW,
      ._desc = "NIF Request Data PoisonedThe NIF received a packet with a poisoned data flit (due to HAL parity error)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_POISONED_QW,
      ._desc = "NIF Request Header PoisonedThe NIF received a packet with a poisoned header flit (due to HAL parity error)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_DATA_MBE_QW,
      ._desc = "NIF Request Data MBEThe NIF received a packet with an data flit MBE (could be due to HAL parity error or IFIFO fault)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_HDR_MBE_QW,
      ._desc = "NIF Request Header MBEThe NIF received a packet with an header flit MBE (could be due to HAL parity error or IFIFO fault)",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_DISCARD_QW,
      ._desc = "NIF Request DiscardThis bit indicates that the NIF module discarded a posted request",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_SBE_QW,
      ._desc = "NIF Request Input FIFO Single-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_CLR_NIF_REQ_IFIFO_MBE_QW,
      ._desc = "NIF Request Input FIFO Multi-Bit Error",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PTI_ERR_CLR_DIAG_ONLY_BP,
      ._mask = AR_PI_PTI_ERR_CLR_DIAG_ONLY_MASK,
      ._rval = AR_PI_PTI_ERR_CLR_RSTDATA & AR_PI_PTI_ERR_CLR_DIAG_ONLY_MASK,
      ._index = AR_PI_PTI_ERR_CLR_DIAG_ONLY_QW,
      ._desc = "Reserved for diagnostics",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "WS,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_hss_msk_detail[] = {
    { ._name = "LIF_RSP_OFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_OFIFO_OV_QW,
      ._desc = "42:42",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_IFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_OV_QW,
      ._desc = "41:41",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_IFIFO_UN_QW,
      ._desc = "40:40",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_WRITE_ERROR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_WRITE_ERROR_QW,
      ._desc = "39:39",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_TX_CMPL_ERROR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_TX_CMPL_ERROR_QW,
      ._desc = "38:38",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_UNSUPPORTED_PKT_QW,
      ._desc = "37:37",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_COMPLETER_ABORT_QW,
      ._desc = "36:36",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_LB_FLIT_ERROR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_LB_FLIT_ERROR_QW,
      ._desc = "35:35",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_SYNC_ERROR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_RSP_SYNC_ERROR_QW,
      ._desc = "34:34",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ORF_OV",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_OV_QW,
      ._desc = "33:33",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ORF_UN",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ORF_UN_QW,
      ._desc = "32:32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_UN_QW,
      ._desc = "31:31",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_RSP_PAYLOAD_OV",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_RSP_PAYLOAD_OV_QW,
      ._desc = "30:30",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "29:29",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "28:28",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_COMPLETER_ABORT_QW,
      ._desc = "26:26",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_POISONED_QW,
      ._desc = "25:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_POISONED_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DATA_MBE_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_HDR_MBE_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_DISCARD_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_SBE_QW,
      ._desc = "20:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_LIF_REQ_IFIFO_MBE_QW,
      ._desc = "18:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_TAIL_ERROR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_UN_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_NIC_POISON",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_NIC_POISON_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_BYTE_WR_ERR",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_BYTE_WR_ERR_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_POISONED_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_POISONED_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DATA_MBE_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_HDR_MBE_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_DISCARD_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_SBE_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_NIF_REQ_IFIFO_MBE_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_PTI_ERR_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_PTI_ERR_HSS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_os_msk_detail[] = {
    { ._name = "LIF_RSP_OFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_OFIFO_OV_QW,
      ._desc = "42:42",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_IFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_OV_QW,
      ._desc = "41:41",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_IFIFO_UN_QW,
      ._desc = "40:40",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_WRITE_ERROR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_WRITE_ERROR_QW,
      ._desc = "39:39",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_TX_CMPL_ERROR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_TX_CMPL_ERROR_QW,
      ._desc = "38:38",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_UNSUPPORTED_PKT_QW,
      ._desc = "37:37",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_COMPLETER_ABORT_QW,
      ._desc = "36:36",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_LB_FLIT_ERROR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_LB_FLIT_ERROR_QW,
      ._desc = "35:35",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_SYNC_ERROR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_RSP_SYNC_ERROR_QW,
      ._desc = "34:34",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ORF_OV",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_OV_QW,
      ._desc = "33:33",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ORF_UN",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ORF_UN_QW,
      ._desc = "32:32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_UN_QW,
      ._desc = "31:31",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_RSP_PAYLOAD_OV",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_RSP_PAYLOAD_OV_QW,
      ._desc = "30:30",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "29:29",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "28:28",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_COMPLETER_ABORT_QW,
      ._desc = "26:26",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_POISONED_QW,
      ._desc = "25:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_POISONED_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DATA_MBE_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_HDR_MBE_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_DISCARD_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_SBE_QW,
      ._desc = "20:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_LIF_REQ_IFIFO_MBE_QW,
      ._desc = "18:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_TAIL_ERROR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_TAIL_ERROR_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_UN_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_NIC_POISON",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_NIC_POISON_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_BYTE_WR_ERR",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_BYTE_WR_ERR_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_POISONED_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_POISONED_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DATA_MBE_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_HDR_MBE_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_DISCARD_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_SBE_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_NIF_REQ_IFIFO_MBE_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_BP,
      ._mask = AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._rval = AR_PI_PTI_ERR_OS_MSK_RSTDATA & AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_MASK,
      ._index = AR_PI_PTI_ERR_OS_MSK_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_hss_msk_detail[] = {
    { ._name = "MSK",
      ._bpos = AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_BP,
      ._mask = AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_HSS_MSK_RSTDATA & AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_MASK,
      ._index = AR_PI_PTI_ERR_INFO_HSS_MSK_MSK_QW,
      ._desc = "Masks the capture of HSS error information for the associated error flag",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_os_msk_detail[] = {
    { ._name = "MSK",
      ._bpos = AR_PI_PTI_ERR_INFO_OS_MSK_MSK_BP,
      ._mask = AR_PI_PTI_ERR_INFO_OS_MSK_MSK_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_OS_MSK_RSTDATA & AR_PI_PTI_ERR_INFO_OS_MSK_MSK_MASK,
      ._index = AR_PI_PTI_ERR_INFO_OS_MSK_MSK_QW,
      ._desc = "Masks the capture of OS error information for the associated error flag",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_first_flg_detail[] = {
    { ._name = "LIF_RSP_OFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_OFIFO_OV_QW,
      ._desc = "42:42",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_IFIFO_OV",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_OV_QW,
      ._desc = "41:41",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_IFIFO_UN_QW,
      ._desc = "40:40",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_WRITE_ERROR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_WRITE_ERROR_QW,
      ._desc = "39:39",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_TX_CMPL_ERROR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_TX_CMPL_ERROR_QW,
      ._desc = "38:38",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_UNSUPPORTED_PKT_QW,
      ._desc = "37:37",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_COMPLETER_ABORT_QW,
      ._desc = "36:36",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_LB_FLIT_ERROR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_LB_FLIT_ERROR_QW,
      ._desc = "35:35",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_RSP_SYNC_ERROR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_RSP_SYNC_ERROR_QW,
      ._desc = "34:34",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ORF_OV",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_OV_QW,
      ._desc = "33:33",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ORF_UN",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ORF_UN_QW,
      ._desc = "32:32",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_UN_QW,
      ._desc = "31:31",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_RSP_PAYLOAD_OV",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_RSP_PAYLOAD_OV_QW,
      ._desc = "30:30",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "29:29",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "28:28",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "27:27",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_COMPLETER_ABORT",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_COMPLETER_ABORT_QW,
      ._desc = "26:26",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_POISONED_QW,
      ._desc = "25:25",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_POISONED_QW,
      ._desc = "24:24",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DATA_MBE_QW,
      ._desc = "23:23",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_HDR_MBE_QW,
      ._desc = "22:22",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_DISCARD_QW,
      ._desc = "21:21",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_SBE_QW,
      ._desc = "20:19",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "LIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_LIF_REQ_IFIFO_MBE_QW,
      ._desc = "18:17",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_TAIL_ERROR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_TAIL_ERROR_QW,
      ._desc = "16:16",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_UN",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_UN_QW,
      ._desc = "15:15",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_NIC_POISON",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_NIC_POISON_QW,
      ._desc = "14:14",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HAL_WR_ERROR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HAL_WR_ERROR_QW,
      ._desc = "13:13",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_ZERO_LENGTH_WR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_ZERO_LENGTH_WR_QW,
      ._desc = "12:12",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_UNSUPPORTED_PKT",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_UNSUPPORTED_PKT_QW,
      ._desc = "11:11",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_BYTE_WR_ERR",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_BYTE_WR_ERR_QW,
      ._desc = "10:10",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DATA_POISONED",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_POISONED_QW,
      ._desc = "9:9",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HDR_POISONED",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_POISONED_QW,
      ._desc = "8:8",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DATA_MBE",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DATA_MBE_QW,
      ._desc = "7:7",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_HDR_MBE",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_HDR_MBE_QW,
      ._desc = "6:6",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_DISCARD",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_DISCARD_QW,
      ._desc = "5:5",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_SBE",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_SBE_QW,
      ._desc = "4:3",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "NIF_REQ_IFIFO_MBE",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_NIF_REQ_IFIFO_MBE_QW,
      ._desc = "2:1",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = "DIAG_ONLY",
      ._bpos = AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_BP,
      ._mask = AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._rval = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA & AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_MASK,
      ._index = AR_PI_PTI_ERR_FIRST_FLG_DIAG_ONLY_QW,
      ._desc = "0:0",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HNA"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_mbe_detail[] = {
    { ._name = "NIF_REQ_IFIFO_SYND1",
      ._bpos = AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_BP,
      ._mask = AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_MBE_RSTDATA & AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_MASK,
      ._index = AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND1_QW,
      ._desc = "NIF Request IFIFO Syndrome",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "NIF_REQ_IFIFO_SYND0",
      ._bpos = AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_BP,
      ._mask = AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_MBE_RSTDATA & AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_MASK,
      ._index = AR_PI_PTI_ERR_INFO_MBE_NIF_REQ_IFIFO_SYND0_QW,
      ._desc = "NIF Request IFIFO Syndrome",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "LIF_REQ_IFIFO_SYND1",
      ._bpos = AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_BP,
      ._mask = AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_MBE_RSTDATA & AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_MASK,
      ._index = AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND1_QW,
      ._desc = "LIF Request IFIFO Syndrome",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "LIF_REQ_IFIFO_SYND0",
      ._bpos = AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_BP,
      ._mask = AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_MBE_RSTDATA & AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_MASK,
      ._index = AR_PI_PTI_ERR_INFO_MBE_LIF_REQ_IFIFO_SYND0_QW,
      ._desc = "LIF Request IFIFO Syndrome",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_sbe_detail[] = {
    { ._name = "NIF_REQ_IFIFO_SYND1",
      ._bpos = AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_BP,
      ._mask = AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_SBE_RSTDATA & AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_MASK,
      ._index = AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND1_QW,
      ._desc = "NIF Request IFIFO Syndrome",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "NIF_REQ_IFIFO_SYND0",
      ._bpos = AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_BP,
      ._mask = AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_SBE_RSTDATA & AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_MASK,
      ._index = AR_PI_PTI_ERR_INFO_SBE_NIF_REQ_IFIFO_SYND0_QW,
      ._desc = "NIF Request IFIFO Syndrome",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "LIF_REQ_IFIFO_SYND1",
      ._bpos = AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_BP,
      ._mask = AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_SBE_RSTDATA & AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_MASK,
      ._index = AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND1_QW,
      ._desc = "LIF Request IFIFO Syndrome",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "LIF_REQ_IFIFO_SYND0",
      ._bpos = AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_BP,
      ._mask = AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_SBE_RSTDATA & AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_MASK,
      ._index = AR_PI_PTI_ERR_INFO_SBE_LIF_REQ_IFIFO_SYND0_QW,
      ._desc = "LIF Request IFIFO Syndrome",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_hss_misc_detail[] = {
    { ._name = "DESC_SRC",
      ._bpos = AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_BP,
      ._mask = AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_HSS_MISC_RSTDATA & AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_MASK,
      ._index = AR_PI_PTI_ERR_INFO_HSS_MISC_DESC_SRC_QW,
      ._desc = "This field encodes the source of A_PI_PTI_ERR_INFO_HSS_DESC_LSQW and A_PI_PTI_ERR_INFO_HSS_DESC_MSQW 00 = LIF_REQ LIF_REQ_RSP_PAYLOAD_OVLIF_REQ_HAL_WR_ERRORLIF_REQ_ZERO_LENGTH_WR LIF_REQ_UNSUPPORTED_PKT LIF_REQ_COMPLETER_ABORT LIF_REQ_DATA_POISONED LIF_REQ_HDR_POISONED LIF_REQ_DATA_MBE LIF_REQ_HDR_MBELIF_REQ_DISCARD 01 = LIF_RSP LIF_RSP_WRITE_ERROR LIF_RSP_TX_CMPL_ERROR LIF_RSP_UNSUPPORTED_PKT LIF_RSP_COMPLETER_ABORTLIF_RSP_LB_FLIT_ERROR LIF_RSP_SYNC_ERROR 10 = NIF_REQ NIF_REQ_NIC_POISON NIF_REQ_HAL_WR_ERROR NIF_REQ_ZERO_LENGTH_WR NIF_REQ_UNSUPPORTED_PKT NIF_REQ_BYTE_WR_ERR NIF_REQ_DATA_POISONED NIF_REQ_HDR_POISONED NIF_REQ_DATA_MBE NIF_REQ_HDR_MBENIF_REQ_DISCARD",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_hss_desc_lsqw_detail[] = {
    { ._name = "DESC_63_0",
      ._bpos = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_BP,
      ._mask = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RSTDATA & AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_MASK,
      ._index = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_DESC_63_0_QW,
      ._desc = "The least significant quad word of the descriptor of a request associated with an error",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_hss_desc_msqw_detail[] = {
    { ._name = "DESC_127_64",
      ._bpos = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_BP,
      ._mask = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RSTDATA & AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_MASK,
      ._index = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_DESC_127_64_QW,
      ._desc = "The least significant quad word of the descriptor of a request associated with an error",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_os_misc_detail[] = {
    { ._name = "DESC_SRC",
      ._bpos = AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_BP,
      ._mask = AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_OS_MISC_RSTDATA & AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_MASK,
      ._index = AR_PI_PTI_ERR_INFO_OS_MISC_DESC_SRC_QW,
      ._desc = "This field encodes the source of A_PI_PTI_ERR_INFO_OS_DESC_LSQW and A_PI_PTI_ERR_INFO_OS_DESC_MSQW00 = LIF_REQ01 = LIF_RSP10 = NIF_REQ",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_os_desc_lsqw_detail[] = {
    { ._name = "DESC_63_0",
      ._bpos = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_BP,
      ._mask = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RSTDATA & AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_MASK,
      ._index = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_DESC_63_0_QW,
      ._desc = "The least significant quad word of the descriptor of a request associated with an error",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_err_info_os_desc_msqw_detail[] = {
    { ._name = "DESC_127_64",
      ._bpos = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_BP,
      ._mask = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_MASK,
      ._rval = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RSTDATA & AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_MASK,
      ._index = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_DESC_127_64_QW,
      ._desc = "The least significant quad word of the descriptor of a request associated with an error",
      ._type_bitmsk = 0x0000000000000801ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_nic_stall_duration_detail[] = {
    { ._name = "MAX",
      ._bpos = AR_PI_PTI_NIC_STALL_DURATION_MAX_BP,
      ._mask = AR_PI_PTI_NIC_STALL_DURATION_MAX_MASK,
      ._rval = AR_PI_PTI_NIC_STALL_DURATION_RSTDATA & AR_PI_PTI_NIC_STALL_DURATION_MAX_MASK,
      ._index = AR_PI_PTI_NIC_STALL_DURATION_MAX_QW,
      ._desc = "Maximum duration of stall",
      ._type_bitmsk = 0x0000000000000009ull,
      ._access = "RWS"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_lb_stall_duration_detail[] = {
    { ._name = "MAX",
      ._bpos = AR_PI_PTI_LB_STALL_DURATION_MAX_BP,
      ._mask = AR_PI_PTI_LB_STALL_DURATION_MAX_MASK,
      ._rval = AR_PI_PTI_LB_STALL_DURATION_RSTDATA & AR_PI_PTI_LB_STALL_DURATION_MAX_MASK,
      ._index = AR_PI_PTI_LB_STALL_DURATION_MAX_QW,
      ._desc = "Maximum duration of stall",
      ._type_bitmsk = 0x0000000000000009ull,
      ._access = "RWS"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_orf_stall_duration_detail[] = {
    { ._name = "MAX",
      ._bpos = AR_PI_PTI_ORF_STALL_DURATION_MAX_BP,
      ._mask = AR_PI_PTI_ORF_STALL_DURATION_MAX_MASK,
      ._rval = AR_PI_PTI_ORF_STALL_DURATION_RSTDATA & AR_PI_PTI_ORF_STALL_DURATION_MAX_MASK,
      ._index = AR_PI_PTI_ORF_STALL_DURATION_MAX_QW,
      ._desc = "Maximum duration of stall",
      ._type_bitmsk = 0x0000000000000009ull,
      ._access = "RWS"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pti_hal_stall_duration_detail[] = {
    { ._name = "MAX",
      ._bpos = AR_PI_PTI_HAL_STALL_DURATION_MAX_BP,
      ._mask = AR_PI_PTI_HAL_STALL_DURATION_MAX_MASK,
      ._rval = AR_PI_PTI_HAL_STALL_DURATION_RSTDATA & AR_PI_PTI_HAL_STALL_DURATION_MAX_MASK,
      ._index = AR_PI_PTI_HAL_STALL_DURATION_MAX_QW,
      ._desc = "Maximum duration of stall",
      ._type_bitmsk = 0x0000000000000009ull,
      ._access = "RWS"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pm_dbg_errinj_cntr_perr_detail[] = {
    { ._name = "ADDRESS",
      ._bpos = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_BP,
      ._mask = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_MASK,
      ._rval = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTDATA & AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_MASK,
      ._index = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ADDRESS_QW,
      ._desc = "This field indicates the address within the memory for which error injection is to occur",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "CHECKBITS",
      ._bpos = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_BP,
      ._mask = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_MASK,
      ._rval = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTDATA & AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_MASK,
      ._index = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_CHECKBITS_QW,
      ._desc = "When an error in injected, each bit that is set to one is this field causes the corresponding parity bit to be inverted",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "TRIGGERED",
      ._bpos = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_BP,
      ._mask = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_MASK,
      ._rval = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTDATA & AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_MASK,
      ._index = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_TRIGGERED_QW,
      ._desc = "This status bit is set when an error is injected",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "MODE",
      ._bpos = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_BP,
      ._mask = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_MASK,
      ._rval = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTDATA & AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_MASK,
      ._index = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_MODE_QW,
      ._desc = "Mode 0: Inject error onceMode 1: Inject error alwaysMode 2: Inject error once if address matchesMode 3: Inject error always if address matches",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "ENABLE",
      ._bpos = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_BP,
      ._mask = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_MASK,
      ._rval = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTDATA & AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_MASK,
      ._index = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_ENABLE_QW,
      ._desc = "Enable error injection",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pm_err_info_cntr_perr_detail[] = {
    { ._name = "ADDRESS",
      ._bpos = AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_BP,
      ._mask = AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_MASK,
      ._rval = AR_PI_PM_ERR_INFO_CNTR_PERR_RSTDATA & AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_MASK,
      ._index = AR_PI_PM_ERR_INFO_CNTR_PERR_ADDRESS_QW,
      ._desc = "Parity Error Address",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = "MMR_DETECTED_PERR",
      ._bpos = AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_BP,
      ._mask = AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_MASK,
      ._rval = AR_PI_PM_ERR_INFO_CNTR_PERR_RSTDATA & AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_MASK,
      ._index = AR_PI_PM_ERR_INFO_CNTR_PERR_MMR_DETECTED_PERR_QW,
      ._desc = "The parity error was observed during an MMR read",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HWO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pm_err_info_cntr_perr_cnt_detail[] = {
    { ._name = "PERR_COUNT",
      ._bpos = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_BP,
      ._mask = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_MASK,
      ._rval = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RSTDATA & AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_MASK,
      ._index = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_PERR_COUNT_QW,
      ._desc = "Number of parity errors that have occurred",
      ._type_bitmsk = 0x0000000000000009ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pm_event_cntr_ctrl_detail[] = {
    { ._name = "DISABLE_AUTO_UPDATE",
      ._bpos = AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_BP,
      ._mask = AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_MASK,
      ._rval = AR_PI_PM_EVENT_CNTR_CTRL_RSTDATA & AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_MASK,
      ._index = AR_PI_PM_EVENT_CNTR_CTRL_DISABLE_AUTO_UPDATE_QW,
      ._desc = "Disables the auto-updating of the performance counters, turns off widget",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "ENABLE",
      ._bpos = AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_BP,
      ._mask = AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_MASK,
      ._rval = AR_PI_PM_EVENT_CNTR_CTRL_RSTDATA & AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_MASK,
      ._index = AR_PI_PM_EVENT_CNTR_CTRL_ENABLE_QW,
      ._desc = "Writing a 1'b1 enables performance counters, writing 1'b0 disable counting",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RW,HRO"
    },
    { ._name = "CLEAR",
      ._bpos = AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_BP,
      ._mask = AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_MASK,
      ._rval = AR_PI_PM_EVENT_CNTR_CTRL_RSTDATA & AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_MASK,
      ._index = AR_PI_PM_EVENT_CNTR_CTRL_CLEAR_QW,
      ._desc = "Initiates the clear sequence which clears al l performance counters, read returns zero",
      ._type_bitmsk = 0x0000000000000000ull,
      ._access = "WS,HRO"
    },
    { ._name = "COUNTERS_CLEAR",
      ._bpos = AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_BP,
      ._mask = AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_MASK,
      ._rval = AR_PI_PM_EVENT_CNTR_CTRL_RSTDATA & AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_MASK,
      ._index = AR_PI_PM_EVENT_CNTR_CTRL_COUNTERS_CLEAR_QW,
      ._desc = "This bit becomes set upon the completion of the clear sequence",
      ._type_bitmsk = 0x0000000000000001ull,
      ._access = "RO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_pm_event_cntr_detail[] = {
    { ._name = "CNT",
      ._bpos = AR_PI_PM_EVENT_CNTR_CNT_BP,
      ._mask = AR_PI_PM_EVENT_CNTR_CNT_MASK,
      ._rval = AR_PI_PM_EVENT_CNTR_RSTDATA & AR_PI_PM_EVENT_CNTR_CNT_MASK,
      ._index = AR_PI_PM_EVENT_CNTR_CNT_QW,
      ._desc = "Event counters",
      ._type_bitmsk = 0x0000000000000009ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_f0_msi_x_table_qw0_detail[] = {
    { ._name = "MSG_ADDR",
      ._bpos = AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_BP,
      ._mask = AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_MASK,
      ._rval = AR_PI_CFG_F0_MSI_X_TABLE_QW0_RSTDATA & AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_MASK,
      ._index = AR_PI_CFG_F0_MSI_X_TABLE_QW0_MSG_ADDR_QW,
      ._desc = "System-specified message address",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_f0_msi_x_table_qw1_detail[] = {
    { ._name = "VECTOR_CTL_RESERVED_63_57",
      ._bpos = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,
      ._mask = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK,
      ._rval = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK,
      ._index = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_QW,
      ._desc = "After reset, the state of these bits must be 0",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_STEERING_TAG",
      ._bpos = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,
      ._mask = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK,
      ._rval = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK,
      ._index = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_STEERING_TAG_QW,
      ._desc = "When the MSIX_TPH_ENABLE is set this field is used in the HAL interface MSIX_REQ_TPH_ST_TAG field for MSI-X requests associated with the entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_TPH_TYPE",
      ._bpos = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,
      ._mask = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK,
      ._rval = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK,
      ._index = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_TYPE_QW,
      ._desc = "When a TPH is present in the MSIX request, this field is used to supply the 2-bit type associated with the hint",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_TPH_PRESENT",
      ._bpos = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,
      ._mask = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK,
      ._rval = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK,
      ._index = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_QW,
      ._desc = "Indicates the presence of a Transaction Processing Hint (TPH) in the MSIX interrupt request",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "VECTOR_CTL_RESERVED_44_33",
      ._bpos = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,
      ._mask = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK,
      ._rval = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK,
      ._index = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_QW,
      ._desc = "Software should not modify this field when an entry is unmasked",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "VECTOR_CTL_MASK",
      ._bpos = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,
      ._mask = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK,
      ._rval = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK,
      ._index = AR_PI_CFG_F0_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_QW,
      ._desc = "When this bit is set, the function is prohibited from sending a message using this MSI-X Table entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_DATA",
      ._bpos = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_BP,
      ._mask = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_MASK,
      ._rval = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_MASK,
      ._index = AR_PI_CFG_F0_MSI_X_TABLE_QW1_MSG_DATA_QW,
      ._desc = "System-specified message data",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_sts_f0_msi_x_pba_detail[] = {
    { ._name = "PENDING",
      ._bpos = AR_PI_STS_F0_MSI_X_PBA_PENDING_BP,
      ._mask = AR_PI_STS_F0_MSI_X_PBA_PENDING_MASK,
      ._rval = AR_PI_STS_F0_MSI_X_PBA_RSTDATA & AR_PI_STS_F0_MSI_X_PBA_PENDING_MASK,
      ._index = AR_PI_STS_F0_MSI_X_PBA_PENDING_QW,
      ._desc = "For each Pending Bit that is set, the function has a pending message for the associated MSI-X Table entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_sts_f0_msi_x_irq_status_detail[] = {
    { ._name = "IRQ_STATUS",
      ._bpos = AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,
      ._mask = AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK,
      ._rval = AR_PI_STS_F0_MSI_X_IRQ_STATUS_RSTDATA & AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK,
      ._index = AR_PI_STS_F0_MSI_X_IRQ_STATUS_IRQ_STATUS_QW,
      ._desc = "For each IRQ_STATUS bit that is set, the function has received an interrupt request for the associated MSI-X Table entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW1C"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_f1_msi_x_table_qw0_detail[] = {
    { ._name = "MSG_ADDR",
      ._bpos = AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_BP,
      ._mask = AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_MASK,
      ._rval = AR_PI_CFG_F1_MSI_X_TABLE_QW0_RSTDATA & AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_MASK,
      ._index = AR_PI_CFG_F1_MSI_X_TABLE_QW0_MSG_ADDR_QW,
      ._desc = "System-specified message address",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_f1_msi_x_table_qw1_detail[] = {
    { ._name = "VECTOR_CTL_RESERVED_63_57",
      ._bpos = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,
      ._mask = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK,
      ._rval = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK,
      ._index = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_QW,
      ._desc = "After reset, the state of these bits must be 0",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_STEERING_TAG",
      ._bpos = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,
      ._mask = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK,
      ._rval = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK,
      ._index = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_STEERING_TAG_QW,
      ._desc = "When the MSIX_TPH_ENABLE is set this field is used in the HAL interface MSIX_REQ_TPH_ST_TAG field for MSI-X requests associated with the entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_TPH_TYPE",
      ._bpos = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,
      ._mask = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK,
      ._rval = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK,
      ._index = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_TYPE_QW,
      ._desc = "When a TPH is present in the MSIX request, this field is used to supply the 2-bit type associated with the hint",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_TPH_PRESENT",
      ._bpos = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,
      ._mask = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK,
      ._rval = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK,
      ._index = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_QW,
      ._desc = "Indicates the presence of a Transaction Processing Hint (TPH) in the MSIX interrupt request",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "VECTOR_CTL_RESERVED_44_33",
      ._bpos = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,
      ._mask = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK,
      ._rval = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK,
      ._index = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_QW,
      ._desc = "Software should not modify this field when an entry is unmasked",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "VECTOR_CTL_MASK",
      ._bpos = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,
      ._mask = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK,
      ._rval = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK,
      ._index = AR_PI_CFG_F1_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_QW,
      ._desc = "When this bit is set, the function is prohibited from sending a message using this MSI-X Table entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_DATA",
      ._bpos = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_BP,
      ._mask = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_MASK,
      ._rval = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_MASK,
      ._index = AR_PI_CFG_F1_MSI_X_TABLE_QW1_MSG_DATA_QW,
      ._desc = "System-specified message data",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_sts_f1_msi_x_pba_detail[] = {
    { ._name = "PENDING",
      ._bpos = AR_PI_STS_F1_MSI_X_PBA_PENDING_BP,
      ._mask = AR_PI_STS_F1_MSI_X_PBA_PENDING_MASK,
      ._rval = AR_PI_STS_F1_MSI_X_PBA_RSTDATA & AR_PI_STS_F1_MSI_X_PBA_PENDING_MASK,
      ._index = AR_PI_STS_F1_MSI_X_PBA_PENDING_QW,
      ._desc = "For each Pending Bit that is set, the function has a pending message for the associated MSI-X Table entry",
      ._type_bitmsk = 0x0000000000000000ull,
      ._access = "RO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_sts_f1_msi_x_irq_status_detail[] = {
    { ._name = "IRQ_STATUS",
      ._bpos = AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,
      ._mask = AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK,
      ._rval = AR_PI_STS_F1_MSI_X_IRQ_STATUS_RSTDATA & AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK,
      ._index = AR_PI_STS_F1_MSI_X_IRQ_STATUS_IRQ_STATUS_QW,
      ._desc = "For each IRQ_STATUS bit that is set, the function has received an interrupt request for the associated MSI-X Table entry",
      ._type_bitmsk = 0x0000000000000000ull,
      ._access = "RW1C"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_f2_msi_x_table_qw0_detail[] = {
    { ._name = "MSG_ADDR",
      ._bpos = AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_BP,
      ._mask = AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_MASK,
      ._rval = AR_PI_CFG_F2_MSI_X_TABLE_QW0_RSTDATA & AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_MASK,
      ._index = AR_PI_CFG_F2_MSI_X_TABLE_QW0_MSG_ADDR_QW,
      ._desc = "System-specified message address",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_f2_msi_x_table_qw1_detail[] = {
    { ._name = "VECTOR_CTL_RESERVED_63_57",
      ._bpos = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,
      ._mask = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK,
      ._rval = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK,
      ._index = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_QW,
      ._desc = "After reset, the state of these bits must be 0",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_STEERING_TAG",
      ._bpos = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,
      ._mask = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK,
      ._rval = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK,
      ._index = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_STEERING_TAG_QW,
      ._desc = "When the MSIX_TPH_ENABLE is set this field is used in the HAL interface MSIX_REQ_TPH_ST_TAG field for MSI-X requests associated with the entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_TPH_TYPE",
      ._bpos = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,
      ._mask = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK,
      ._rval = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK,
      ._index = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_TYPE_QW,
      ._desc = "When a TPH is present in the MSIX request, this field is used to supply the 2-bit type associated with the hint",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_TPH_PRESENT",
      ._bpos = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,
      ._mask = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK,
      ._rval = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK,
      ._index = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_QW,
      ._desc = "Indicates the presence of a Transaction Processing Hint (TPH) in the MSIX interrupt request",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "VECTOR_CTL_RESERVED_44_33",
      ._bpos = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,
      ._mask = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK,
      ._rval = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK,
      ._index = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_QW,
      ._desc = "Software should not modify this field when an entry is unmasked",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "VECTOR_CTL_MASK",
      ._bpos = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,
      ._mask = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK,
      ._rval = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK,
      ._index = AR_PI_CFG_F2_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_QW,
      ._desc = "When this bit is set, the function is prohibited from sending a message using this MSI-X Table entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_DATA",
      ._bpos = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_BP,
      ._mask = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_MASK,
      ._rval = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_MASK,
      ._index = AR_PI_CFG_F2_MSI_X_TABLE_QW1_MSG_DATA_QW,
      ._desc = "System-specified message data",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_sts_f2_msi_x_pba_detail[] = {
    { ._name = "PENDING",
      ._bpos = AR_PI_STS_F2_MSI_X_PBA_PENDING_BP,
      ._mask = AR_PI_STS_F2_MSI_X_PBA_PENDING_MASK,
      ._rval = AR_PI_STS_F2_MSI_X_PBA_RSTDATA & AR_PI_STS_F2_MSI_X_PBA_PENDING_MASK,
      ._index = AR_PI_STS_F2_MSI_X_PBA_PENDING_QW,
      ._desc = "For each Pending Bit that is set, the function has a pending message for the associated MSI-X Table entry",
      ._type_bitmsk = 0x0000000000000000ull,
      ._access = "RO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_sts_f2_msi_x_irq_status_detail[] = {
    { ._name = "IRQ_STATUS",
      ._bpos = AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,
      ._mask = AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK,
      ._rval = AR_PI_STS_F2_MSI_X_IRQ_STATUS_RSTDATA & AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK,
      ._index = AR_PI_STS_F2_MSI_X_IRQ_STATUS_IRQ_STATUS_QW,
      ._desc = "For each IRQ_STATUS bit that is set, the function has received an interrupt request for the associated MSI-X Table entry",
      ._type_bitmsk = 0x0000000000000000ull,
      ._access = "RW1C"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_f3_msi_x_table_qw0_detail[] = {
    { ._name = "MSG_ADDR",
      ._bpos = AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_BP,
      ._mask = AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_MASK,
      ._rval = AR_PI_CFG_F3_MSI_X_TABLE_QW0_RSTDATA & AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_MASK,
      ._index = AR_PI_CFG_F3_MSI_X_TABLE_QW0_MSG_ADDR_QW,
      ._desc = "System-specified message address",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_cfg_f3_msi_x_table_qw1_detail[] = {
    { ._name = "VECTOR_CTL_RESERVED_63_57",
      ._bpos = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_BP,
      ._mask = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK,
      ._rval = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_MASK,
      ._index = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_63_57_QW,
      ._desc = "After reset, the state of these bits must be 0",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_STEERING_TAG",
      ._bpos = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_BP,
      ._mask = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK,
      ._rval = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_MASK,
      ._index = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_STEERING_TAG_QW,
      ._desc = "When the MSIX_TPH_ENABLE is set this field is used in the HAL interface MSIX_REQ_TPH_ST_TAG field for MSI-X requests associated with the entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_TPH_TYPE",
      ._bpos = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_BP,
      ._mask = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK,
      ._rval = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_MASK,
      ._index = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_TYPE_QW,
      ._desc = "When a TPH is present in the MSIX request, this field is used to supply the 2-bit type associated with the hint",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_TPH_PRESENT",
      ._bpos = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_BP,
      ._mask = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK,
      ._rval = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_MASK,
      ._index = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_TPH_PRESENT_QW,
      ._desc = "Indicates the presence of a Transaction Processing Hint (TPH) in the MSIX interrupt request",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "VECTOR_CTL_RESERVED_44_33",
      ._bpos = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_BP,
      ._mask = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK,
      ._rval = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_MASK,
      ._index = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_RESERVED_44_33_QW,
      ._desc = "Software should not modify this field when an entry is unmasked",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "VECTOR_CTL_MASK",
      ._bpos = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_BP,
      ._mask = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK,
      ._rval = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_MASK,
      ._index = AR_PI_CFG_F3_MSI_X_TABLE_QW1_VECTOR_CTL_MASK_QW,
      ._desc = "When this bit is set, the function is prohibited from sending a message using this MSI-X Table entry",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = "MSG_DATA",
      ._bpos = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_BP,
      ._mask = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_MASK,
      ._rval = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA & AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_MASK,
      ._index = AR_PI_CFG_F3_MSI_X_TABLE_QW1_MSG_DATA_QW,
      ._desc = "System-specified message data",
      ._type_bitmsk = 0x0000000000002008ull,
      ._access = "RW"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_sts_f3_msi_x_pba_detail[] = {
    { ._name = "PENDING",
      ._bpos = AR_PI_STS_F3_MSI_X_PBA_PENDING_BP,
      ._mask = AR_PI_STS_F3_MSI_X_PBA_PENDING_MASK,
      ._rval = AR_PI_STS_F3_MSI_X_PBA_RSTDATA & AR_PI_STS_F3_MSI_X_PBA_PENDING_MASK,
      ._index = AR_PI_STS_F3_MSI_X_PBA_PENDING_QW,
      ._desc = "For each Pending Bit that is set, the function has a pending message for the associated MSI-X Table entry",
      ._type_bitmsk = 0x0000000000000000ull,
      ._access = "RO"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};
static const cmmr_fr_t __ar_pi_sts_f3_msi_x_irq_status_detail[] = {
    { ._name = "IRQ_STATUS",
      ._bpos = AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_BP,
      ._mask = AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK,
      ._rval = AR_PI_STS_F3_MSI_X_IRQ_STATUS_RSTDATA & AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_MASK,
      ._index = AR_PI_STS_F3_MSI_X_IRQ_STATUS_IRQ_STATUS_QW,
      ._desc = "For each IRQ_STATUS bit that is set, the function has received an interrupt request for the associated MSI-X Table entry",
      ._type_bitmsk = 0x0000000000000000ull,
      ._access = "RW1C"
    },
    { ._name = NULL, ._bpos = 0, ._mask = 0, ._rval = 0, ._index = 0, ._desc = NULL, ._access = NULL }
};

/*
 *  AR PI DESC MASK ARRAYS DECLARATIONS
 */
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_rval[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_rval[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_rval[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_rval[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_rval[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_rval[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_rval[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_rval[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_rval[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_rval[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_rval[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_rval[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_rval[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_rval[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_rval[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_rval[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_rval[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_rval[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_rval[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_rval[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_rval[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_rval[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_rval[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_rval[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_rval[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_rval[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_rval[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTDATA_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTDATA_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_rmsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_wrmsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRTMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRTMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_rdmsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RDMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RDMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_xsmsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_XSMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_XSMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_wsemsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WSEMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WSEMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_rsemsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSEMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSEMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_w1smsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1SMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1SMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_w1cmsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1CMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1CMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_wrstmsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRSTMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_hwwmsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWWMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWWMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_hwrmsk[3] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWRMASK_QW1,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWRMASK_QW2
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_rval[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_rmsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_wrmsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WRTMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WRTMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_rdmsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RDMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RDMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_xsmsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_XSMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_XSMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_wsemsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WSEMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WSEMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_rsemsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSEMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSEMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_w1smsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_W1SMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_W1SMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_w1cmsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_W1CMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_W1CMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_wrstmsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WRSTMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_hwwmsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_HWWMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_HWWMASK_QW1
};
static const uint64_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_hwrmsk[2] = {
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_HWRMASK_QW0,
	AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_rval[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTDATA_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_rmsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_wrmsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRTMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_rdmsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RDMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RDMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_xsmsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_XSMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_XSMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_wsemsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WSEMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_rsemsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSEMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_w1smsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1SMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_w1cmsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1CMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_wrstmsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRSTMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_hwwmsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWWMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_hwrmsk[3] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWRMASK_QW1,
	AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_rval[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_rmsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_wrmsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WRTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_rdmsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RDMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RDMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_xsmsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_XSMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_XSMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_wsemsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WSEMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_rsemsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSEMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_w1smsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_W1SMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_w1cmsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_W1CMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_wrstmsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WRSTMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_hwwmsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_HWWMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_hwrmsk[2] = {
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_HWRMASK_QW0,
	AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_HWRMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_rval[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_rmsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_wrmsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRTMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_rdmsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RDMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RDMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_xsmsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_XSMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_XSMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_wsemsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WSEMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WSEMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_rsemsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSEMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSEMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_w1smsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1SMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1SMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_w1cmsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1CMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1CMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_wrstmsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRSTMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRSTMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_hwwmsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWWMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWWMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_hwrmsk[3] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWRMASK_QW1,
	AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWRMASK_QW2
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_rval[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTDATA_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTDATA_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_rmsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_wrmsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WRTMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WRTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_rdmsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RDMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RDMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_xsmsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_XSMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_XSMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_wsemsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WSEMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WSEMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_rsemsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSEMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSEMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_w1smsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_W1SMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_W1SMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_w1cmsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_W1CMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_W1CMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_wrstmsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WRSTMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WRSTMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_hwwmsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_HWWMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_HWWMASK_QW1
};
static const uint64_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_hwrmsk[2] = {
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_HWRMASK_QW0,
	AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_HWRMASK_QW1
};

/*
 *  AR PI MMR DECLARATIONS
 */
static const cmmr_br_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii = {
    ._name = "AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII",
    ._addr = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii = {
    ._name = "AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII",
    ._addr = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_lo_pcie_pii = {
    ._name = "AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII",
    ._addr = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f0_msix_ctrl_irq_cclk_0_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii = {
    ._name = "AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII",
    ._addr = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii = {
    ._name = "AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII",
    ._addr = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f0_msix_ctrl_table_cclk_1_lo_pcie_pii = {
    ._name = "AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII",
    ._addr = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f0_msix_ctrl_table_cclk_1_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii = {
    ._name = "AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII",
    ._addr = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii = {
    ._name = "AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII",
    ._addr = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_lo_pcie_pii = {
    ._name = "AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII",
    ._addr = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f1_msix_ctrl_irq_cclk_2_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii = {
    ._name = "AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII",
    ._addr = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii = {
    ._name = "AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII",
    ._addr = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_lo_pcie_pii = {
    ._name = "AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII",
    ._addr = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f2_msix_ctrl_irq_cclk_4_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii = {
    ._name = "AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII",
    ._addr = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii = {
    ._name = "AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII",
    ._addr = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_lo_pcie_pii = {
    ._name = "AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII",
    ._addr = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f3_msix_ctrl_irq_cclk_6_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii = {
    ._name = "AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII",
    ._addr = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii = {
    ._name = "AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII",
    ._addr = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f1_msix_ctrl_table_cclk_3_lo_pcie_pii = {
    ._name = "AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII",
    ._addr = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f1_msix_ctrl_table_cclk_3_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii = {
    ._name = "AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII",
    ._addr = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii = {
    ._name = "AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII",
    ._addr = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f2_msix_ctrl_table_cclk_5_lo_pcie_pii = {
    ._name = "AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII",
    ._addr = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f2_msix_ctrl_table_cclk_5_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii = {
    ._name = "AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII",
    ._addr = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii = {
    ._name = "AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII",
    ._addr = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_f3_msix_ctrl_table_cclk_7_lo_pcie_pii = {
    ._name = "AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII",
    ._addr = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_f3_msix_ctrl_table_cclk_7_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii = {
    ._name = "AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII",
    ._addr = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii = {
    ._name = "AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII",
    ._addr = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_cclk_mmr_read_access_cclk_8_lo_pcie_pii = {
    ._name = "AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII",
    ._addr = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_cclk_mmr_read_access_cclk_8_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii = {
    ._name = "AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII",
    ._addr = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii = {
    ._name = "AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII",
    ._addr = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_cclk_mmr_write_access_cclk_9_lo_pcie_pii = {
    ._name = "AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII",
    ._addr = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_cclk_mmr_write_access_cclk_9_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii = {
    ._name = "AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII",
    ._addr = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii = {
    ._name = "AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII",
    ._addr = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_msix_mux_fifo_read_pclk_0_lo_pcie_pii = {
    ._name = "AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII",
    ._addr = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_msix_mux_fifo_read_pclk_0_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii = {
    ._name = "AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII",
    ._addr = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii = {
    ._name = "AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII",
    ._addr = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_msix_mux_hal_msg_pclk_1_lo_pcie_pii = {
    ._name = "AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII",
    ._addr = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_msix_mux_hal_msg_pclk_1_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii = {
    ._name = "AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII",
    ._addr = AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii = {
    ._name = "AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII",
    ._addr = AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_irq_sync_pclk_2_lo_pcie_pii = {
    ._name = "AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII",
    ._addr = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_irq_sync_pclk_2_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii = {
    ._name = "AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII",
    ._addr = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii = {
    ._name = "AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII",
    ._addr = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII,
    ._rval.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pii_pclk_mmr_read_access_pclk_3_lo_pcie_pii = {
    ._name = "AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII",
    ._addr = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII,
    ._rval.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RSTDATA,
    ._rmsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RSTMASK,
    ._wrmsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_WRTMASK,
    ._rdmsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RDMASK,
    ._xsmsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_XSMASK,
    ._wsemsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_WSEMASK,
    ._rsemsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RSEMASK,
    ._w1smsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pii_pclk_mmr_read_access_pclk_3_lo_pcie_pii_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_0_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_0_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_1_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_1_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nreq_block_cclk_2_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nreq_block_cclk_2_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_3_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_3_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_4_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_4_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_5_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_5_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_req_trans_block_cclk_6_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_req_trans_block_cclk_6_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nrsp_block_cclk_7_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nrsp_block_cclk_7_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_nrsp_block_cclk_8_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_nrsp_block_cclk_8_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_9_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_9_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_a_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_a_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_preq_block_pclk_b_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_preq_block_pclk_b_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_rsp_trans_block_cclk_c_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_rsp_trans_block_cclk_c_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_d_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_d_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_e_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_e_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_pclk_f_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_pclk_f_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_cclk_10_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_cclk_10_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_prsp_block_cclk_11_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_prsp_block_cclk_11_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_pmi_error_cclk_12_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_pmi_error_cclk_12_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi = {
    ._name = "AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI",
    ._addr = AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi = {
    ._name = "AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI",
    ._addr = AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI,
    ._rval.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pmi_pmi_error_pclk_13_lo_pcie_pmi = {
    ._name = "AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI",
    ._addr = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI,
    ._rval.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_pmi_error_pclk_13_lo_pcie_pmi_detail
};
static const cmmr_br_t __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_pi_nic_req_cclk_0_lo_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_pi_nic_req_cclk_0_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_lo_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_ififoc_out_ow0_cclk_1_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_lo_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_ififoc_out_ow1_cclk_2_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_nif_xlat_cclk_3_lo_pcie_pti = {
    ._name = "AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_nif_xlat_cclk_3_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ififo_cclk_4_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ififo_cclk_4_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_rsp_xlat_cclk_7_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_rsp_xlat_cclk_7_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_pi_lb_req_cclk_8_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_pi_lb_req_cclk_8_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_xlat_cclk_b_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_xlat_cclk_b_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_lif_req_orf_in_cclk_c_lo_pcie_pti = {
    ._name = "AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_lif_req_orf_in_cclk_c_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti = {
    ._name = "AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti = {
    ._name = "AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_pti_mmr_if_cclk_d_lo_pcie_pti = {
    ._name = "AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_pti_mmr_if_cclk_d_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_data_in_ow0_pclk_0_lo_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_data_in_ow0_pclk_0_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_data_in_ow1_pclk_1_lo_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_data_in_ow1_pclk_1_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_state_pclk_2_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_state_pclk_2_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_treq_state_pclk_2_lo_pcie_pti = {
    ._name = "AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_treq_state_pclk_2_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_compl_data_ow0_pclk_4_lo_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_compl_data_ow0_pclk_4_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_compl_data_ow1_pclk_5_lo_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_compl_data_ow1_pclk_5_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_hwrmsk,
    ._nqw = 3,
    ._size = 24,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI,
    ._rval.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_rval,
    ._rmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_rmsk,
    ._wrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_wrmsk,
    ._rdmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_rdmsk,
    ._xsmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_xsmsk,
    ._wsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_wsemsk,
    ._rsemsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_rsemsk,
    ._w1smsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_w1smsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_w1cmsk,
    ._w1cmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_w1cmsk,
    ._wrstmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_wrstmsk,
    ._hwwmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_hwwmsk,
    ._hwrmsk.ptr = (uint64_t *)__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_hwrmsk,
    ._nqw = 2,
    ._size = 16,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_pti_trsp_state_pclk_6_lo_pcie_pti = {
    ._name = "AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI",
    ._addr = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI,
    ._rval.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA,
    ._rmsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RDMASK,
    ._xsmsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_XSMASK,
    ._wsemsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pti_trsp_state_pclk_6_lo_pcie_pti_detail
};
static const cmmr_br_t __ar_pi_err_flg = {
    ._name = "AR_PI_ERR_FLG",
    ._addr = AR_PI_ERR_FLG,
    ._rval.val = AR_PI_ERR_FLG_RSTDATA,
    ._rmsk.val = AR_PI_ERR_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_ERR_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_ERR_FLG_RDMASK,
    ._xsmsk.val = AR_PI_ERR_FLG_XSMASK,
    ._wsemsk.val = AR_PI_ERR_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_ERR_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_ERR_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_ERR_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_ERR_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_ERR_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_ERR_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000180011ull,
    ._info = __ar_pi_err_flg_detail
};
static const cmmr_br_t __ar_pi_err_clr = {
    ._name = "AR_PI_ERR_CLR",
    ._addr = AR_PI_ERR_CLR,
    ._rval.val = AR_PI_ERR_CLR_RSTDATA,
    ._rmsk.val = AR_PI_ERR_CLR_RSTMASK,
    ._wrmsk.val = AR_PI_ERR_CLR_WRTMASK,
    ._rdmsk.val = AR_PI_ERR_CLR_RDMASK,
    ._xsmsk.val = AR_PI_ERR_CLR_XSMASK,
    ._wsemsk.val = AR_PI_ERR_CLR_WSEMASK,
    ._rsemsk.val = AR_PI_ERR_CLR_RSEMASK,
    ._w1smsk.val = AR_PI_ERR_CLR_W1SMASK,
    ._w1cmsk.val = AR_PI_ERR_CLR_W1CMASK,
    ._wrstmsk.val = AR_PI_ERR_CLR_WRSTMASK,
    ._hwwmsk.val = AR_PI_ERR_CLR_HWWMASK,
    ._hwrmsk.val = AR_PI_ERR_CLR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000021ull,
    ._info = __ar_pi_err_clr_detail
};
static const cmmr_br_t __ar_pi_err_hss_msk = {
    ._name = "AR_PI_ERR_HSS_MSK",
    ._addr = AR_PI_ERR_HSS_MSK,
    ._rval.val = AR_PI_ERR_HSS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_ERR_HSS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_ERR_HSS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_ERR_HSS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_ERR_HSS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_ERR_HSS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_ERR_HSS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_ERR_HSS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_ERR_HSS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_ERR_HSS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_ERR_HSS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_ERR_HSS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000041ull,
    ._info = __ar_pi_err_hss_msk_detail
};
static const cmmr_br_t __ar_pi_err_os_msk = {
    ._name = "AR_PI_ERR_OS_MSK",
    ._addr = AR_PI_ERR_OS_MSK,
    ._rval.val = AR_PI_ERR_OS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_ERR_OS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_ERR_OS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_ERR_OS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_ERR_OS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_ERR_OS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_ERR_OS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_ERR_OS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_ERR_OS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_ERR_OS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_ERR_OS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_ERR_OS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000081ull,
    ._info = __ar_pi_err_os_msk_detail
};
static const cmmr_br_t __ar_pi_err_first_flg = {
    ._name = "AR_PI_ERR_FIRST_FLG",
    ._addr = AR_PI_ERR_FIRST_FLG,
    ._rval.val = AR_PI_ERR_FIRST_FLG_RSTDATA,
    ._rmsk.val = AR_PI_ERR_FIRST_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_ERR_FIRST_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_ERR_FIRST_FLG_RDMASK,
    ._xsmsk.val = AR_PI_ERR_FIRST_FLG_XSMASK,
    ._wsemsk.val = AR_PI_ERR_FIRST_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_ERR_FIRST_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_ERR_FIRST_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_ERR_FIRST_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_ERR_FIRST_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_ERR_FIRST_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_ERR_FIRST_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000401ull,
    ._info = __ar_pi_err_first_flg_detail
};
static const cmmr_br_t __ar_pi_cfg_pmi_cfg = {
    ._name = "AR_PI_CFG_PMI_CFG",
    ._addr = AR_PI_CFG_PMI_CFG,
    ._rval.val = AR_PI_CFG_PMI_CFG_RSTDATA,
    ._rmsk.val = AR_PI_CFG_PMI_CFG_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_PMI_CFG_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_PMI_CFG_RDMASK,
    ._xsmsk.val = AR_PI_CFG_PMI_CFG_XSMASK,
    ._wsemsk.val = AR_PI_CFG_PMI_CFG_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_PMI_CFG_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_PMI_CFG_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_PMI_CFG_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_PMI_CFG_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_PMI_CFG_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_PMI_CFG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_cfg_pmi_cfg_detail
};
static const cmmr_br_t __ar_pi_cfg_pmi_attr_ctl = {
    ._name = "AR_PI_CFG_PMI_ATTR_CTL",
    ._addr = AR_PI_CFG_PMI_ATTR_CTL,
    ._rval.val = AR_PI_CFG_PMI_ATTR_CTL_RSTDATA,
    ._rmsk.val = AR_PI_CFG_PMI_ATTR_CTL_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_PMI_ATTR_CTL_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_PMI_ATTR_CTL_RDMASK,
    ._xsmsk.val = AR_PI_CFG_PMI_ATTR_CTL_XSMASK,
    ._wsemsk.val = AR_PI_CFG_PMI_ATTR_CTL_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_PMI_ATTR_CTL_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_PMI_ATTR_CTL_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_PMI_ATTR_CTL_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_PMI_ATTR_CTL_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_PMI_ATTR_CTL_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_PMI_ATTR_CTL_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_cfg_pmi_attr_ctl_detail
};
static const cmmr_br_t __ar_pi_cfg_pmi_tcg_cfg = {
    ._name = "AR_PI_CFG_PMI_TCG_CFG",
    ._addr = AR_PI_CFG_PMI_TCG_CFG,
    ._rval.val = AR_PI_CFG_PMI_TCG_CFG_RSTDATA,
    ._rmsk.val = AR_PI_CFG_PMI_TCG_CFG_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_PMI_TCG_CFG_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_PMI_TCG_CFG_RDMASK,
    ._xsmsk.val = AR_PI_CFG_PMI_TCG_CFG_XSMASK,
    ._wsemsk.val = AR_PI_CFG_PMI_TCG_CFG_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_PMI_TCG_CFG_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_PMI_TCG_CFG_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_PMI_TCG_CFG_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_PMI_TCG_CFG_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_PMI_TCG_CFG_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_PMI_TCG_CFG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_cfg_pmi_tcg_cfg_detail
};
static const cmmr_br_t __ar_pi_cfg_pmi_tcg_map = {
    ._name = "AR_PI_CFG_PMI_TCG_MAP",
    ._addr = AR_PI_CFG_PMI_TCG_MAP,
    ._rval.val = AR_PI_CFG_PMI_TCG_MAP_RSTDATA,
    ._rmsk.val = AR_PI_CFG_PMI_TCG_MAP_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_PMI_TCG_MAP_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_PMI_TCG_MAP_RDMASK,
    ._xsmsk.val = AR_PI_CFG_PMI_TCG_MAP_XSMASK,
    ._wsemsk.val = AR_PI_CFG_PMI_TCG_MAP_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_PMI_TCG_MAP_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_PMI_TCG_MAP_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_PMI_TCG_MAP_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_PMI_TCG_MAP_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_PMI_TCG_MAP_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_PMI_TCG_MAP_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_cfg_pmi_tcg_map_detail
};
static const cmmr_br_t __ar_pi_cfg_pmi_tph_map = {
    ._name = "AR_PI_CFG_PMI_TPH_MAP",
    ._addr = AR_PI_CFG_PMI_TPH_MAP,
    ._rval.val = AR_PI_CFG_PMI_TPH_MAP_RSTDATA,
    ._rmsk.val = AR_PI_CFG_PMI_TPH_MAP_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_PMI_TPH_MAP_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_PMI_TPH_MAP_RDMASK,
    ._xsmsk.val = AR_PI_CFG_PMI_TPH_MAP_XSMASK,
    ._wsemsk.val = AR_PI_CFG_PMI_TPH_MAP_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_PMI_TPH_MAP_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_PMI_TPH_MAP_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_PMI_TPH_MAP_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_PMI_TPH_MAP_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_PMI_TPH_MAP_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_PMI_TPH_MAP_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 8,
    ._depth = 8,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_cfg_pmi_tph_map_detail
};
static const cmmr_br_t __ar_pi_cfg_pmi_zbr_adr = {
    ._name = "AR_PI_CFG_PMI_ZBR_ADR",
    ._addr = AR_PI_CFG_PMI_ZBR_ADR,
    ._rval.val = AR_PI_CFG_PMI_ZBR_ADR_RSTDATA,
    ._rmsk.val = AR_PI_CFG_PMI_ZBR_ADR_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_PMI_ZBR_ADR_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_PMI_ZBR_ADR_RDMASK,
    ._xsmsk.val = AR_PI_CFG_PMI_ZBR_ADR_XSMASK,
    ._wsemsk.val = AR_PI_CFG_PMI_ZBR_ADR_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_PMI_ZBR_ADR_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_PMI_ZBR_ADR_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_PMI_ZBR_ADR_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_PMI_ZBR_ADR_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_PMI_ZBR_ADR_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_PMI_ZBR_ADR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 8,
    ._depth = 8,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_cfg_pmi_zbr_adr_detail
};
static const cmmr_br_t __ar_pi_cfg_pmi_scrub = {
    ._name = "AR_PI_CFG_PMI_SCRUB",
    ._addr = AR_PI_CFG_PMI_SCRUB,
    ._rval.val = AR_PI_CFG_PMI_SCRUB_RSTDATA,
    ._rmsk.val = AR_PI_CFG_PMI_SCRUB_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_PMI_SCRUB_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_PMI_SCRUB_RDMASK,
    ._xsmsk.val = AR_PI_CFG_PMI_SCRUB_XSMASK,
    ._wsemsk.val = AR_PI_CFG_PMI_SCRUB_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_PMI_SCRUB_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_PMI_SCRUB_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_PMI_SCRUB_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_PMI_SCRUB_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_PMI_SCRUB_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_PMI_SCRUB_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_cfg_pmi_scrub_detail
};
static const cmmr_br_t __ar_pi_cfg_pmi_traffic_shape = {
    ._name = "AR_PI_CFG_PMI_TRAFFIC_SHAPE",
    ._addr = AR_PI_CFG_PMI_TRAFFIC_SHAPE,
    ._rval.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSTDATA,
    ._rmsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_RDMASK,
    ._xsmsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_XSMASK,
    ._wsemsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_PMI_TRAFFIC_SHAPE_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_cfg_pmi_traffic_shape_detail
};
static const cmmr_br_t __ar_pi_pmi_dbg_errinj_reqtrans = {
    ._name = "AR_PI_PMI_DBG_ERRINJ_REQTRANS",
    ._addr = AR_PI_PMI_DBG_ERRINJ_REQTRANS,
    ._rval.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA,
    ._rmsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RDMASK,
    ._xsmsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_XSMASK,
    ._wsemsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_DBG_ERRINJ_REQTRANS_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pmi_dbg_errinj_reqtrans_detail
};
static const cmmr_br_t __ar_pi_pmi_dbg_errinj_prsp = {
    ._name = "AR_PI_PMI_DBG_ERRINJ_PRSP",
    ._addr = AR_PI_PMI_DBG_ERRINJ_PRSP,
    ._rval.val = AR_PI_PMI_DBG_ERRINJ_PRSP_RSTDATA,
    ._rmsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_RDMASK,
    ._xsmsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_XSMASK,
    ._wsemsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_DBG_ERRINJ_PRSP_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pmi_dbg_errinj_prsp_detail
};
static const cmmr_br_t __ar_pi_pmi_err_flg = {
    ._name = "AR_PI_PMI_ERR_FLG",
    ._addr = AR_PI_PMI_ERR_FLG,
    ._rval.val = AR_PI_PMI_ERR_FLG_RSTDATA,
    ._rmsk.val = AR_PI_PMI_ERR_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_ERR_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_ERR_FLG_RDMASK,
    ._xsmsk.val = AR_PI_PMI_ERR_FLG_XSMASK,
    ._wsemsk.val = AR_PI_PMI_ERR_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_ERR_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_ERR_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_ERR_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_ERR_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_ERR_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_ERR_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000188011ull,
    ._info = __ar_pi_pmi_err_flg_detail
};
static const cmmr_br_t __ar_pi_pmi_err_clr = {
    ._name = "AR_PI_PMI_ERR_CLR",
    ._addr = AR_PI_PMI_ERR_CLR,
    ._rval.val = AR_PI_PMI_ERR_CLR_RSTDATA,
    ._rmsk.val = AR_PI_PMI_ERR_CLR_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_ERR_CLR_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_ERR_CLR_RDMASK,
    ._xsmsk.val = AR_PI_PMI_ERR_CLR_XSMASK,
    ._wsemsk.val = AR_PI_PMI_ERR_CLR_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_ERR_CLR_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_ERR_CLR_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_ERR_CLR_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_ERR_CLR_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_ERR_CLR_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_ERR_CLR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000021ull,
    ._info = __ar_pi_pmi_err_clr_detail
};
static const cmmr_br_t __ar_pi_pmi_err_hss_msk = {
    ._name = "AR_PI_PMI_ERR_HSS_MSK",
    ._addr = AR_PI_PMI_ERR_HSS_MSK,
    ._rval.val = AR_PI_PMI_ERR_HSS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PMI_ERR_HSS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_ERR_HSS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_ERR_HSS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PMI_ERR_HSS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PMI_ERR_HSS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_ERR_HSS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_ERR_HSS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_ERR_HSS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_ERR_HSS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_ERR_HSS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_ERR_HSS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000041ull,
    ._info = __ar_pi_pmi_err_hss_msk_detail
};
static const cmmr_br_t __ar_pi_pmi_err_os_msk = {
    ._name = "AR_PI_PMI_ERR_OS_MSK",
    ._addr = AR_PI_PMI_ERR_OS_MSK,
    ._rval.val = AR_PI_PMI_ERR_OS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PMI_ERR_OS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_ERR_OS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_ERR_OS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PMI_ERR_OS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PMI_ERR_OS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_ERR_OS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_ERR_OS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_ERR_OS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_ERR_OS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_ERR_OS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_ERR_OS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000081ull,
    ._info = __ar_pi_pmi_err_os_msk_detail
};
static const cmmr_br_t __ar_pi_pmi_err_first_flg = {
    ._name = "AR_PI_PMI_ERR_FIRST_FLG",
    ._addr = AR_PI_PMI_ERR_FIRST_FLG,
    ._rval.val = AR_PI_PMI_ERR_FIRST_FLG_RSTDATA,
    ._rmsk.val = AR_PI_PMI_ERR_FIRST_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_ERR_FIRST_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_ERR_FIRST_FLG_RDMASK,
    ._xsmsk.val = AR_PI_PMI_ERR_FIRST_FLG_XSMASK,
    ._wsemsk.val = AR_PI_PMI_ERR_FIRST_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_ERR_FIRST_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_ERR_FIRST_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_ERR_FIRST_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_ERR_FIRST_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_ERR_FIRST_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_ERR_FIRST_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000401ull,
    ._info = __ar_pi_pmi_err_first_flg_detail
};
static const cmmr_br_t __ar_pi_pmi_fifo_err_flg = {
    ._name = "AR_PI_PMI_FIFO_ERR_FLG",
    ._addr = AR_PI_PMI_FIFO_ERR_FLG,
    ._rval.val = AR_PI_PMI_FIFO_ERR_FLG_RSTDATA,
    ._rmsk.val = AR_PI_PMI_FIFO_ERR_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_FIFO_ERR_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_FIFO_ERR_FLG_RDMASK,
    ._xsmsk.val = AR_PI_PMI_FIFO_ERR_FLG_XSMASK,
    ._wsemsk.val = AR_PI_PMI_FIFO_ERR_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_FIFO_ERR_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_FIFO_ERR_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_FIFO_ERR_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_FIFO_ERR_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_FIFO_ERR_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_FIFO_ERR_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000188011ull,
    ._info = __ar_pi_pmi_fifo_err_flg_detail
};
static const cmmr_br_t __ar_pi_pmi_fifo_err_clr = {
    ._name = "AR_PI_PMI_FIFO_ERR_CLR",
    ._addr = AR_PI_PMI_FIFO_ERR_CLR,
    ._rval.val = AR_PI_PMI_FIFO_ERR_CLR_RSTDATA,
    ._rmsk.val = AR_PI_PMI_FIFO_ERR_CLR_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_FIFO_ERR_CLR_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_FIFO_ERR_CLR_RDMASK,
    ._xsmsk.val = AR_PI_PMI_FIFO_ERR_CLR_XSMASK,
    ._wsemsk.val = AR_PI_PMI_FIFO_ERR_CLR_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_FIFO_ERR_CLR_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_FIFO_ERR_CLR_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_FIFO_ERR_CLR_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_FIFO_ERR_CLR_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_FIFO_ERR_CLR_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_FIFO_ERR_CLR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000021ull,
    ._info = __ar_pi_pmi_fifo_err_clr_detail
};
static const cmmr_br_t __ar_pi_pmi_fifo_err_hss_msk = {
    ._name = "AR_PI_PMI_FIFO_ERR_HSS_MSK",
    ._addr = AR_PI_PMI_FIFO_ERR_HSS_MSK,
    ._rval.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_FIFO_ERR_HSS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000041ull,
    ._info = __ar_pi_pmi_fifo_err_hss_msk_detail
};
static const cmmr_br_t __ar_pi_pmi_fifo_err_os_msk = {
    ._name = "AR_PI_PMI_FIFO_ERR_OS_MSK",
    ._addr = AR_PI_PMI_FIFO_ERR_OS_MSK,
    ._rval.val = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_FIFO_ERR_OS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000081ull,
    ._info = __ar_pi_pmi_fifo_err_os_msk_detail
};
static const cmmr_br_t __ar_pi_pmi_fifo_err_first_flg = {
    ._name = "AR_PI_PMI_FIFO_ERR_FIRST_FLG",
    ._addr = AR_PI_PMI_FIFO_ERR_FIRST_FLG,
    ._rval.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA,
    ._rmsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RDMASK,
    ._xsmsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_XSMASK,
    ._wsemsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_FIFO_ERR_FIRST_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000401ull,
    ._info = __ar_pi_pmi_fifo_err_first_flg_detail
};
static const cmmr_br_t __ar_pi_pmi_mbe_err_info = {
    ._name = "AR_PI_PMI_MBE_ERR_INFO",
    ._addr = AR_PI_PMI_MBE_ERR_INFO,
    ._rval.val = AR_PI_PMI_MBE_ERR_INFO_RSTDATA,
    ._rmsk.val = AR_PI_PMI_MBE_ERR_INFO_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_MBE_ERR_INFO_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_MBE_ERR_INFO_RDMASK,
    ._xsmsk.val = AR_PI_PMI_MBE_ERR_INFO_XSMASK,
    ._wsemsk.val = AR_PI_PMI_MBE_ERR_INFO_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_MBE_ERR_INFO_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_MBE_ERR_INFO_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_MBE_ERR_INFO_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_MBE_ERR_INFO_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_MBE_ERR_INFO_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_MBE_ERR_INFO_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_mbe_err_info_detail
};
static const cmmr_br_t __ar_pi_pmi_sbe_err_info = {
    ._name = "AR_PI_PMI_SBE_ERR_INFO",
    ._addr = AR_PI_PMI_SBE_ERR_INFO,
    ._rval.val = AR_PI_PMI_SBE_ERR_INFO_RSTDATA,
    ._rmsk.val = AR_PI_PMI_SBE_ERR_INFO_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_SBE_ERR_INFO_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_SBE_ERR_INFO_RDMASK,
    ._xsmsk.val = AR_PI_PMI_SBE_ERR_INFO_XSMASK,
    ._wsemsk.val = AR_PI_PMI_SBE_ERR_INFO_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_SBE_ERR_INFO_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_SBE_ERR_INFO_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_SBE_ERR_INFO_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_SBE_ERR_INFO_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_SBE_ERR_INFO_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_SBE_ERR_INFO_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000001ull,
    ._info = __ar_pi_pmi_sbe_err_info_detail
};
static const cmmr_br_t __ar_pi_pmi_ptid_stall_duration = {
    ._name = "AR_PI_PMI_PTID_STALL_DURATION",
    ._addr = AR_PI_PMI_PTID_STALL_DURATION,
    ._rval.val = AR_PI_PMI_PTID_STALL_DURATION_RSTDATA,
    ._rmsk.val = AR_PI_PMI_PTID_STALL_DURATION_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_PTID_STALL_DURATION_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_PTID_STALL_DURATION_RDMASK,
    ._xsmsk.val = AR_PI_PMI_PTID_STALL_DURATION_XSMASK,
    ._wsemsk.val = AR_PI_PMI_PTID_STALL_DURATION_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_PTID_STALL_DURATION_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_PTID_STALL_DURATION_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_PTID_STALL_DURATION_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_PTID_STALL_DURATION_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_PTID_STALL_DURATION_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_PTID_STALL_DURATION_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000008ull,
    ._info = __ar_pi_pmi_ptid_stall_duration_detail
};
static const cmmr_br_t __ar_pi_pmi_irsp_stall_duration = {
    ._name = "AR_PI_PMI_IRSP_STALL_DURATION",
    ._addr = AR_PI_PMI_IRSP_STALL_DURATION,
    ._rval.val = AR_PI_PMI_IRSP_STALL_DURATION_RSTDATA,
    ._rmsk.val = AR_PI_PMI_IRSP_STALL_DURATION_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_IRSP_STALL_DURATION_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_IRSP_STALL_DURATION_RDMASK,
    ._xsmsk.val = AR_PI_PMI_IRSP_STALL_DURATION_XSMASK,
    ._wsemsk.val = AR_PI_PMI_IRSP_STALL_DURATION_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_IRSP_STALL_DURATION_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_IRSP_STALL_DURATION_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_IRSP_STALL_DURATION_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_IRSP_STALL_DURATION_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_IRSP_STALL_DURATION_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_IRSP_STALL_DURATION_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000008ull,
    ._info = __ar_pi_pmi_irsp_stall_duration_detail
};
static const cmmr_br_t __ar_pi_pmi_nrsp_stall_duration = {
    ._name = "AR_PI_PMI_NRSP_STALL_DURATION",
    ._addr = AR_PI_PMI_NRSP_STALL_DURATION,
    ._rval.val = AR_PI_PMI_NRSP_STALL_DURATION_RSTDATA,
    ._rmsk.val = AR_PI_PMI_NRSP_STALL_DURATION_RSTMASK,
    ._wrmsk.val = AR_PI_PMI_NRSP_STALL_DURATION_WRTMASK,
    ._rdmsk.val = AR_PI_PMI_NRSP_STALL_DURATION_RDMASK,
    ._xsmsk.val = AR_PI_PMI_NRSP_STALL_DURATION_XSMASK,
    ._wsemsk.val = AR_PI_PMI_NRSP_STALL_DURATION_WSEMASK,
    ._rsemsk.val = AR_PI_PMI_NRSP_STALL_DURATION_RSEMASK,
    ._w1smsk.val = AR_PI_PMI_NRSP_STALL_DURATION_W1SMASK,
    ._w1cmsk.val = AR_PI_PMI_NRSP_STALL_DURATION_W1CMASK,
    ._wrstmsk.val = AR_PI_PMI_NRSP_STALL_DURATION_WRSTMASK,
    ._hwwmsk.val = AR_PI_PMI_NRSP_STALL_DURATION_HWWMASK,
    ._hwrmsk.val = AR_PI_PMI_NRSP_STALL_DURATION_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000008ull,
    ._info = __ar_pi_pmi_nrsp_stall_duration_detail
};
static const cmmr_br_t __ar_pi_pii_cfg = {
    ._name = "AR_PI_PII_CFG",
    ._addr = AR_PI_PII_CFG,
    ._rval.val = AR_PI_PII_CFG_RSTDATA,
    ._rmsk.val = AR_PI_PII_CFG_RSTMASK,
    ._wrmsk.val = AR_PI_PII_CFG_WRTMASK,
    ._rdmsk.val = AR_PI_PII_CFG_RDMASK,
    ._xsmsk.val = AR_PI_PII_CFG_XSMASK,
    ._wsemsk.val = AR_PI_PII_CFG_WSEMASK,
    ._rsemsk.val = AR_PI_PII_CFG_RSEMASK,
    ._w1smsk.val = AR_PI_PII_CFG_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_CFG_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_CFG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_CFG_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_CFG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pii_cfg_detail
};
static const cmmr_br_t __ar_pi_pii_dbg_errinj_ram = {
    ._name = "AR_PI_PII_DBG_ERRINJ_RAM",
    ._addr = AR_PI_PII_DBG_ERRINJ_RAM,
    ._rval.val = AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA,
    ._rmsk.val = AR_PI_PII_DBG_ERRINJ_RAM_RSTMASK,
    ._wrmsk.val = AR_PI_PII_DBG_ERRINJ_RAM_WRTMASK,
    ._rdmsk.val = AR_PI_PII_DBG_ERRINJ_RAM_RDMASK,
    ._xsmsk.val = AR_PI_PII_DBG_ERRINJ_RAM_XSMASK,
    ._wsemsk.val = AR_PI_PII_DBG_ERRINJ_RAM_WSEMASK,
    ._rsemsk.val = AR_PI_PII_DBG_ERRINJ_RAM_RSEMASK,
    ._w1smsk.val = AR_PI_PII_DBG_ERRINJ_RAM_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_DBG_ERRINJ_RAM_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_DBG_ERRINJ_RAM_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_DBG_ERRINJ_RAM_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_DBG_ERRINJ_RAM_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pii_dbg_errinj_ram_detail
};
static const cmmr_br_t __ar_pi_pii_err_flg = {
    ._name = "AR_PI_PII_ERR_FLG",
    ._addr = AR_PI_PII_ERR_FLG,
    ._rval.val = AR_PI_PII_ERR_FLG_RSTDATA,
    ._rmsk.val = AR_PI_PII_ERR_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_PII_ERR_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_PII_ERR_FLG_RDMASK,
    ._xsmsk.val = AR_PI_PII_ERR_FLG_XSMASK,
    ._wsemsk.val = AR_PI_PII_ERR_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_PII_ERR_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_PII_ERR_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_ERR_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_ERR_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_ERR_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_ERR_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000180811ull,
    ._info = __ar_pi_pii_err_flg_detail
};
static const cmmr_br_t __ar_pi_pii_err_clr = {
    ._name = "AR_PI_PII_ERR_CLR",
    ._addr = AR_PI_PII_ERR_CLR,
    ._rval.val = AR_PI_PII_ERR_CLR_RSTDATA,
    ._rmsk.val = AR_PI_PII_ERR_CLR_RSTMASK,
    ._wrmsk.val = AR_PI_PII_ERR_CLR_WRTMASK,
    ._rdmsk.val = AR_PI_PII_ERR_CLR_RDMASK,
    ._xsmsk.val = AR_PI_PII_ERR_CLR_XSMASK,
    ._wsemsk.val = AR_PI_PII_ERR_CLR_WSEMASK,
    ._rsemsk.val = AR_PI_PII_ERR_CLR_RSEMASK,
    ._w1smsk.val = AR_PI_PII_ERR_CLR_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_ERR_CLR_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_ERR_CLR_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_ERR_CLR_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_ERR_CLR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000821ull,
    ._info = __ar_pi_pii_err_clr_detail
};
static const cmmr_br_t __ar_pi_pii_err_hss_msk = {
    ._name = "AR_PI_PII_ERR_HSS_MSK",
    ._addr = AR_PI_PII_ERR_HSS_MSK,
    ._rval.val = AR_PI_PII_ERR_HSS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PII_ERR_HSS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PII_ERR_HSS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PII_ERR_HSS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PII_ERR_HSS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PII_ERR_HSS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PII_ERR_HSS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PII_ERR_HSS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_ERR_HSS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_ERR_HSS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_ERR_HSS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_ERR_HSS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000841ull,
    ._info = __ar_pi_pii_err_hss_msk_detail
};
static const cmmr_br_t __ar_pi_pii_err_os_msk = {
    ._name = "AR_PI_PII_ERR_OS_MSK",
    ._addr = AR_PI_PII_ERR_OS_MSK,
    ._rval.val = AR_PI_PII_ERR_OS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PII_ERR_OS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PII_ERR_OS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PII_ERR_OS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PII_ERR_OS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PII_ERR_OS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PII_ERR_OS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PII_ERR_OS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_ERR_OS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_ERR_OS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_ERR_OS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_ERR_OS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000881ull,
    ._info = __ar_pi_pii_err_os_msk_detail
};
static const cmmr_br_t __ar_pi_pii_err_first_flg = {
    ._name = "AR_PI_PII_ERR_FIRST_FLG",
    ._addr = AR_PI_PII_ERR_FIRST_FLG,
    ._rval.val = AR_PI_PII_ERR_FIRST_FLG_RSTDATA,
    ._rmsk.val = AR_PI_PII_ERR_FIRST_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_PII_ERR_FIRST_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_PII_ERR_FIRST_FLG_RDMASK,
    ._xsmsk.val = AR_PI_PII_ERR_FIRST_FLG_XSMASK,
    ._wsemsk.val = AR_PI_PII_ERR_FIRST_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_PII_ERR_FIRST_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_PII_ERR_FIRST_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_ERR_FIRST_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_ERR_FIRST_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_ERR_FIRST_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_ERR_FIRST_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000c01ull,
    ._info = __ar_pi_pii_err_first_flg_detail
};
static const cmmr_br_t __ar_pi_pii_err_info_mbe = {
    ._name = "AR_PI_PII_ERR_INFO_MBE",
    ._addr = AR_PI_PII_ERR_INFO_MBE,
    ._rval.val = AR_PI_PII_ERR_INFO_MBE_RSTDATA,
    ._rmsk.val = AR_PI_PII_ERR_INFO_MBE_RSTMASK,
    ._wrmsk.val = AR_PI_PII_ERR_INFO_MBE_WRTMASK,
    ._rdmsk.val = AR_PI_PII_ERR_INFO_MBE_RDMASK,
    ._xsmsk.val = AR_PI_PII_ERR_INFO_MBE_XSMASK,
    ._wsemsk.val = AR_PI_PII_ERR_INFO_MBE_WSEMASK,
    ._rsemsk.val = AR_PI_PII_ERR_INFO_MBE_RSEMASK,
    ._w1smsk.val = AR_PI_PII_ERR_INFO_MBE_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_ERR_INFO_MBE_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_ERR_INFO_MBE_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_ERR_INFO_MBE_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_ERR_INFO_MBE_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pii_err_info_mbe_detail
};
static const cmmr_br_t __ar_pi_pii_err_info_sbe = {
    ._name = "AR_PI_PII_ERR_INFO_SBE",
    ._addr = AR_PI_PII_ERR_INFO_SBE,
    ._rval.val = AR_PI_PII_ERR_INFO_SBE_RSTDATA,
    ._rmsk.val = AR_PI_PII_ERR_INFO_SBE_RSTMASK,
    ._wrmsk.val = AR_PI_PII_ERR_INFO_SBE_WRTMASK,
    ._rdmsk.val = AR_PI_PII_ERR_INFO_SBE_RDMASK,
    ._xsmsk.val = AR_PI_PII_ERR_INFO_SBE_XSMASK,
    ._wsemsk.val = AR_PI_PII_ERR_INFO_SBE_WSEMASK,
    ._rsemsk.val = AR_PI_PII_ERR_INFO_SBE_RSEMASK,
    ._w1smsk.val = AR_PI_PII_ERR_INFO_SBE_W1SMASK,
    ._w1cmsk.val = AR_PI_PII_ERR_INFO_SBE_W1CMASK,
    ._wrstmsk.val = AR_PI_PII_ERR_INFO_SBE_WRSTMASK,
    ._hwwmsk.val = AR_PI_PII_ERR_INFO_SBE_HWWMASK,
    ._hwrmsk.val = AR_PI_PII_ERR_INFO_SBE_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pii_err_info_sbe_detail
};
static const cmmr_br_t __ar_pi_pti_cfg = {
    ._name = "AR_PI_PTI_CFG",
    ._addr = AR_PI_PTI_CFG,
    ._rval.val = AR_PI_PTI_CFG_RSTDATA,
    ._rmsk.val = AR_PI_PTI_CFG_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_CFG_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_CFG_RDMASK,
    ._xsmsk.val = AR_PI_PTI_CFG_XSMASK,
    ._wsemsk.val = AR_PI_PTI_CFG_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_CFG_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_CFG_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_CFG_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_CFG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_CFG_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_CFG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_cfg_detail
};
static const cmmr_br_t __ar_pi_pti_dbg_errinj_fifo = {
    ._name = "AR_PI_PTI_DBG_ERRINJ_FIFO",
    ._addr = AR_PI_PTI_DBG_ERRINJ_FIFO,
    ._rval.val = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA,
    ._rmsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_RDMASK,
    ._xsmsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_XSMASK,
    ._wsemsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_DBG_ERRINJ_FIFO_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_dbg_errinj_fifo_detail
};
static const cmmr_br_t __ar_pi_pti_dbg_errinj_cmpl_poison = {
    ._name = "AR_PI_PTI_DBG_ERRINJ_CMPL_POISON",
    ._addr = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON,
    ._rval.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTDATA,
    ._rmsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RDMASK,
    ._xsmsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_XSMASK,
    ._wsemsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_dbg_errinj_cmpl_poison_detail
};
static const cmmr_br_t __ar_pi_pti_err_flg = {
    ._name = "AR_PI_PTI_ERR_FLG",
    ._addr = AR_PI_PTI_ERR_FLG,
    ._rval.val = AR_PI_PTI_ERR_FLG_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_FLG_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_FLG_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000180811ull,
    ._info = __ar_pi_pti_err_flg_detail
};
static const cmmr_br_t __ar_pi_pti_err_clr = {
    ._name = "AR_PI_PTI_ERR_CLR",
    ._addr = AR_PI_PTI_ERR_CLR,
    ._rval.val = AR_PI_PTI_ERR_CLR_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_CLR_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_CLR_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_CLR_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_CLR_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_CLR_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_CLR_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_CLR_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_CLR_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_CLR_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_CLR_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_CLR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000821ull,
    ._info = __ar_pi_pti_err_clr_detail
};
static const cmmr_br_t __ar_pi_pti_err_hss_msk = {
    ._name = "AR_PI_PTI_ERR_HSS_MSK",
    ._addr = AR_PI_PTI_ERR_HSS_MSK,
    ._rval.val = AR_PI_PTI_ERR_HSS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_HSS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_HSS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_HSS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_HSS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_HSS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_HSS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_HSS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_HSS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_HSS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_HSS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_HSS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000841ull,
    ._info = __ar_pi_pti_err_hss_msk_detail
};
static const cmmr_br_t __ar_pi_pti_err_os_msk = {
    ._name = "AR_PI_PTI_ERR_OS_MSK",
    ._addr = AR_PI_PTI_ERR_OS_MSK,
    ._rval.val = AR_PI_PTI_ERR_OS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_OS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_OS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_OS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_OS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_OS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_OS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_OS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_OS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_OS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_OS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_OS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000881ull,
    ._info = __ar_pi_pti_err_os_msk_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_hss_msk = {
    ._name = "AR_PI_PTI_ERR_INFO_HSS_MSK",
    ._addr = AR_PI_PTI_ERR_INFO_HSS_MSK,
    ._rval.val = AR_PI_PTI_ERR_INFO_HSS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_HSS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000901ull,
    ._info = __ar_pi_pti_err_info_hss_msk_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_os_msk = {
    ._name = "AR_PI_PTI_ERR_INFO_OS_MSK",
    ._addr = AR_PI_PTI_ERR_INFO_OS_MSK,
    ._rval.val = AR_PI_PTI_ERR_INFO_OS_MSK_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_OS_MSK_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000a01ull,
    ._info = __ar_pi_pti_err_info_os_msk_detail
};
static const cmmr_br_t __ar_pi_pti_err_first_flg = {
    ._name = "AR_PI_PTI_ERR_FIRST_FLG",
    ._addr = AR_PI_PTI_ERR_FIRST_FLG,
    ._rval.val = AR_PI_PTI_ERR_FIRST_FLG_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_FIRST_FLG_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_FIRST_FLG_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_FIRST_FLG_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_FIRST_FLG_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_FIRST_FLG_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_FIRST_FLG_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_FIRST_FLG_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_FIRST_FLG_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_FIRST_FLG_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_FIRST_FLG_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_FIRST_FLG_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000c01ull,
    ._info = __ar_pi_pti_err_first_flg_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_mbe = {
    ._name = "AR_PI_PTI_ERR_INFO_MBE",
    ._addr = AR_PI_PTI_ERR_INFO_MBE,
    ._rval.val = AR_PI_PTI_ERR_INFO_MBE_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_MBE_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_MBE_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_MBE_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_MBE_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_MBE_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_MBE_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_MBE_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_MBE_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_MBE_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_MBE_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_MBE_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_err_info_mbe_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_sbe = {
    ._name = "AR_PI_PTI_ERR_INFO_SBE",
    ._addr = AR_PI_PTI_ERR_INFO_SBE,
    ._rval.val = AR_PI_PTI_ERR_INFO_SBE_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_SBE_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_SBE_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_SBE_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_SBE_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_SBE_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_SBE_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_SBE_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_SBE_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_SBE_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_SBE_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_SBE_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_err_info_sbe_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_hss_misc = {
    ._name = "AR_PI_PTI_ERR_INFO_HSS_MISC",
    ._addr = AR_PI_PTI_ERR_INFO_HSS_MISC,
    ._rval.val = AR_PI_PTI_ERR_INFO_HSS_MISC_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_HSS_MISC_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_err_info_hss_misc_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_hss_desc_lsqw = {
    ._name = "AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW",
    ._addr = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW,
    ._rval.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_err_info_hss_desc_lsqw_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_hss_desc_msqw = {
    ._name = "AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW",
    ._addr = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW,
    ._rval.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_err_info_hss_desc_msqw_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_os_misc = {
    ._name = "AR_PI_PTI_ERR_INFO_OS_MISC",
    ._addr = AR_PI_PTI_ERR_INFO_OS_MISC,
    ._rval.val = AR_PI_PTI_ERR_INFO_OS_MISC_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_OS_MISC_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_err_info_os_misc_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_os_desc_lsqw = {
    ._name = "AR_PI_PTI_ERR_INFO_OS_DESC_LSQW",
    ._addr = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW,
    ._rval.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_err_info_os_desc_lsqw_detail
};
static const cmmr_br_t __ar_pi_pti_err_info_os_desc_msqw = {
    ._name = "AR_PI_PTI_ERR_INFO_OS_DESC_MSQW",
    ._addr = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW,
    ._rval.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pti_err_info_os_desc_msqw_detail
};
static const cmmr_br_t __ar_pi_pti_nic_stall_duration = {
    ._name = "AR_PI_PTI_NIC_STALL_DURATION",
    ._addr = AR_PI_PTI_NIC_STALL_DURATION,
    ._rval.val = AR_PI_PTI_NIC_STALL_DURATION_RSTDATA,
    ._rmsk.val = AR_PI_PTI_NIC_STALL_DURATION_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_NIC_STALL_DURATION_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_NIC_STALL_DURATION_RDMASK,
    ._xsmsk.val = AR_PI_PTI_NIC_STALL_DURATION_XSMASK,
    ._wsemsk.val = AR_PI_PTI_NIC_STALL_DURATION_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_NIC_STALL_DURATION_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_NIC_STALL_DURATION_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_NIC_STALL_DURATION_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_NIC_STALL_DURATION_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_NIC_STALL_DURATION_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_NIC_STALL_DURATION_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000009ull,
    ._info = __ar_pi_pti_nic_stall_duration_detail
};
static const cmmr_br_t __ar_pi_pti_lb_stall_duration = {
    ._name = "AR_PI_PTI_LB_STALL_DURATION",
    ._addr = AR_PI_PTI_LB_STALL_DURATION,
    ._rval.val = AR_PI_PTI_LB_STALL_DURATION_RSTDATA,
    ._rmsk.val = AR_PI_PTI_LB_STALL_DURATION_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_LB_STALL_DURATION_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_LB_STALL_DURATION_RDMASK,
    ._xsmsk.val = AR_PI_PTI_LB_STALL_DURATION_XSMASK,
    ._wsemsk.val = AR_PI_PTI_LB_STALL_DURATION_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_LB_STALL_DURATION_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_LB_STALL_DURATION_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_LB_STALL_DURATION_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_LB_STALL_DURATION_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_LB_STALL_DURATION_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_LB_STALL_DURATION_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000009ull,
    ._info = __ar_pi_pti_lb_stall_duration_detail
};
static const cmmr_br_t __ar_pi_pti_orf_stall_duration = {
    ._name = "AR_PI_PTI_ORF_STALL_DURATION",
    ._addr = AR_PI_PTI_ORF_STALL_DURATION,
    ._rval.val = AR_PI_PTI_ORF_STALL_DURATION_RSTDATA,
    ._rmsk.val = AR_PI_PTI_ORF_STALL_DURATION_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_ORF_STALL_DURATION_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_ORF_STALL_DURATION_RDMASK,
    ._xsmsk.val = AR_PI_PTI_ORF_STALL_DURATION_XSMASK,
    ._wsemsk.val = AR_PI_PTI_ORF_STALL_DURATION_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_ORF_STALL_DURATION_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_ORF_STALL_DURATION_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_ORF_STALL_DURATION_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_ORF_STALL_DURATION_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_ORF_STALL_DURATION_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_ORF_STALL_DURATION_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000009ull,
    ._info = __ar_pi_pti_orf_stall_duration_detail
};
static const cmmr_br_t __ar_pi_pti_hal_stall_duration = {
    ._name = "AR_PI_PTI_HAL_STALL_DURATION",
    ._addr = AR_PI_PTI_HAL_STALL_DURATION,
    ._rval.val = AR_PI_PTI_HAL_STALL_DURATION_RSTDATA,
    ._rmsk.val = AR_PI_PTI_HAL_STALL_DURATION_RSTMASK,
    ._wrmsk.val = AR_PI_PTI_HAL_STALL_DURATION_WRTMASK,
    ._rdmsk.val = AR_PI_PTI_HAL_STALL_DURATION_RDMASK,
    ._xsmsk.val = AR_PI_PTI_HAL_STALL_DURATION_XSMASK,
    ._wsemsk.val = AR_PI_PTI_HAL_STALL_DURATION_WSEMASK,
    ._rsemsk.val = AR_PI_PTI_HAL_STALL_DURATION_RSEMASK,
    ._w1smsk.val = AR_PI_PTI_HAL_STALL_DURATION_W1SMASK,
    ._w1cmsk.val = AR_PI_PTI_HAL_STALL_DURATION_W1CMASK,
    ._wrstmsk.val = AR_PI_PTI_HAL_STALL_DURATION_WRSTMASK,
    ._hwwmsk.val = AR_PI_PTI_HAL_STALL_DURATION_HWWMASK,
    ._hwrmsk.val = AR_PI_PTI_HAL_STALL_DURATION_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000009ull,
    ._info = __ar_pi_pti_hal_stall_duration_detail
};
static const cmmr_br_t __ar_pi_pm_dbg_errinj_cntr_perr = {
    ._name = "AR_PI_PM_DBG_ERRINJ_CNTR_PERR",
    ._addr = AR_PI_PM_DBG_ERRINJ_CNTR_PERR,
    ._rval.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTDATA,
    ._rmsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTMASK,
    ._wrmsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_WRTMASK,
    ._rdmsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RDMASK,
    ._xsmsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_XSMASK,
    ._wsemsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_WSEMASK,
    ._rsemsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSEMASK,
    ._w1smsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_W1SMASK,
    ._w1cmsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_W1CMASK,
    ._wrstmsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_WRSTMASK,
    ._hwwmsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_HWWMASK,
    ._hwrmsk.val = AR_PI_PM_DBG_ERRINJ_CNTR_PERR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pm_dbg_errinj_cntr_perr_detail
};
static const cmmr_br_t __ar_pi_pm_err_info_cntr_perr = {
    ._name = "AR_PI_PM_ERR_INFO_CNTR_PERR",
    ._addr = AR_PI_PM_ERR_INFO_CNTR_PERR,
    ._rval.val = AR_PI_PM_ERR_INFO_CNTR_PERR_RSTDATA,
    ._rmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_RSTMASK,
    ._wrmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_WRTMASK,
    ._rdmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_RDMASK,
    ._xsmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_XSMASK,
    ._wsemsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_WSEMASK,
    ._rsemsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_RSEMASK,
    ._w1smsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_W1SMASK,
    ._w1cmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_W1CMASK,
    ._wrstmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_WRSTMASK,
    ._hwwmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_HWWMASK,
    ._hwrmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000801ull,
    ._info = __ar_pi_pm_err_info_cntr_perr_detail
};
static const cmmr_br_t __ar_pi_pm_err_info_cntr_perr_cnt = {
    ._name = "AR_PI_PM_ERR_INFO_CNTR_PERR_CNT",
    ._addr = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT,
    ._rval.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RSTDATA,
    ._rmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RSTMASK,
    ._wrmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_WRTMASK,
    ._rdmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RDMASK,
    ._xsmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_XSMASK,
    ._wsemsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_WSEMASK,
    ._rsemsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RSEMASK,
    ._w1smsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_W1SMASK,
    ._w1cmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_W1CMASK,
    ._wrstmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_WRSTMASK,
    ._hwwmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_HWWMASK,
    ._hwrmsk.val = AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000009ull,
    ._info = __ar_pi_pm_err_info_cntr_perr_cnt_detail
};
static const cmmr_br_t __ar_pi_pm_event_cntr_ctrl = {
    ._name = "AR_PI_PM_EVENT_CNTR_CTRL",
    ._addr = AR_PI_PM_EVENT_CNTR_CTRL,
    ._rval.val = AR_PI_PM_EVENT_CNTR_CTRL_RSTDATA,
    ._rmsk.val = AR_PI_PM_EVENT_CNTR_CTRL_RSTMASK,
    ._wrmsk.val = AR_PI_PM_EVENT_CNTR_CTRL_WRTMASK,
    ._rdmsk.val = AR_PI_PM_EVENT_CNTR_CTRL_RDMASK,
    ._xsmsk.val = AR_PI_PM_EVENT_CNTR_CTRL_XSMASK,
    ._wsemsk.val = AR_PI_PM_EVENT_CNTR_CTRL_WSEMASK,
    ._rsemsk.val = AR_PI_PM_EVENT_CNTR_CTRL_RSEMASK,
    ._w1smsk.val = AR_PI_PM_EVENT_CNTR_CTRL_W1SMASK,
    ._w1cmsk.val = AR_PI_PM_EVENT_CNTR_CTRL_W1CMASK,
    ._wrstmsk.val = AR_PI_PM_EVENT_CNTR_CTRL_WRSTMASK,
    ._hwwmsk.val = AR_PI_PM_EVENT_CNTR_CTRL_HWWMASK,
    ._hwrmsk.val = AR_PI_PM_EVENT_CNTR_CTRL_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000000009ull,
    ._info = __ar_pi_pm_event_cntr_ctrl_detail
};
static const cmmr_br_t __ar_pi_pm_event_cntr = {
    ._name = "AR_PI_PM_EVENT_CNTR",
    ._addr = AR_PI_PM_EVENT_CNTR,
    ._rval.val = AR_PI_PM_EVENT_CNTR_RSTDATA,
    ._rmsk.val = AR_PI_PM_EVENT_CNTR_RSTMASK,
    ._wrmsk.val = AR_PI_PM_EVENT_CNTR_WRTMASK,
    ._rdmsk.val = AR_PI_PM_EVENT_CNTR_RDMASK,
    ._xsmsk.val = AR_PI_PM_EVENT_CNTR_XSMASK,
    ._wsemsk.val = AR_PI_PM_EVENT_CNTR_WSEMASK,
    ._rsemsk.val = AR_PI_PM_EVENT_CNTR_RSEMASK,
    ._w1smsk.val = AR_PI_PM_EVENT_CNTR_W1SMASK,
    ._w1cmsk.val = AR_PI_PM_EVENT_CNTR_W1CMASK,
    ._wrstmsk.val = AR_PI_PM_EVENT_CNTR_WRSTMASK,
    ._hwwmsk.val = AR_PI_PM_EVENT_CNTR_HWWMASK,
    ._hwrmsk.val = AR_PI_PM_EVENT_CNTR_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 8,
    ._depth = 128,
      ._type_bitmsk = 0x0000000000000009ull,
    ._info = __ar_pi_pm_event_cntr_detail
};
static const cmmr_br_t __ar_pi_cfg_f0_msi_x_table_qw0 = {
    ._name = "AR_PI_CFG_F0_MSI_X_TABLE_QW0",
    ._addr = AR_PI_CFG_F0_MSI_X_TABLE_QW0,
    ._rval.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_RSTDATA,
    ._rmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_RDMASK,
    ._xsmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_XSMASK,
    ._wsemsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW0_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 16,
    ._depth = 64,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_cfg_f0_msi_x_table_qw0_detail
};
static const cmmr_br_t __ar_pi_cfg_f0_msi_x_table_qw1 = {
    ._name = "AR_PI_CFG_F0_MSI_X_TABLE_QW1",
    ._addr = AR_PI_CFG_F0_MSI_X_TABLE_QW1,
    ._rval.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA,
    ._rmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RDMASK,
    ._xsmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_XSMASK,
    ._wsemsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_F0_MSI_X_TABLE_QW1_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 16,
    ._depth = 64,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_cfg_f0_msi_x_table_qw1_detail
};
static const cmmr_br_t __ar_pi_sts_f0_msi_x_pba = {
    ._name = "AR_PI_STS_F0_MSI_X_PBA",
    ._addr = AR_PI_STS_F0_MSI_X_PBA,
    ._rval.val = AR_PI_STS_F0_MSI_X_PBA_RSTDATA,
    ._rmsk.val = AR_PI_STS_F0_MSI_X_PBA_RSTMASK,
    ._wrmsk.val = AR_PI_STS_F0_MSI_X_PBA_WRTMASK,
    ._rdmsk.val = AR_PI_STS_F0_MSI_X_PBA_RDMASK,
    ._xsmsk.val = AR_PI_STS_F0_MSI_X_PBA_XSMASK,
    ._wsemsk.val = AR_PI_STS_F0_MSI_X_PBA_WSEMASK,
    ._rsemsk.val = AR_PI_STS_F0_MSI_X_PBA_RSEMASK,
    ._w1smsk.val = AR_PI_STS_F0_MSI_X_PBA_W1SMASK,
    ._w1cmsk.val = AR_PI_STS_F0_MSI_X_PBA_W1CMASK,
    ._wrstmsk.val = AR_PI_STS_F0_MSI_X_PBA_WRSTMASK,
    ._hwwmsk.val = AR_PI_STS_F0_MSI_X_PBA_HWWMASK,
    ._hwrmsk.val = AR_PI_STS_F0_MSI_X_PBA_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_sts_f0_msi_x_pba_detail
};
static const cmmr_br_t __ar_pi_sts_f0_msi_x_irq_status = {
    ._name = "AR_PI_STS_F0_MSI_X_IRQ_STATUS",
    ._addr = AR_PI_STS_F0_MSI_X_IRQ_STATUS,
    ._rval.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_RSTDATA,
    ._rmsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_RSTMASK,
    ._wrmsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_WRTMASK,
    ._rdmsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_RDMASK,
    ._xsmsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_XSMASK,
    ._wsemsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_WSEMASK,
    ._rsemsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_RSEMASK,
    ._w1smsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_W1SMASK,
    ._w1cmsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_W1CMASK,
    ._wrstmsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_WRSTMASK,
    ._hwwmsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_HWWMASK,
    ._hwrmsk.val = AR_PI_STS_F0_MSI_X_IRQ_STATUS_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_sts_f0_msi_x_irq_status_detail
};
static const cmmr_br_t __ar_pi_cfg_f1_msi_x_table_qw0 = {
    ._name = "AR_PI_CFG_F1_MSI_X_TABLE_QW0",
    ._addr = AR_PI_CFG_F1_MSI_X_TABLE_QW0,
    ._rval.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_RSTDATA,
    ._rmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_RDMASK,
    ._xsmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_XSMASK,
    ._wsemsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW0_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 16,
    ._depth = 32,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_cfg_f1_msi_x_table_qw0_detail
};
static const cmmr_br_t __ar_pi_cfg_f1_msi_x_table_qw1 = {
    ._name = "AR_PI_CFG_F1_MSI_X_TABLE_QW1",
    ._addr = AR_PI_CFG_F1_MSI_X_TABLE_QW1,
    ._rval.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA,
    ._rmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RDMASK,
    ._xsmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_XSMASK,
    ._wsemsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_F1_MSI_X_TABLE_QW1_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 16,
    ._depth = 32,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_cfg_f1_msi_x_table_qw1_detail
};
static const cmmr_br_t __ar_pi_sts_f1_msi_x_pba = {
    ._name = "AR_PI_STS_F1_MSI_X_PBA",
    ._addr = AR_PI_STS_F1_MSI_X_PBA,
    ._rval.val = AR_PI_STS_F1_MSI_X_PBA_RSTDATA,
    ._rmsk.val = AR_PI_STS_F1_MSI_X_PBA_RSTMASK,
    ._wrmsk.val = AR_PI_STS_F1_MSI_X_PBA_WRTMASK,
    ._rdmsk.val = AR_PI_STS_F1_MSI_X_PBA_RDMASK,
    ._xsmsk.val = AR_PI_STS_F1_MSI_X_PBA_XSMASK,
    ._wsemsk.val = AR_PI_STS_F1_MSI_X_PBA_WSEMASK,
    ._rsemsk.val = AR_PI_STS_F1_MSI_X_PBA_RSEMASK,
    ._w1smsk.val = AR_PI_STS_F1_MSI_X_PBA_W1SMASK,
    ._w1cmsk.val = AR_PI_STS_F1_MSI_X_PBA_W1CMASK,
    ._wrstmsk.val = AR_PI_STS_F1_MSI_X_PBA_WRSTMASK,
    ._hwwmsk.val = AR_PI_STS_F1_MSI_X_PBA_HWWMASK,
    ._hwrmsk.val = AR_PI_STS_F1_MSI_X_PBA_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_sts_f1_msi_x_pba_detail
};
static const cmmr_br_t __ar_pi_sts_f1_msi_x_irq_status = {
    ._name = "AR_PI_STS_F1_MSI_X_IRQ_STATUS",
    ._addr = AR_PI_STS_F1_MSI_X_IRQ_STATUS,
    ._rval.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_RSTDATA,
    ._rmsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_RSTMASK,
    ._wrmsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_WRTMASK,
    ._rdmsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_RDMASK,
    ._xsmsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_XSMASK,
    ._wsemsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_WSEMASK,
    ._rsemsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_RSEMASK,
    ._w1smsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_W1SMASK,
    ._w1cmsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_W1CMASK,
    ._wrstmsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_WRSTMASK,
    ._hwwmsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_HWWMASK,
    ._hwrmsk.val = AR_PI_STS_F1_MSI_X_IRQ_STATUS_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_sts_f1_msi_x_irq_status_detail
};
static const cmmr_br_t __ar_pi_cfg_f2_msi_x_table_qw0 = {
    ._name = "AR_PI_CFG_F2_MSI_X_TABLE_QW0",
    ._addr = AR_PI_CFG_F2_MSI_X_TABLE_QW0,
    ._rval.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_RSTDATA,
    ._rmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_RDMASK,
    ._xsmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_XSMASK,
    ._wsemsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW0_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 16,
    ._depth = 32,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_cfg_f2_msi_x_table_qw0_detail
};
static const cmmr_br_t __ar_pi_cfg_f2_msi_x_table_qw1 = {
    ._name = "AR_PI_CFG_F2_MSI_X_TABLE_QW1",
    ._addr = AR_PI_CFG_F2_MSI_X_TABLE_QW1,
    ._rval.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA,
    ._rmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RDMASK,
    ._xsmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_XSMASK,
    ._wsemsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_F2_MSI_X_TABLE_QW1_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 16,
    ._depth = 32,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_cfg_f2_msi_x_table_qw1_detail
};
static const cmmr_br_t __ar_pi_sts_f2_msi_x_pba = {
    ._name = "AR_PI_STS_F2_MSI_X_PBA",
    ._addr = AR_PI_STS_F2_MSI_X_PBA,
    ._rval.val = AR_PI_STS_F2_MSI_X_PBA_RSTDATA,
    ._rmsk.val = AR_PI_STS_F2_MSI_X_PBA_RSTMASK,
    ._wrmsk.val = AR_PI_STS_F2_MSI_X_PBA_WRTMASK,
    ._rdmsk.val = AR_PI_STS_F2_MSI_X_PBA_RDMASK,
    ._xsmsk.val = AR_PI_STS_F2_MSI_X_PBA_XSMASK,
    ._wsemsk.val = AR_PI_STS_F2_MSI_X_PBA_WSEMASK,
    ._rsemsk.val = AR_PI_STS_F2_MSI_X_PBA_RSEMASK,
    ._w1smsk.val = AR_PI_STS_F2_MSI_X_PBA_W1SMASK,
    ._w1cmsk.val = AR_PI_STS_F2_MSI_X_PBA_W1CMASK,
    ._wrstmsk.val = AR_PI_STS_F2_MSI_X_PBA_WRSTMASK,
    ._hwwmsk.val = AR_PI_STS_F2_MSI_X_PBA_HWWMASK,
    ._hwrmsk.val = AR_PI_STS_F2_MSI_X_PBA_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_sts_f2_msi_x_pba_detail
};
static const cmmr_br_t __ar_pi_sts_f2_msi_x_irq_status = {
    ._name = "AR_PI_STS_F2_MSI_X_IRQ_STATUS",
    ._addr = AR_PI_STS_F2_MSI_X_IRQ_STATUS,
    ._rval.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_RSTDATA,
    ._rmsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_RSTMASK,
    ._wrmsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_WRTMASK,
    ._rdmsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_RDMASK,
    ._xsmsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_XSMASK,
    ._wsemsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_WSEMASK,
    ._rsemsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_RSEMASK,
    ._w1smsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_W1SMASK,
    ._w1cmsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_W1CMASK,
    ._wrstmsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_WRSTMASK,
    ._hwwmsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_HWWMASK,
    ._hwrmsk.val = AR_PI_STS_F2_MSI_X_IRQ_STATUS_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_sts_f2_msi_x_irq_status_detail
};
static const cmmr_br_t __ar_pi_cfg_f3_msi_x_table_qw0 = {
    ._name = "AR_PI_CFG_F3_MSI_X_TABLE_QW0",
    ._addr = AR_PI_CFG_F3_MSI_X_TABLE_QW0,
    ._rval.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_RSTDATA,
    ._rmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_RDMASK,
    ._xsmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_XSMASK,
    ._wsemsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW0_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 16,
    ._depth = 32,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_cfg_f3_msi_x_table_qw0_detail
};
static const cmmr_br_t __ar_pi_cfg_f3_msi_x_table_qw1 = {
    ._name = "AR_PI_CFG_F3_MSI_X_TABLE_QW1",
    ._addr = AR_PI_CFG_F3_MSI_X_TABLE_QW1,
    ._rval.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA,
    ._rmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTMASK,
    ._wrmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_WRTMASK,
    ._rdmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RDMASK,
    ._xsmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_XSMASK,
    ._wsemsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_WSEMASK,
    ._rsemsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSEMASK,
    ._w1smsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_W1SMASK,
    ._w1cmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_W1CMASK,
    ._wrstmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_WRSTMASK,
    ._hwwmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_HWWMASK,
    ._hwrmsk.val = AR_PI_CFG_F3_MSI_X_TABLE_QW1_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 16,
    ._depth = 32,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_cfg_f3_msi_x_table_qw1_detail
};
static const cmmr_br_t __ar_pi_sts_f3_msi_x_pba = {
    ._name = "AR_PI_STS_F3_MSI_X_PBA",
    ._addr = AR_PI_STS_F3_MSI_X_PBA,
    ._rval.val = AR_PI_STS_F3_MSI_X_PBA_RSTDATA,
    ._rmsk.val = AR_PI_STS_F3_MSI_X_PBA_RSTMASK,
    ._wrmsk.val = AR_PI_STS_F3_MSI_X_PBA_WRTMASK,
    ._rdmsk.val = AR_PI_STS_F3_MSI_X_PBA_RDMASK,
    ._xsmsk.val = AR_PI_STS_F3_MSI_X_PBA_XSMASK,
    ._wsemsk.val = AR_PI_STS_F3_MSI_X_PBA_WSEMASK,
    ._rsemsk.val = AR_PI_STS_F3_MSI_X_PBA_RSEMASK,
    ._w1smsk.val = AR_PI_STS_F3_MSI_X_PBA_W1SMASK,
    ._w1cmsk.val = AR_PI_STS_F3_MSI_X_PBA_W1CMASK,
    ._wrstmsk.val = AR_PI_STS_F3_MSI_X_PBA_WRSTMASK,
    ._hwwmsk.val = AR_PI_STS_F3_MSI_X_PBA_HWWMASK,
    ._hwrmsk.val = AR_PI_STS_F3_MSI_X_PBA_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_sts_f3_msi_x_pba_detail
};
static const cmmr_br_t __ar_pi_sts_f3_msi_x_irq_status = {
    ._name = "AR_PI_STS_F3_MSI_X_IRQ_STATUS",
    ._addr = AR_PI_STS_F3_MSI_X_IRQ_STATUS,
    ._rval.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_RSTDATA,
    ._rmsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_RSTMASK,
    ._wrmsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_WRTMASK,
    ._rdmsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_RDMASK,
    ._xsmsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_XSMASK,
    ._wsemsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_WSEMASK,
    ._rsemsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_RSEMASK,
    ._w1smsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_W1SMASK,
    ._w1cmsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_W1CMASK,
    ._wrstmsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_WRSTMASK,
    ._hwwmsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_HWWMASK,
    ._hwrmsk.val = AR_PI_STS_F3_MSI_X_IRQ_STATUS_HWRMASK,
    ._nqw = 1,
    ._size = 8,
    ._incr = 0,
    ._depth = 1,
      ._type_bitmsk = 0x0000000000002008ull,
    ._info = __ar_pi_sts_f3_msi_x_irq_status_detail
};

/*
 *  INSTALL AR PI MMRS
 */
static const cmmr_br_t* __ar_pi_mmrs[] = {
    &__ar_pi_err_flg,
    &__ar_pi_err_clr,
    &__ar_pi_err_hss_msk,
    &__ar_pi_err_os_msk,
    &__ar_pi_err_first_flg,
    &__ar_pi_cfg_pmi_cfg,
    &__ar_pi_cfg_pmi_attr_ctl,
    &__ar_pi_cfg_pmi_tcg_cfg,
    &__ar_pi_cfg_pmi_tcg_map,
    &__ar_pi_cfg_pmi_tph_map,
    &__ar_pi_cfg_pmi_zbr_adr,
    &__ar_pi_cfg_pmi_scrub,
    &__ar_pi_cfg_pmi_traffic_shape,
    &__ar_pi_pmi_dbg_errinj_reqtrans,
    &__ar_pi_pmi_dbg_errinj_prsp,
    &__ar_pi_pmi_err_flg,
    &__ar_pi_pmi_err_clr,
    &__ar_pi_pmi_err_hss_msk,
    &__ar_pi_pmi_err_os_msk,
    &__ar_pi_pmi_err_first_flg,
    &__ar_pi_pmi_fifo_err_flg,
    &__ar_pi_pmi_fifo_err_clr,
    &__ar_pi_pmi_fifo_err_hss_msk,
    &__ar_pi_pmi_fifo_err_os_msk,
    &__ar_pi_pmi_fifo_err_first_flg,
    &__ar_pi_pmi_mbe_err_info,
    &__ar_pi_pmi_sbe_err_info,
    &__ar_pi_pmi_ptid_stall_duration,
    &__ar_pi_pmi_irsp_stall_duration,
    &__ar_pi_pmi_nrsp_stall_duration,
    &__ar_pi_pii_cfg,
    &__ar_pi_pii_dbg_errinj_ram,
    &__ar_pi_pii_err_flg,
    &__ar_pi_pii_err_clr,
    &__ar_pi_pii_err_hss_msk,
    &__ar_pi_pii_err_os_msk,
    &__ar_pi_pii_err_first_flg,
    &__ar_pi_pii_err_info_mbe,
    &__ar_pi_pii_err_info_sbe,
    &__ar_pi_pti_cfg,
    &__ar_pi_pti_dbg_errinj_fifo,
    &__ar_pi_pti_dbg_errinj_cmpl_poison,
    &__ar_pi_pti_err_flg,
    &__ar_pi_pti_err_clr,
    &__ar_pi_pti_err_hss_msk,
    &__ar_pi_pti_err_os_msk,
    &__ar_pi_pti_err_info_hss_msk,
    &__ar_pi_pti_err_info_os_msk,
    &__ar_pi_pti_err_first_flg,
    &__ar_pi_pti_err_info_mbe,
    &__ar_pi_pti_err_info_sbe,
    &__ar_pi_pti_err_info_hss_misc,
    &__ar_pi_pti_err_info_hss_desc_lsqw,
    &__ar_pi_pti_err_info_hss_desc_msqw,
    &__ar_pi_pti_err_info_os_misc,
    &__ar_pi_pti_err_info_os_desc_lsqw,
    &__ar_pi_pti_err_info_os_desc_msqw,
    &__ar_pi_pti_nic_stall_duration,
    &__ar_pi_pti_lb_stall_duration,
    &__ar_pi_pti_orf_stall_duration,
    &__ar_pi_pti_hal_stall_duration,
    &__ar_pi_pm_dbg_errinj_cntr_perr,
    &__ar_pi_pm_err_info_cntr_perr,
    &__ar_pi_pm_err_info_cntr_perr_cnt,
    &__ar_pi_pm_event_cntr_ctrl,
    &__ar_pi_pm_event_cntr,
    &__ar_pi_cfg_f0_msi_x_table_qw0,
    &__ar_pi_cfg_f0_msi_x_table_qw1,
    &__ar_pi_sts_f0_msi_x_pba,
    &__ar_pi_sts_f0_msi_x_irq_status,
    &__ar_pi_cfg_f1_msi_x_table_qw0,
    &__ar_pi_cfg_f1_msi_x_table_qw1,
    &__ar_pi_sts_f1_msi_x_pba,
    &__ar_pi_sts_f1_msi_x_irq_status,
    &__ar_pi_cfg_f2_msi_x_table_qw0,
    &__ar_pi_cfg_f2_msi_x_table_qw1,
    &__ar_pi_sts_f2_msi_x_pba,
    &__ar_pi_sts_f2_msi_x_irq_status,
    &__ar_pi_cfg_f3_msi_x_table_qw0,
    &__ar_pi_cfg_f3_msi_x_table_qw1,
    &__ar_pi_sts_f3_msi_x_pba,
    &__ar_pi_sts_f3_msi_x_irq_status,
    NULL
};

/*
 *  INSTALL AR PI LM MUX SELECT ENCODINGS
 */
static const cmmr_br_t* __ar_pi_enc_mmrs[] = {
    &__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_hi_pcie_pii,
    &__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_mid_pcie_pii,
    &__ar_pi_pii_f0_msix_ctrl_irq_cclk_0_lo_pcie_pii,
    &__ar_pi_pii_f0_msix_ctrl_table_cclk_1_hi_pcie_pii,
    &__ar_pi_pii_f0_msix_ctrl_table_cclk_1_mid_pcie_pii,
    &__ar_pi_pii_f0_msix_ctrl_table_cclk_1_lo_pcie_pii,
    &__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_hi_pcie_pii,
    &__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_mid_pcie_pii,
    &__ar_pi_pii_f1_msix_ctrl_irq_cclk_2_lo_pcie_pii,
    &__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_hi_pcie_pii,
    &__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_mid_pcie_pii,
    &__ar_pi_pii_f2_msix_ctrl_irq_cclk_4_lo_pcie_pii,
    &__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_hi_pcie_pii,
    &__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_mid_pcie_pii,
    &__ar_pi_pii_f3_msix_ctrl_irq_cclk_6_lo_pcie_pii,
    &__ar_pi_pii_f1_msix_ctrl_table_cclk_3_hi_pcie_pii,
    &__ar_pi_pii_f1_msix_ctrl_table_cclk_3_mid_pcie_pii,
    &__ar_pi_pii_f1_msix_ctrl_table_cclk_3_lo_pcie_pii,
    &__ar_pi_pii_f2_msix_ctrl_table_cclk_5_hi_pcie_pii,
    &__ar_pi_pii_f2_msix_ctrl_table_cclk_5_mid_pcie_pii,
    &__ar_pi_pii_f2_msix_ctrl_table_cclk_5_lo_pcie_pii,
    &__ar_pi_pii_f3_msix_ctrl_table_cclk_7_hi_pcie_pii,
    &__ar_pi_pii_f3_msix_ctrl_table_cclk_7_mid_pcie_pii,
    &__ar_pi_pii_f3_msix_ctrl_table_cclk_7_lo_pcie_pii,
    &__ar_pi_pii_cclk_mmr_read_access_cclk_8_hi_pcie_pii,
    &__ar_pi_pii_cclk_mmr_read_access_cclk_8_mid_pcie_pii,
    &__ar_pi_pii_cclk_mmr_read_access_cclk_8_lo_pcie_pii,
    &__ar_pi_pii_cclk_mmr_write_access_cclk_9_hi_pcie_pii,
    &__ar_pi_pii_cclk_mmr_write_access_cclk_9_mid_pcie_pii,
    &__ar_pi_pii_cclk_mmr_write_access_cclk_9_lo_pcie_pii,
    &__ar_pi_pii_msix_mux_fifo_read_pclk_0_hi_pcie_pii,
    &__ar_pi_pii_msix_mux_fifo_read_pclk_0_mid_pcie_pii,
    &__ar_pi_pii_msix_mux_fifo_read_pclk_0_lo_pcie_pii,
    &__ar_pi_pii_msix_mux_hal_msg_pclk_1_hi_pcie_pii,
    &__ar_pi_pii_msix_mux_hal_msg_pclk_1_mid_pcie_pii,
    &__ar_pi_pii_msix_mux_hal_msg_pclk_1_lo_pcie_pii,
    &__ar_pi_pii_irq_sync_pclk_2_hi_pcie_pii,
    &__ar_pi_pii_irq_sync_pclk_2_mid_pcie_pii,
    &__ar_pi_pii_irq_sync_pclk_2_lo_pcie_pii,
    &__ar_pi_pii_pclk_mmr_read_access_pclk_3_hi_pcie_pii,
    &__ar_pi_pii_pclk_mmr_read_access_pclk_3_mid_pcie_pii,
    &__ar_pi_pii_pclk_mmr_read_access_pclk_3_lo_pcie_pii,
    &__ar_pi_pmi_nreq_block_cclk_0_hi_pcie_pmi,
    &__ar_pi_pmi_nreq_block_cclk_0_mid_pcie_pmi,
    &__ar_pi_pmi_nreq_block_cclk_0_lo_pcie_pmi,
    &__ar_pi_pmi_nreq_block_cclk_1_hi_pcie_pmi,
    &__ar_pi_pmi_nreq_block_cclk_1_mid_pcie_pmi,
    &__ar_pi_pmi_nreq_block_cclk_1_lo_pcie_pmi,
    &__ar_pi_pmi_nreq_block_cclk_2_hi_pcie_pmi,
    &__ar_pi_pmi_nreq_block_cclk_2_mid_pcie_pmi,
    &__ar_pi_pmi_nreq_block_cclk_2_lo_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_3_hi_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_3_mid_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_3_lo_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_4_hi_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_4_mid_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_4_lo_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_5_hi_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_5_mid_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_5_lo_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_6_hi_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_6_mid_pcie_pmi,
    &__ar_pi_pmi_req_trans_block_cclk_6_lo_pcie_pmi,
    &__ar_pi_pmi_nrsp_block_cclk_7_hi_pcie_pmi,
    &__ar_pi_pmi_nrsp_block_cclk_7_mid_pcie_pmi,
    &__ar_pi_pmi_nrsp_block_cclk_7_lo_pcie_pmi,
    &__ar_pi_pmi_nrsp_block_cclk_8_hi_pcie_pmi,
    &__ar_pi_pmi_nrsp_block_cclk_8_mid_pcie_pmi,
    &__ar_pi_pmi_nrsp_block_cclk_8_lo_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_9_hi_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_9_mid_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_9_lo_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_a_hi_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_a_mid_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_a_lo_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_b_hi_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_b_mid_pcie_pmi,
    &__ar_pi_pmi_preq_block_pclk_b_lo_pcie_pmi,
    &__ar_pi_pmi_rsp_trans_block_cclk_c_hi_pcie_pmi,
    &__ar_pi_pmi_rsp_trans_block_cclk_c_mid_pcie_pmi,
    &__ar_pi_pmi_rsp_trans_block_cclk_c_lo_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_d_hi_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_d_mid_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_d_lo_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_e_hi_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_e_mid_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_e_lo_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_f_hi_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_f_mid_pcie_pmi,
    &__ar_pi_pmi_prsp_block_pclk_f_lo_pcie_pmi,
    &__ar_pi_pmi_prsp_block_cclk_10_hi_pcie_pmi,
    &__ar_pi_pmi_prsp_block_cclk_10_mid_pcie_pmi,
    &__ar_pi_pmi_prsp_block_cclk_10_lo_pcie_pmi,
    &__ar_pi_pmi_prsp_block_cclk_11_hi_pcie_pmi,
    &__ar_pi_pmi_prsp_block_cclk_11_mid_pcie_pmi,
    &__ar_pi_pmi_prsp_block_cclk_11_lo_pcie_pmi,
    &__ar_pi_pmi_pmi_error_cclk_12_hi_pcie_pmi,
    &__ar_pi_pmi_pmi_error_cclk_12_mid_pcie_pmi,
    &__ar_pi_pmi_pmi_error_cclk_12_lo_pcie_pmi,
    &__ar_pi_pmi_pmi_error_pclk_13_hi_pcie_pmi,
    &__ar_pi_pmi_pmi_error_pclk_13_mid_pcie_pmi,
    &__ar_pi_pmi_pmi_error_pclk_13_lo_pcie_pmi,
    &__ar_pi_pti_nif_pi_nic_req_cclk_0_hi_pcie_pti,
    &__ar_pi_pti_nif_pi_nic_req_cclk_0_mid_pcie_pti,
    &__ar_pi_pti_nif_pi_nic_req_cclk_0_lo_pcie_pti,
    &__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_hi_pcie_pti,
    &__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_mid_pcie_pti,
    &__ar_pi_pti_nif_ififoc_out_ow0_cclk_1_lo_pcie_pti,
    &__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_hi_pcie_pti,
    &__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_mid_pcie_pti,
    &__ar_pi_pti_nif_ififoc_out_ow1_cclk_2_lo_pcie_pti,
    &__ar_pi_pti_nif_xlat_cclk_3_hi_pcie_pti,
    &__ar_pi_pti_nif_xlat_cclk_3_mid_pcie_pti,
    &__ar_pi_pti_nif_xlat_cclk_3_lo_pcie_pti,
    &__ar_pi_pti_lif_rsp_ififo_cclk_4_hi_pcie_pti,
    &__ar_pi_pti_lif_rsp_ififo_cclk_4_mid_pcie_pti,
    &__ar_pi_pti_lif_rsp_ififo_cclk_4_lo_pcie_pti,
    &__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_hi_pcie_pti,
    &__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_mid_pcie_pti,
    &__ar_pi_pti_lif_rsp_ofifo_in_ow0_cclk_5_lo_pcie_pti,
    &__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_hi_pcie_pti,
    &__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_mid_pcie_pti,
    &__ar_pi_pti_lif_rsp_ofifo_in_ow1_cclk_6_lo_pcie_pti,
    &__ar_pi_pti_lif_rsp_xlat_cclk_7_hi_pcie_pti,
    &__ar_pi_pti_lif_rsp_xlat_cclk_7_mid_pcie_pti,
    &__ar_pi_pti_lif_rsp_xlat_cclk_7_lo_pcie_pti,
    &__ar_pi_pti_lif_req_pi_lb_req_cclk_8_hi_pcie_pti,
    &__ar_pi_pti_lif_req_pi_lb_req_cclk_8_mid_pcie_pti,
    &__ar_pi_pti_lif_req_pi_lb_req_cclk_8_lo_pcie_pti,
    &__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_hi_pcie_pti,
    &__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_mid_pcie_pti,
    &__ar_pi_pti_lif_req_ififoc_out_ow0_cclk_9_lo_pcie_pti,
    &__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_hi_pcie_pti,
    &__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_mid_pcie_pti,
    &__ar_pi_pti_lif_req_ififoc_out_ow1_cclk_a_lo_pcie_pti,
    &__ar_pi_pti_lif_req_xlat_cclk_b_hi_pcie_pti,
    &__ar_pi_pti_lif_req_xlat_cclk_b_mid_pcie_pti,
    &__ar_pi_pti_lif_req_xlat_cclk_b_lo_pcie_pti,
    &__ar_pi_pti_lif_req_orf_in_cclk_c_hi_pcie_pti,
    &__ar_pi_pti_lif_req_orf_in_cclk_c_mid_pcie_pti,
    &__ar_pi_pti_lif_req_orf_in_cclk_c_lo_pcie_pti,
    &__ar_pi_pti_pti_mmr_if_cclk_d_hi_pcie_pti,
    &__ar_pi_pti_pti_mmr_if_cclk_d_mid_pcie_pti,
    &__ar_pi_pti_pti_mmr_if_cclk_d_lo_pcie_pti,
    &__ar_pi_pti_treq_data_in_ow0_pclk_0_hi_pcie_pti,
    &__ar_pi_pti_treq_data_in_ow0_pclk_0_mid_pcie_pti,
    &__ar_pi_pti_treq_data_in_ow0_pclk_0_lo_pcie_pti,
    &__ar_pi_pti_treq_data_in_ow1_pclk_1_hi_pcie_pti,
    &__ar_pi_pti_treq_data_in_ow1_pclk_1_mid_pcie_pti,
    &__ar_pi_pti_treq_data_in_ow1_pclk_1_lo_pcie_pti,
    &__ar_pi_pti_treq_state_pclk_2_hi_pcie_pti,
    &__ar_pi_pti_treq_state_pclk_2_mid_pcie_pti,
    &__ar_pi_pti_treq_state_pclk_2_lo_pcie_pti,
    &__ar_pi_pti_trsp_compl_data_ow0_pclk_4_hi_pcie_pti,
    &__ar_pi_pti_trsp_compl_data_ow0_pclk_4_mid_pcie_pti,
    &__ar_pi_pti_trsp_compl_data_ow0_pclk_4_lo_pcie_pti,
    &__ar_pi_pti_trsp_compl_data_ow1_pclk_5_hi_pcie_pti,
    &__ar_pi_pti_trsp_compl_data_ow1_pclk_5_mid_pcie_pti,
    &__ar_pi_pti_trsp_compl_data_ow1_pclk_5_lo_pcie_pti,
    &__ar_pi_pti_trsp_state_pclk_6_hi_pcie_pti,
    &__ar_pi_pti_trsp_state_pclk_6_mid_pcie_pti,
    &__ar_pi_pti_trsp_state_pclk_6_lo_pcie_pti,
    NULL
};

#endif
