# 1 "arch/arm64/boot/dts/amlogic/meson64_odroidc4.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/amlogic/meson64_odroidc4.dts" 2
# 18 "arch/arm64/boot/dts/amlogic/meson64_odroidc4.dts"
/dts-v1/;


# 1 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 1
# 18 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 19 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/amlogic,g12a-clkc.h" 1
# 20 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/amlogic,sm1-audio-clk.h" 1
# 21 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/iio/adc/amlogic-saradc.h" 1
# 22 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/gpio/meson-g12a-gpio.h" 1
# 23 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/pwm/pwm.h" 1
# 24 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/pwm/meson.h" 1
# 25 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 26 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm64/boot/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm64/boot/dts/include/dt-bindings/input/input.h" 2
# 27 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/input/meson_rc.h" 1
# 28 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/phy/phy-amlogic-pcie.h" 1
# 29 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2
# 1 "arch/arm64/boot/dts/amlogic/mesong12a-bifrost.dtsi" 1
# 18 "arch/arm64/boot/dts/amlogic/mesong12a-bifrost.dtsi"
/ {

 gpu:bifrost {
  compatible = "arm,malit60x", "arm,malit6xx", "arm,mali-midgard";
  #cooling-cells = <2>; 
  reg = <0 0xFFE40000 0 0x04000>,
   <0 0xFFD01000 0 0x01000>,
   <0 0xFF800000 0 0x01000>,
   <0 0xFF63c000 0 0x01000>,
   <0 0xFFD01000 0 0x01000>;
  interrupt-parent = <&gic>;
  interrupts = <0 160 4>, <0 161 4>, <0 162 4>;
  interrupt-names = "GPU", "MMU", "JOB";



  num_of_pp = <2>;
  sc_mpp = <1>;
  min_clk = <4>;
  clocks = <&clkc ((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 8) &clkc 7>;
  clock-names = "gpu_mux","gp0_pll";


  tbl = <&dvfs285_cfg
   &dvfs400_cfg
   &dvfs500_cfg
   &dvfs666_cfg
   &dvfs850_cfg
   &dvfs850_cfg>;

  dvfs125_cfg:clk125_cfg {
   clk_freq = <125000000>;
   clk_parent = "fclk_div4";
   clkp_freq = <500000000>;
   clk_reg = <0xA03>;
   voltage = <1150>;
   keep_count = <5>;
   threshold = <30 120>;
  };

  dvfs250_cfg:dvfs250_cfg {
   clk_freq = <250000000>;
   clk_parent = "fclk_div4";
   clkp_freq = <500000000>;
   clk_reg = <0xA01>;
   voltage = <1150>;
   keep_count = <5>;
   threshold = <80 170>;
  };

  dvfs285_cfg:dvfs285_cfg {
   clk_freq = <285714285>;
   clk_parent = "fclk_div7";
   clkp_freq = <285714285>;
   clk_reg = <0xE00>;
   voltage = <1150>;
   keep_count = <5>;
   threshold = <100 190>;
  };

  dvfs400_cfg:dvfs400_cfg {
   clk_freq = <400000000>;
   clk_parent = "fclk_div5";
   clkp_freq = <400000000>;
   clk_reg = <0xC00>;
   voltage = <1150>;
   keep_count = <5>;
   threshold = <152 207>;
  };

  dvfs500_cfg:dvfs500_cfg {
   clk_freq = <500000000>;
   clk_parent = "fclk_div4";
   clkp_freq = <500000000>;
   clk_reg = <0xA00>;
   voltage = <1150>;
   keep_count = <5>;
   threshold = <180 220>;
  };

  dvfs666_cfg:dvfs666_cfg {
   clk_freq = <666666666>;
   clk_parent = "fclk_div3";
   clkp_freq = <666666666>;
   clk_reg = <0x800>;
   voltage = <1150>;
   keep_count = <5>;
   threshold = <210 236>;
  };

  dvfs800_cfg:dvfs800_cfg {
   clk_freq = <800000000>;
   clk_parent = "fclk_div2p5";
   clkp_freq = <800000000>;
   clk_reg = <0x600>;
   voltage = <1150>;
   keep_count = <5>;
   threshold = <230 255>;
  };

  dvfs850_cfg:dvfs850_cfg {
   clk_freq = <846000000>;
   clk_parent = "gp0_pll";
   clkp_freq = <846000000>;
   clk_reg = <0x200>;
   voltage = <1150>;
   keep_count = <5>;
   threshold = <230 255>;
  };
 };

};
# 30 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi" 2

/ {
 cpus:cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0:cluster0 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  CPU0:cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&clkc 23>,
    <&clkc 22>,
    <&clkc 0>,
    <&clkc ((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 9)>,
    <&clkc ((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 8)>;
   clock-names = "core_clk",
    "low_freq_clk_parent",
    "high_freq_clk_parent",
    "dsu_clk",
    "dsu_pre_parent";
   operating-points-v2 = <&cpu_opp_table0>;
   cpu-supply = <&vddcpu0>;
   voltage-tolerance = <0>;
   clock-latency = <50000>;
  };

  CPU1:cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0 0x1>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&clkc 23>,
    <&clkc 22>,
    <&clkc 0>,
    <&clkc ((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 9)>,
    <&clkc ((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 8)>;
   clock-names = "core_clk",
    "low_freq_clk_parent",
    "high_freq_clk_parent",
    "dsu_clk",
    "dsu_pre_parent";
   operating-points-v2 = <&cpu_opp_table0>;
   cpu-supply = <&vddcpu0>;
   voltage-tolerance = <0>;
   clock-latency = <50000>;
  };

  CPU2:cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0 0x2>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&clkc 23>,
    <&clkc 22>,
    <&clkc 0>,
    <&clkc ((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 9)>,
    <&clkc ((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 8)>;
   clock-names = "core_clk",
    "low_freq_clk_parent",
    "high_freq_clk_parent",
    "dsu_clk",
    "dsu_pre_parent";
   operating-points-v2 = <&cpu_opp_table0>;
   cpu-supply = <&vddcpu0>;
   voltage-tolerance = <0>;
   clock-latency = <50000>;
  };

  CPU3:cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0 0x3>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&clkc 23>,
    <&clkc 22>,
    <&clkc 0>,
    <&clkc ((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 9)>,
    <&clkc ((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 8)>;
   clock-names = "core_clk",
    "low_freq_clk_parent",
    "high_freq_clk_parent",
    "dsu_clk",
    "dsu_pre_parent";
   operating-points-v2 = <&cpu_opp_table0>;
   cpu-supply = <&vddcpu0>;
   voltage-tolerance = <0>;
   clock-latency = <50000>;
  };

  idle-states {
   entry-method = "arm,psci-0.2";
   CPU_SLEEP_0: cpu-sleep-0 {
     compatible = "arm,idle-state";
     arm,psci-suspend-param = <0x0010000>;
     local-timer-stop;
     entry-latency-us = <4000>;
     exit-latency-us = <5000>;
     min-residency-us = <10000>;
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 0xff08>,
    <1 14 0xff08>,
    <1 11 0xff08>,
    <1 10 0xff08>;
 };

 timer_bc {
  compatible = "arm, meson-bc-timer";
  reg= <0x0 0xffd0f190 0x0 0x4 0x0 0xffd0f194 0x0 0x4>;
  timer_name = "Meson TimerF";
  clockevent-rating=<300>;
  clockevent-shift=<20>;
  clockevent-features=<0x23>;
  interrupts = <0 60 1>;
  bit_enable=<16>;
  bit_mode=<12>;
  bit_resolution=<0>;
 };

 arm_pmu {
  compatible = "arm,armv8-pmuv3";

  interrupts = <0 137 4>;
  reg = <0x0 0xff634680 0x0 0x4>;
  cpumasks = <0xf>;

  relax-timer-ns = <10000000>;

  max-wait-cnt = <10000>;
 };

 gic: interrupt-controller@2c001000 {
  compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0x0 0xffc01000 0 0x1000>,
        <0x0 0xffc02000 0 0x0100>;
  interrupts = <1 9 0xf04>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 aml_pm {
  compatible = "amlogic, pm";
  status = "okay";
  device_name = "aml_pm";
  debug_reg = <0xff8000a8>;
  exit_reg = <0xff80023c>;
 };

 secmon {
  compatible = "amlogic, secmon";
  memory-region = <&secmon_reserved>;
  in_base_func = <0x82000020>;
  out_base_func = <0x82000021>;
  reserve_mem_size = <0x00300000>;
 };

 securitykey {
  compatible = "aml, securitykey";
  storage_query = <0x82000060>;
  storage_read = <0x82000061>;
  storage_write = <0x82000062>;
  storage_tell = <0x82000063>;
  storage_verify = <0x82000064>;
  storage_status = <0x82000065>;
  storage_list = <0x82000067>;
  storage_remove = <0x82000068>;
  storage_in_func = <0x82000023>;
  storage_out_func = <0x82000024>;
  storage_block_func = <0x82000025>;
  storage_size_func = <0x82000027>;
  storage_set_enctype = <0x8200006A>;
  storage_get_enctype = <0x8200006B>;
  storage_version = <0x8200006C>;
 };

 mailbox: mhu@c883c400 {
  compatible = "amlogic, meson_mhu";
  reg = <0x0 0xff63c400 0x0 0x4c>,
        <0x0 0xfffe7000 0x0 0x800>;
  interrupts = <0 209 1>,
        <0 210 1>;
  #mbox-cells = <1>;
  mbox-names = "cpu_to_scp_low", "cpu_to_scp_high";
  mboxes = <&mailbox 0 &mailbox 1>;
 };

 cpu_iomap {
  compatible = "amlogic, iomap";
  #address-cells=<2>;
  #size-cells=<2>;
  ranges;
  io_cbus_base {
   reg = <0x0 0xffd00000 0x0 0x26fff>;
  };
  io_apb_base {
   reg = <0x0 0xffe01000 0x0 0x7f000>;
  };
  io_aobus_base {
   reg = <0x0 0xff800000 0x0 0xb000>;
  };
  io_vapb_base {
   reg = <0x0 0xff900000 0x0 0x50000>;
  };
  io_hiu_base {
   reg = <0x0 0xff63c000 0x0 0x2000>;
  };
 };

 xtal: xtal-clk {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xtal";
  #clock-cells = <0>;
 };

 rtc{
  compatible = "amlogic, aml_vrtc";
  alarm_reg_addr = <0xff8000a8>;
  timer_e_addr = <0xffd0f188>;
  init_date = "2015/01/01";
  status = "okay";
 };

 cpu_info {
  compatible = "amlogic, cpuinfo";
  status = "okay";
  cpuinfo_cmd = <0x82000044>;
 };

 reboot: aml_reboot{
  compatible = "aml, reboot";
  sys_reset = <0x84000009>;
  sys_poweroff = <0x84000008>;
 };

 vpu: vpu {
  compatible = "amlogic, vpu-sm1";
  dev_name = "vpu";
  status = "okay";
  clocks = <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 17)>,
   <&clkc (((33 + 22) + 13) + 8)>,
   <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 3)>,
   <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 7)>,
   <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 8)>;
  clock-names = "vapb_clk",
   "vpu_intr_gate",
   "vpu_clk0",
   "vpu_clk1",
   "vpu_clk";
  clk_level = <7>;


 };

 ethmac: ethernet@ff3f0000 {
  compatible = "amlogic, g12a-eth-dwmac","snps,dwmac";
  reg = <0x0 0xff3f0000 0x0 0x10000
   0x0 0xff634540 0x0 0x8
   0x0 0xff64c000 0x0 0xa0
   0x0 0xffd01008 0x0 0x4>;
  reg-names = "eth_base", "eth_cfg", "eth_pll", "eth_reset";
  interrupts = <0 8 1>;
  interrupt-names = "macirq";
  status = "disabled";
  clocks = <&clkc ((33 + 22) + 1)>;
  clock-names = "ethclk81";
  pll_val = <0x9c0040a 0x927e0000 0xac5f49e5>;
  analog_val = <0x20200000 0x0000c000 0x00000023>;
 };

 pinctrl_aobus: pinctrl@ff800014{
  compatible = "amlogic,meson-g12a-aobus-pinctrl";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio_ao: ao-bank@ff800014{
   reg = <0x0 0xff800014 0x0 0x8>,
      <0x0 0xff800024 0x0 0x14>,
      <0x0 0xff80001c 0x0 0x8>;
   reg-names = "mux","gpio", "drive-strength";
   gpio-controller;
   #gpio-cells = <2>;
  };
 };

 pinctrl_periphs: pinctrl@ff634480{
  compatible = "amlogic,meson-g12a-periphs-pinctrl";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio: banks@ff6346c0{
   reg = <0x0 0xff6346c0 0x0 0x40>,
      <0x0 0xff6344e8 0x0 0x18>,
      <0x0 0xff634520 0x0 0x18>,
      <0x0 0xff634440 0x0 0x4c>,
      <0x0 0xff634740 0x0 0x1c>;
   reg-names = "mux",
    "pull",
    "pull-enable",
    "gpio",
    "drive-strength";
   gpio-controller;
   #gpio-cells = <2>;
  };
 };

 audio_data: audio_data {
  compatible = "amlogic, audio_data";
  query_licence_cmd = <0x82000050>;
  status = "disabled";
 };

 dwc3: dwc3@ff500000 {
  compatible = "synopsys, dwc3";
  status = "disable";
  reg = <0x0 0xff500000 0x0 0x100000>;
  interrupts = <0 30 4>;
  usb-phy = <&usb2_phy_v2>, <&usb3_phy_v2>;
  cpu-type = "gxl";
  clock-src = "usb3.0";
  clocks = <&clkc ((33 + 22) + 10)>;
  clock-names = "dwc_general";
 };

 usb2_phy_v2: usb2phy@ffe09000 {
  compatible = "amlogic, amlogic-new-usb2-v2";
  status = "disable";
  reg = <0x0 0xffe09000 0x0 0x80
    0x0 0xffd01008 0x0 0x100
    0x0 0xff636000 0x0 0x2000
    0x0 0xff63a000 0x0 0x2000>;
  pll-setting-1 = <0x09400414>;
  pll-setting-2 = <0x927E0000>;
  pll-setting-3 = <0xac5f69e5>;
  pll-setting-4 = <0xfe18>;
  pll-setting-5 = <0x8000fff>;
  pll-setting-6 = <0x78000>;
  pll-setting-7 = <0xe0004>;
  pll-setting-8 = <0xe000c>;
  version = <2>;
  pwr-ctl = <1>;
  u2-ctrl-sleep-shift = <17>;
  u2-hhi-mem-pd-shift = <30>;
  u2-hhi-mem-pd-mask = <0x3>;
  u2-ctrl-iso-shift = <17>;
 };

 usb3_phy_v2: usb3phy@ffe09080 {
  compatible = "amlogic, amlogic-new-usb3-v2";
  status = "disable";
  reg = <0x0 0xffe09080 0x0 0x20
   0x0 0xffd01008 0x0 0x100>;
  phy-reg = <0xff646000>;
  phy-reg-size = <0x2000>;
  usb2-phy-reg = <0xffe09000>;
  usb2-phy-reg-size = <0x80>;
  interrupts = <0 16 4>;
  clocks = <&clkc 24>;
  clock-names = "pcie_refpll";
  pwr-ctl = <1>;
  u3-ctrl-sleep-shift = <18>;
  u3-hhi-mem-pd-shift = <26>;
  u3-hhi-mem-pd-mask = <0xf>;
  u3-ctrl-iso-shift = <18>;
 };

 dwc2_a: dwc2_a@ff400000 {
  compatible = "amlogic, dwc2";
  status = "disable";
  device_name = "dwc2_a";
  reg = <0x0 0xff400000 0x0 0x40000>;
  interrupts = <0 31 4>;
  pl-periph-id = <0>;
  clock-src = "usb0";
  port-id = <0>;
  port-type = <2>;
  port-speed = <0>;
  port-config = <0>;

  port-dma = <0>;
  port-id-mode = <0>;
  usb-fifo = <728>;
  cpu-type = "v2";
  phy-reg = <0xffe09000>;
  phy-reg-size = <0xa0>;

  phy-interface = <0x2>;
  clocks = <&clkc ((33 + 22) + 10)
     &clkc (((33 + 22) + 13) + 5)>;
  clock-names = "usb_general",
     "usb1";
 };

 wdt: watchdog@0xffd0f0d0 {
  compatible = "amlogic, meson-wdt";
  status = "okay";
  default_timeout=<10>;
  reset_watchdog_method=<1>;
  reset_watchdog_time=<2>;
  shutdown_timeout=<10>;
  firmware_timeout=<6>;
  suspend_timeout=<6>;
  reg = <0x0 0xffd0f0d0 0x0 0x10>;
  clock-names = "xtal";
  clocks = <&xtal>;
 };

 ram-dump {
  compatible = "amlogic, ram_dump";
  status = "okay";
  reg = <0x0 0xFF6345E0 0x0 4>;
  reg-names = "PREG_STICKY_REG8";
  store_device = "data";
 };

 jtag {
  compatible = "amlogic, jtag";
  status = "okay";
  select = "disable";
  pinctrl-names="jtag_apao_pins", "jtag_apee_pins";
  pinctrl-0=<&jtag_apao_pins>;
  pinctrl-1=<&jtag_apee_pins>;
 };

 saradc:saradc {
  compatible = "amlogic,meson-g12a-saradc";
  status = "okay";
  #io-channel-cells = <1>;
  clocks = <&xtal>, <&clkc (((((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 18) + 19) + 3)>;
  clock-names = "xtal", "saradc_clk";
  interrupts = <0 200 1>;
  reg = <0x0 0xff809000 0x0 0x48>;
 };

 power_ctrl: power_ctrl@ff8000e8 {
  compatible = "amlogic, sm1-powerctrl";
  reg = <0x0 0xff8000e8 0x0 0x10>,
        <0x0 0xff63c100 0x0 0x10>;
 };

 bl40: bl40 {
  compatible = "amlogic, bl40-bootup";
  status = "okay";
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  cbus: cbus@ffd00000 {
   compatible = "simple-bus";
   reg = <0x0 0xffd00000 0x0 0x26000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x0 0x0 0xffd00000 0x0 0x26000>;

   gpio_intc: interrupt-controller@f080 {
    compatible = "amlogic,meson-gpio-intc",
      "amlogic,meson-sm1-gpio-intc";
    reg = <0x0 0xf080 0x0 0x10>;
    interrupt-controller;
    #interrupt-cells = <2>;
    amlogic,channel-interrupts =
      <64 65 66 67 68 69 70 71>;
    status = "okay";
   };

   meson_clk_msr {
    compatible = "amlogic, sm1-measure";
    reg = <0x0 0x18004 0x0 0x4
     0x0 0x1800c 0x0 0x4>;
    ringctrl = <0xff6345fc>;
   };

   pwm_ab: pwm@1b000 {
    compatible = "amlogic,g12a-ee-pwm";
    reg = <0x0 0x1b000 0x0 0x20>;
    #pwm-cells = <3>;
    clocks = <&xtal>,
      <&xtal>,
      <&xtal>,
      <&xtal>;
    clock-names = "clkin0",
      "clkin1",
      "clkin2",
      "clkin3";



    status = "disabled";
   };

   pwm_cd: pwm@1a000 {
    compatible = "amlogic,g12a-ee-pwm";
    reg = <0x0 0x1a000 0x0 0x20>;
    #pwm-cells = <3>;
    clocks = <&xtal>,
      <&xtal>,
      <&xtal>,
      <&xtal>;
    clock-names = "clkin0",
      "clkin1",
      "clkin2",
      "clkin3";
    status = "disabled";
   };

   pwm_ef: pwm@19000 {
    compatible = "amlogic,g12a-ee-pwm";
    reg = <0x0 0x19000 0x0 0x20>;
    #pwm-cells = <3>;
    clocks = <&xtal>,
      <&xtal>,
      <&xtal>,
      <&xtal>;
    clock-names = "clkin0",
      "clkin1",
      "clkin2",
      "clkin3";
    status = "disabled";
   };

   i2c0: i2c@1f000 {
    compatible = "amlogic,meson-g12a-i2c";
    status = "disabled";
    reg = <0x0 0x1f000 0x0 0x20>;
    interrupts = <0 21 1>,
     <0 91 1>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&clkc (33 + 9)>;
    clock-names = "clk_i2c";
   };

   i2c1: i2c@1e000 {
    compatible = "amlogic,meson-g12a-i2c";
    status = "disabled";
    reg = <0x0 0x1e000 0x0 0x20>;
    interrupts = <0 214 1>,
     <0 92 1>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&clkc (33 + 9)>;
    clock-names = "clk_i2c";
   };

   i2c2: i2c@1d000 {
    compatible = "amlogic,meson-g12a-i2c";
    status = "disabled";
    reg = <0x0 0x1d000 0x0 0x20>;
    interrupts = <0 215 1>,
     <0 94 1>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&clkc (33 + 9)>;
    clock-names = "clk_i2c";
   };

   i2c3: i2c@1c000 {
    compatible = "amlogic,meson-g12a-i2c";
    status = "disabled";
    reg = <0x0 0x1c000 0x0 0x20>;
    interrupts = <0 39 1>,
     <0 95 1>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&clkc (33 + 9)>;
    clock-names = "clk_i2c";
   };

   spicc0: spi@13000 {
    compatible = "amlogic,meson-g12a-spicc";
    reg = <0x0 0x13000 0x0 0x44>;
    interrupts = <0 81 4>;
    clocks = <&clkc (33 + 8)>,
      <&clkc ((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 3)>;
    clock-names = "core", "comp";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spicc1: spi@15000 {
    compatible = "amlogic,meson-g12a-spicc";
    reg = <0x0 0x15000 0x0 0x44>;
    interrupts = <0 90 4>;
    clocks = <&clkc (33 + 14)>,
      <&clkc ((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 7)>;
    clock-names = "core", "comp";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spifc: spifc@14000 {
    status = "disabled";
    compatible = "amlogic,aml-spi-nor";
    reg = <0x0 0x14000 0x0 0x80>;
    pinctrl-names = "default";
    pinctrl-0 = <&spifc_all_pins>;
    clocks = <&clkc 11>;
    clock-names = "core";
   };
  };

  aobus: aobus@ff800000 {
   compatible = "simple-bus";
   reg = <0x0 0xff800000 0x0 0xb000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x0 0x0 0xff800000 0x0 0xb000>;

   cpu_version {
    reg=<0x0 0x220 0x0 0x4>;
   };

   aoclkc: clock-controller@0 {
    compatible = "amlogic,sm1-aoclkc";
    #clock-cells = <1>;
    #reset-cells = <1>;
    reg = <0x0 0x0 0x0 0x3dc>;
   };

   pwm_AO_ab: pwm@7000 {
    compatible = "amlogic,g12a-ao-pwm";
    reg = <0x0 0x7000 0x0 0x20>;
    #pwm-cells = <3>;
    clocks = <&xtal>,
      <&xtal>,
      <&xtal>,
      <&xtal>;
    clock-names = "clkin0",
           "clkin1",
           "clkin2",
           "clkin3";
    status = "disabled";
   };

   pwm_AO_cd: pwm@2000 {
    compatible = "amlogic,g12a-ao-pwm";
    reg = <0x0 0x2000 0x0 0x20>;
    #pwm-cells = <3>;
    clocks = <&xtal>,
      <&xtal>,
      <&xtal>,
      <&xtal>;
    clock-names = "clkin0",
           "clkin1",
           "clkin2",
           "clkin3";
    status = "disabled";
   };

   i2c_AO: i2c@5000 {
    compatible = "amlogic,meson-g12a-i2c";
    status = "disabled";
    reg = <0x0 0x05000 0x0 0x20>;
    interrupts = <0 195 1>,
     <0 201 1>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&clkc (33 + 9)>;
    clock-names = "clk_i2c";
   };

   i2c_AO_slave:i2c_slave@6000 {
    compatible = "amlogic, meson-i2c-slave";
    status = "disabled";
    reg = <0x0 0x6000 0x0 0x20>;
    interrupts = <0 194 1>;
    pinctrl-names="default";
    pinctrl-0=<&ao_i2c_slave_pins>;
   };

   uart_AO: serial@3000 {
    compatible = "amlogic, meson-uart";
    reg = <0x0 0x3000 0x0 0x18>;
    interrupts = <0 193 1>;
    status = "okay";
    clocks = <&xtal>;
    clock-names = "clk_uart";
    xtal_tick_en = <2>;
    fifosize = < 64 >;
    pinctrl-names = "default";

    support-sysrq = <1>;
   };

   uart_AO_B: serial@4000 {
    compatible = "amlogic, meson-uart";
    reg = <0x0 0x4000 0x0 0x18>;
    interrupts = <0 197 1>;
    status = "disabled";
    clocks = <&xtal>;
    clock-names = "clk_uart";
    fifosize = < 64 >;
    pinctrl-names = "default";
    pinctrl-0 = <&ao_b_uart_pins>;
   };
  };

  periphs: periphs@ff634400 {
   compatible = "simple-bus";
   reg = <0x0 0xff634400 0x0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x0 0x0 0xff634400 0x0 0x400>;

  };

  hiubus: hiubus@ff63c000 {
   compatible = "simple-bus";
   reg = <0x0 0xff63c000 0x0 0x2000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x0 0x0 0xff63c000 0x0 0x2000>;

   clkc: clock-controller@0 {
    compatible = "amlogic,sm1-clkc-1";
    #clock-cells = <1>;
    reg = <0x0 0x0 0x0 0x3dc>;
   };

   clkc_b: clock-controller@1 {
    compatible = "amlogic,sm1-clkc-2";
    #clock-cells = <1>;
    reg = <0x0 0x0 0x0 0x3dc>;
    own-dsu-clk;
   };
  };

  ion_dev {
   compatible = "amlogic, ion_dev";
   memory-region = <&ion_cma_reserved>;
  };

  audiobus: audiobus@0xFF660000 {
   compatible = "amlogic, audio-controller", "simple-bus";
   reg = <0x0 0xFF660000 0x0 0x3000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x0 0x0 0xFF660000 0x0 0x3000>;
   clkaudio: audio_clocks {
    compatible = "amlogic, sm1-audio-clocks";
    #clock-cells = <1>;
    reg = <0x0 0x0 0x0 0xb0>;
   };
   ddr_manager {
    compatible = "amlogic, sm1-audio-ddr-manager";
    interrupts = <
     0 148 1
     0 149 1
     0 150 1
     0 49 1
     0 152 1
     0 153 1
     0 154 1
     0 50 1
    >;
    interrupt-names =
     "toddr_a", "toddr_b", "toddr_c",
     "toddr_d",
     "frddr_a", "frddr_b", "frddr_c",
     "frddr_d";
   };
  };


  audio_earc: bus@ff663000 {
   compatible = "simple-bus";
   reg = <0x0 0xff663000 0x0 0x1000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x0 0x0 0x0 0xff663000 0x0 0x1000>;

   earc: earc@0 {
    compatible = "amlogic, sm1-snd-earc";
    #sound-dai-cells = <0>;

    status = "disabled";

    reg =
     <0x0 0x800 0x0 0x400>,
     <0x0 0xc00 0x0 0x200>,
     <0x0 0xe00 0x0 0x200>;
    reg-names =
     "rx_cmdc",
     "rx_dmac",
     "rx_top";

    clocks = < &clkaudio (36 + 20)
     &clkaudio (36 + 21)
     &clkc 4
     &clkc 4
     &clkaudio (36 + 18)
     &clkaudio (36 + 19)
     &clkc 4
     &clkc 13
     >;
    clock-names =
     "rx_cmdc",
     "rx_dmac",
     "rx_cmdc_srcpll",
     "rx_dmac_srcpll";

    interrupts = <
     0 87 4>;
    interrupt-names = "earc_rx";
   };
  };


  aml_snd_iomap {
   compatible = "amlogic, snd-iomap";
   status = "okay";
   #address-cells=<2>;
   #size-cells=<2>;
   ranges;
   pdm_bus {
    reg = <0x0 0xFF661000 0x0 0x400>;
   };
   audiobus_base {
    reg = <0x0 0xFF660000 0x0 0x1000>;
   };
   audiolocker_base {
    reg = <0x0 0xFF661400 0x0 0x400>;
   };
   eqdrc_base {
    reg = <0x0 0xFF662000 0x0 0x1000>;
   };
   reset_base {
    reg = <0x0 0xFFD01000 0x0 0x1000>;
   };
   vad_base {
    reg = <0x0 0xFF661800 0x0 0x400>;
   };
   resampleA_base {
    reg = <0x0 0xFF661c00 0x0 0x104>;
   };
   resampleB_base {
    reg = <0x0 0xFF664000 0x0 0x104>;
   };
  };
 };

 remote:rc@0xff808040 {
  compatible = "amlogic, aml_remote";
  dev_name = "meson-remote";
  reg = <0x0 0xff808040 0x00 0x44>,
   <0x0 0xff808000 0x00 0x20>;
  status = "okay";
  protocol = <0x01>;
  led_blink = <1>;
  led_blink_frq = <100>;
  interrupts = <0 196 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&remote_pins>;
  map = <&custom_maps>;
  max_frame_time = <200>;
 };

 custom_maps:custom_maps {
  mapnum = <3>;
  map0 = <&map_0>;
  map1 = <&map_1>;
  map2 = <&map_2>;
  map_0: map_0{
   mapname = "amlogic-remote-1";
   customcode = <0xfb04>;
   release_delay = <80>;
   size = <50>;
   keymap = <((((0x47) & 0xFFFF)<<16) | ((11) & 0xFFFF))
    ((((0x13) & 0xFFFF)<<16) | ((2) & 0xFFFF))
    ((((0x10) & 0xFFFF)<<16) | ((3) & 0xFFFF))
    ((((0x11) & 0xFFFF)<<16) | ((4) & 0xFFFF))
    ((((0x0F) & 0xFFFF)<<16) | ((5) & 0xFFFF))
    ((((0x0C) & 0xFFFF)<<16) | ((6) & 0xFFFF))
    ((((0x0D) & 0xFFFF)<<16) | ((7) & 0xFFFF))
    ((((0x0B) & 0xFFFF)<<16) | ((8) & 0xFFFF))
    ((((0x08) & 0xFFFF)<<16) | ((9) & 0xFFFF))
    ((((0x09) & 0xFFFF)<<16) | ((10) & 0xFFFF))
    ((((0x5C) & 0xFFFF)<<16) | ((97) & 0xFFFF))
    ((((0x51) & 0xFFFF)<<16) | ((61) & 0xFFFF))
    ((((0x50) & 0xFFFF)<<16) | ((62) & 0xFFFF))
    ((((0x40) & 0xFFFF)<<16) | ((63) & 0xFFFF))
    ((((0x4d) & 0xFFFF)<<16) | ((64) & 0xFFFF))
    ((((0x43) & 0xFFFF)<<16) | ((65) & 0xFFFF))
    ((((0x17) & 0xFFFF)<<16) | ((66) & 0xFFFF))
    ((((0x00) & 0xFFFF)<<16) | ((67) & 0xFFFF))
    ((((0x01) & 0xFFFF)<<16) | ((68) & 0xFFFF))
    ((((0x16) & 0xFFFF)<<16) | ((87) & 0xFFFF))
    ((((0x49) & 0xFFFF)<<16) | ((14) & 0xFFFF))
    ((((0x06) & 0xFFFF)<<16) | ((130) & 0xFFFF))
    ((((0x14) & 0xFFFF)<<16) | ((131) & 0xFFFF))
    ((((0x44) & 0xFFFF)<<16) | ((103) & 0xFFFF))
    ((((0x1D) & 0xFFFF)<<16) | ((108) & 0xFFFF))
    ((((0x1C) & 0xFFFF)<<16) | ((105) & 0xFFFF))
    ((((0x48) & 0xFFFF)<<16) | ((106) & 0xFFFF))
    ((((0x53) & 0xFFFF)<<16) | ((125) & 0xFFFF))
    ((((0x45) & 0xFFFF)<<16) | ((104) & 0xFFFF))
    ((((0x19) & 0xFFFF)<<16) | ((109) & 0xFFFF))
    ((((0x52) & 0xFFFF)<<16) | ((119) & 0xFFFF))
    ((((0x05) & 0xFFFF)<<16) | ((122) & 0xFFFF))
    ((((0x59) & 0xFFFF)<<16) | ((123) & 0xFFFF))
    ((((0x1b) & 0xFFFF)<<16) | ((120) & 0xFFFF))
    ((((0x04) & 0xFFFF)<<16) | ((121) & 0xFFFF))
    ((((0x1A) & 0xFFFF)<<16) | ((116) & 0xFFFF))
    ((((0x0A) & 0xFFFF)<<16) | ((15) & 0xFFFF))
    ((((0x0e) & 0xFFFF)<<16) | ((113) & 0xFFFF))
    ((((0x1F) & 0xFFFF)<<16) | ((102) & 0xFFFF))
    ((((0x1e) & 0xFFFF)<<16) | ((132) & 0xFFFF))
    ((((0x07) & 0xFFFF)<<16) | ((133) & 0xFFFF))
    ((((0x12) & 0xFFFF)<<16) | ((134) & 0xFFFF))
    ((((0x54) & 0xFFFF)<<16) | ((135) & 0xFFFF))
    ((((0x02) & 0xFFFF)<<16) | ((136) & 0xFFFF))
    ((((0x4f) & 0xFFFF)<<16) | ((30) & 0xFFFF))
    ((((0x42) & 0xFFFF)<<16) | ((48) & 0xFFFF))
    ((((0x5d) & 0xFFFF)<<16) | ((46) & 0xFFFF))
    ((((0x4c) & 0xFFFF)<<16) | ((32) & 0xFFFF))
    ((((0x58) & 0xFFFF)<<16) | ((137) & 0xFFFF))
    ((((0x55) & 0xFFFF)<<16) | ((140) & 0xFFFF))>;
  };
  map_1: map_1{
   mapname = "amlogic-remote-2";
   customcode = <0xfe01>;
   release_delay = <80>;
   size = <53>;
   keymap = <((((0x01) & 0xFFFF)<<16) | ((2) & 0xFFFF))
    ((((0x02) & 0xFFFF)<<16) | ((3) & 0xFFFF))
    ((((0x03) & 0xFFFF)<<16) | ((4) & 0xFFFF))
    ((((0x04) & 0xFFFF)<<16) | ((5) & 0xFFFF))
    ((((0x05) & 0xFFFF)<<16) | ((6) & 0xFFFF))
    ((((0x06) & 0xFFFF)<<16) | ((7) & 0xFFFF))
    ((((0x07) & 0xFFFF)<<16) | ((8) & 0xFFFF))
    ((((0x08) & 0xFFFF)<<16) | ((9) & 0xFFFF))
    ((((0x09) & 0xFFFF)<<16) | ((10) & 0xFFFF))
    ((((0x0a) & 0xFFFF)<<16) | ((11) & 0xFFFF))
    ((((0x1F) & 0xFFFF)<<16) | ((0x1d2) & 0xFFFF))
    ((((0x15) & 0xFFFF)<<16) | ((139) & 0xFFFF))
    ((((0x16) & 0xFFFF)<<16) | ((15) & 0xFFFF))
    ((((0x0c) & 0xFFFF)<<16) | ((0x192) & 0xFFFF))
    ((((0x0d) & 0xFFFF)<<16) | ((0x193) & 0xFFFF))
    ((((0x0e) & 0xFFFF)<<16) | ((115) & 0xFFFF))
    ((((0x0f) & 0xFFFF)<<16) | ((114) & 0xFFFF))
    ((((0x11) & 0xFFFF)<<16) | ((102) & 0xFFFF))
    ((((0x1c) & 0xFFFF)<<16) | ((106) & 0xFFFF))
    ((((0x1b) & 0xFFFF)<<16) | ((105) & 0xFFFF))
    ((((0x19) & 0xFFFF)<<16) | ((103) & 0xFFFF))
    ((((0x1a) & 0xFFFF)<<16) | ((108) & 0xFFFF))
    ((((0x1d) & 0xFFFF)<<16) | ((28) & 0xFFFF))
    ((((0x17) & 0xFFFF)<<16) | ((113) & 0xFFFF))
    ((((0x49) & 0xFFFF)<<16) | ((219) & 0xFFFF))
    ((((0x43) & 0xFFFF)<<16) | ((158) & 0xFFFF))
    ((((0x12) & 0xFFFF)<<16) | ((0x1d5) & 0xFFFF))
    ((((0x14) & 0xFFFF)<<16) | ((0x1d6) & 0xFFFF))
    ((((0x18) & 0xFFFF)<<16) | ((0x1d7) & 0xFFFF))
    ((((0x59) & 0xFFFF)<<16) | ((0x166) & 0xFFFF))
    ((((0x5a) & 0xFFFF)<<16) | ((166) & 0xFFFF))
    ((((0x10) & 0xFFFF)<<16) | ((116) & 0xFFFF))
    ((((0x42) & 0xFFFF)<<16) | ((165) & 0xFFFF))
    ((((0x44) & 0xFFFF)<<16) | ((163) & 0xFFFF))
    ((((0x1e) & 0xFFFF)<<16) | ((168) & 0xFFFF))
    ((((0x4b) & 0xFFFF)<<16) | ((208) & 0xFFFF))
    ((((0x58) & 0xFFFF)<<16) | ((164) & 0xFFFF))
    ((((0x46) & 0xFFFF)<<16) | ((130) & 0xFFFF))
    ((((0x40) & 0xFFFF)<<16) | ((131) & 0xFFFF))
    ((((0x38) & 0xFFFF)<<16) | ((70) & 0xFFFF))
    ((((0x57) & 0xFFFF)<<16) | ((0x1d0) & 0xFFFF))
    ((((0x5b) & 0xFFFF)<<16) | ((0x1d1) & 0xFFFF))
    ((((0x54) & 0xFFFF)<<16) | ((0x18e) & 0xFFFF))
    ((((0x4c) & 0xFFFF)<<16) | ((0x18f) & 0xFFFF))
    ((((0x4e) & 0xFFFF)<<16) | ((0x190) & 0xFFFF))
    ((((0x55) & 0xFFFF)<<16) | ((0x191) & 0xFFFF))
    ((((0x53) & 0xFFFF)<<16) | ((237) & 0xFFFF))
    ((((0x52) & 0xFFFF)<<16) | ((238) & 0xFFFF))
    ((((0x39) & 0xFFFF)<<16) | ((212) & 0xFFFF))
    ((((0x41) & 0xFFFF)<<16) | ((213) & 0xFFFF))
    ((((0x0b) & 0xFFFF)<<16) | ((214) & 0xFFFF))
    ((((0x00) & 0xFFFF)<<16) | ((216) & 0xFFFF))
    ((((0x13) & 0xFFFF)<<16) | ((217) & 0xFFFF))>;
  };
  map_2: map_2{
   mapname = "amlogic-remote-3";
   customcode = <0xbd02>;
   release_delay = <80>;
   size = <17>;
   keymap = <((((0xca) & 0xFFFF)<<16) | ((103) & 0xFFFF))
   ((((0xd2) & 0xFFFF)<<16) | ((108) & 0xFFFF))
   ((((0x99) & 0xFFFF)<<16) | ((105) & 0xFFFF))
   ((((0xc1) & 0xFFFF)<<16) | ((106) & 0xFFFF))
   ((((0xce) & 0xFFFF)<<16) | ((97) & 0xFFFF))
   ((((0x45) & 0xFFFF)<<16) | ((116) & 0xFFFF))
   ((((0xc5) & 0xFFFF)<<16) | ((133) & 0xFFFF))
   ((((0x80) & 0xFFFF)<<16) | ((113) & 0xFFFF))
   ((((0xd0) & 0xFFFF)<<16) | ((15) & 0xFFFF))
   ((((0xd6) & 0xFFFF)<<16) | ((125) & 0xFFFF))
   ((((0x95) & 0xFFFF)<<16) | ((102) & 0xFFFF))
   ((((0xdd) & 0xFFFF)<<16) | ((104) & 0xFFFF))
   ((((0x8c) & 0xFFFF)<<16) | ((109) & 0xFFFF))
   ((((0x89) & 0xFFFF)<<16) | ((131) & 0xFFFF))
   ((((0x9c) & 0xFFFF)<<16) | ((130) & 0xFFFF))
   ((((0x9a) & 0xFFFF)<<16) | ((120) & 0xFFFF))
   ((((0xcd) & 0xFFFF)<<16) | ((121) & 0xFFFF))>;
  };
 };

 uart_A: serial@ffd24000 {
  compatible = "amlogic, meson-uart";
  reg = <0x0 0xffd24000 0x0 0x18>;
  interrupts = <0 26 1>;
  status = "disabled";
  clocks = <&xtal
   &clkc (33 + 13)>;
  clock-names = "clk_uart",
   "clk_gate";
  fifosize = < 128 >;
  pinctrl-names = "default";
  pinctrl-0 = <&a_uart_pins>;
 };

 uart_B: serial@ffd23000 {
  compatible = "amlogic, meson-uart";
  reg = <0x0 0xffd23000 0x0 0x18>;
  interrupts = <0 75 1>;
  status = "disabled";
  clocks = <&xtal
   &clkc ((33 + 22) + 5)>;
  clock-names = "clk_uart",
   "clk_gate";
  fifosize = < 64 >;
  pinctrl-names = "default";
  pinctrl-0 = <&b_uart_pins>;
 };

 uart_C: serial@ffd22000 {
  compatible = "amlogic, meson-uart";
  reg = <0x0 0xffd22000 0x0 0x18>;
  interrupts = <0 93 1>;
  status = "disabled";
  clocks = <&xtal
   &clkc ((33 + 22) + 5)>;
  clock-names = "clk_uart",
   "clk_gate";
  fifosize = < 64 >;
  pinctrl-names = "default";
  pinctrl-0 = <&c_uart_pins>;
 };


 pcie_A: pcieA@fc000000 {
  compatible = "amlogic, amlogic-pcie-v2", "snps,dw-pcie";
  reg = <0x0 0xfc000000 0x0 0x400000
   0x0 0xff648000 0x0 0x2000
   0x0 0xfc400000 0x0 0x200000
   0x0 0xff646000 0x0 0x2000
   0x0 0xffd01080 0x0 0x10>;
  reg-names = "elbi", "cfg", "config", "phy", "reset";
  interrupts = <0 221 0>;
  #interrupt-cells = <1>;
  bus-range = <0x0 0xff>;
  #address-cells = <3>;
  #size-cells = <2>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 223 1>;
  device_type = "pci";
  ranges = <0x81000000 0 0 0 0xfc600000 0x0 0x100000

   0x82000000 0 0xfc700000 0x0 0xfc700000 0 0x1900000>;

  num-lanes = <1>;
  pcie-num = <1>;

  clocks = <&clkc 24
   &clkc ((33 + 22) + 8)
   &clkc ((33 + 22) + 11)>;
  clock-names = "pcie_refpll",
    "pcie",
    "pcie_phy";

  gpio-type = <2>;
  pcie-apb-rst-bit = <15>;
  pcie-phy-rst-bit = <14>;
  pcie-ctrl-a-rst-bit = <12>;
  pwr-ctl = <1>;
  pcie-ctrl-sleep-shift = <18>;
  pcie-hhi-mem-pd-shift = <26>;
  pcie-hhi-mem-pd-mask = <0xf>;
  pcie-ctrl-iso-shift = <18>;
  status = "disabled";
 };

 amhdmitx: amhdmitx{
  compatible = "amlogic, amhdmitx";
  dev_name = "amhdmitx";
  status = "okay";
  vend-data = <&vend_data>;
  pinctrl-names="default", "hdmitx_i2c";
  pinctrl-0=<&hdmitx_hpd &hdmitx_ddc>;
  pinctrl-1=<&hdmitx_hpd_gpio &i2c3_master_pins1>;
  clocks = <&clkc ((((33 + 22) + 13) + 10) + 7)
   &clkc ((((33 + 22) + 13) + 10) + 0)
   &clkc ((((33 + 22) + 13) + 10) + 1)
   &clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 17)
   &clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 8)>;
  clock-names = "venci_top_gate",
   "venci_0_gate",
   "venci_1_gate",
   "hdmi_vapb_clk",
   "hdmi_vpu_clk";

  interrupts = <0 57 1>;
  interrupt-names = "hdmitx_hpd";




  ic_type = <12>;
  vend_data: vend_data{
   vendor_name = "Amlogic";
   product_desc = "MBox Meson Ref";

   vendor_id = <0x000000>;
  };
 };

 galcore {
  compatible = "amlogic, galcore";
  dev_name = "galcore";
  status = "okay";
  clocks = <&clkc (((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 11)>,
   <&clkc (((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 15) + 10)>;
  clock-names = "cts_vipnanoq_axi_clk_composite",
   "cts_vipnanoq_core_clk_composite";
  interrupts = <0 186 4>;
  interrupt-names = "galcore";
  reg = <0x0 0xff100000 0x0 0x800
   0x0 0xff000000 0x0 0x400000
   0x0 0xff63c118 0x0 0x0
   0x0 0xff63c11c 0x0 0x0
   0x0 0xffd01088 0x0 0x0
   0x0 0xff63c1c8 0x0 0x0
   >;
  reg-names = "NN_REG","NN_SRAM","NN_MEM0",
   "NN_MEM1","NN_RESET","NN_CLK";
  nn_power_version = <3>;
  nn_efuse = <0xff63003c 0x20>;
 };
 aocec: aocec {
  compatible = "amlogic, aocec-sm1";
  device_name = "aocec";
  status = "okay";
  vendor_name = "Amlogic";



  vendor_id = <0x000000>;
  product_desc = "SM1";
  cec_osd_string = "AML_MBOX";
  cec_version = <5>;
  port_num = <1>;
  output = <1>;
  ee_cec;
  arc_port_mask = <0x2>;
  interrupts = <0 203 1
     0 199 1>;
  interrupt-names = "hdmi_aocecb","hdmi_aocec";
  pinctrl-names = "default","hdmitx_aocecb","cec_pin_sleep";
  pinctrl-0=<&eecec_a>;
  pinctrl-1=<&eecec_b>;
  pinctrl-2=<&eecec_b>;
  reg = <0x0 0xFF80023c 0x0 0x4
         0x0 0xFF800000 0x0 0x400
         0x0 0xFF634400 0x0 0x70>;
  reg-names = "ao_exit","ao","periphs";
 };


 vdin0: vdin0 {
  compatible = "amlogic, vdin";
  dev_name = "vdin0";
  status = "disabled";
  reserve-iomap = "true";
  flag_cma = <0>;
# 1257 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi"
  interrupts = <0 83 1>;
  rdma-irq = <2>;




  vdin_id = <0>;
 };
 vdin1: vdin1 {
  compatible = "amlogic, vdin";
  dev_name = "vdin1";
  status = "disabled";
  reserve-iomap = "true";
  flag_cma = <0>;
  interrupts = <0 85 1>;
  rdma-irq = <4>;




  vdin_id = <1>;
 };

 vout {
  compatible = "amlogic, vout";
  dev_name = "vout";
  status = "okay";
 };

 vout2 {
  compatible = "amlogic, vout2";
  dev_name = "vout";
  status = "okay";
  clocks = <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 64)>,
   <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 69)>;
  clock-names = "vpu_clkc0",
   "vpu_clkc";
 };

 vdac {
  compatible = "amlogic, vdac-sm1";
  status = "okay";
 };

 canvas: canvas{
  compatible = "amlogic, meson, canvas";
  dev_name = "amlogic-canvas";
  status = "okay";
  reg = <0x0 0xff638000 0x0 0x2000>;
 };

 ge2d {
  compatible = "amlogic, ge2d-sm1";
  dev_name = "ge2d";
  status = "okay";
  interrupts = <0 146 1>;
  interrupt-names = "ge2d";
  clocks = <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 17)>,
   <&clkc ((33 + 22) + 6)>,
   <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 18)>;
  clock-names = "clk_vapb_0",
   "clk_ge2d",
   "clk_ge2d_gate";
  reg = <0x0 0xff940000 0x0 0x10000>;
 };

 meson-amvideom {
  compatible = "amlogic, amvideom";
  dev_name = "amvideom";
  status = "okay";
  interrupts = <0 3 1>;
  interrupt-names = "vsync";
 };

 codec_io: codec_io {
  compatible = "amlogic, codec_io";
  status = "okay";
  #address-cells=<2>;
  #size-cells=<2>;
  ranges;
  io_cbus_base{
   reg = <0x0 0xffd00000 0x0 0x100000>;
  };
  io_dos_base{
   reg = <0x0 0xff620000 0x0 0x10000>;
  };
  io_hiubus_base{
   reg = <0x0 0xff63c000 0x0 0x2000>;
  };
  io_aobus_base{
   reg = <0x0 0xff800000 0x0 0x10000>;
  };
  io_vcbus_base{
   reg = <0x0 0xff900000 0x0 0x40000>;
  };
  io_dmc_base{
   reg = <0x0 0xff638000 0x0 0x2000>;
  };
  io_efuse_base{
   reg = <0x0 0xff630000 0x0 0x2000>;
  };
 };

 mesonstream {
  compatible = "amlogic, codec, streambuf";
  dev_name = "mesonstream";
  status = "okay";
  clocks = <&clkc ((33 + 22) + 9)
   &clkc ((33 + 22) + 2)
   &clkc ((33 + 22) + 12)
   &clkc (33 + 1)
   &clkc 11
   &clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 33)
   &clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 42)
   &clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 51)
   &clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 60)>;
  clock-names = "parser_top",
   "demux",
   "ahbarb0",
   "vdec",
   "clk_81",
   "clk_vdec_mux",
   "clk_hcodec_mux",
   "clk_hevc_mux",
   "clk_hevcb_mux";
 };

 vdec {
  compatible = "amlogic, vdec";
  dev_name = "vdec.0";
  status = "okay";
  interrupts = <0 3 1
   0 23 1
   0 32 1
   0 43 1
   0 44 1
   0 45 1
   0 72 1>;
  interrupt-names = "vsync",
   "demux",
   "parser",
   "mailbox_0",
   "mailbox_1",
   "mailbox_2",
   "parser_b";
 };

 vcodec_dec {
  compatible = "amlogic, vcodec-dec";
  dev_name = "aml-vcodec-dec";
  status = "okay";
 };

 amvenc_avc{
  compatible = "amlogic, amvenc_avc";
  dev_name = "amvenc_avc";
  status = "okay";
  interrupts = <0 45 1>;
  interrupt-names = "mailbox_2";
 };

 hevc_enc{
  compatible = "cnm, HevcEnc";

  dev_name = "HevcEnc";
  status = "okay";
  interrupts = <0 187 1>;
  interrupt-names = "wave420l_irq";
  #address-cells=<2>;
  #size-cells=<2>;
  ranges;
  io_reg_base{
   reg = <0x0 0xff610000 0x0 0x4000>;
  };
 };

 rdma{
  compatible = "amlogic, meson, rdma";
  dev_name = "amlogic-rdma";
  status = "okay";
  interrupts = <0 89 1>;
  interrupt-names = "rdma";
 };

 meson_fb: fb {
  compatible = "amlogic, meson-sm1";
  memory-region = <&logo_reserved>;
  dev_name = "meson-fb";
  status = "disable";
  interrupts = <0 3 1
   0 56 1
   0 89 1>;
  interrupt-names = "viu-vsync", "viu2-vsync", "rdma";

  display_mode_default = "1080p60hz";
  scale_mode = <1>;

  display_size_default = <1920 1080 1920 2160 32>;

  clocks = <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 69)>;
  clock-names = "vpu_clkc";
 };
 irblaster: meson-irblaster {
  compatible = "amlogic, meson_irblaster";
  reg = <0x0 0xff80014c 0x0 0x10>,
   <0x0 0xff800040 0x0 0x4>;
  pinctrl-names = "default";
  pinctrl-0 = <&irblaster_pins>;
  interrupts = <0 198 1>;
  status = "okay";
 };

 sd_emmc_c: emmc@ffe07000 {
  status = "disabled";
  compatible = "amlogic, meson-mmc-sm1";
  reg = <0x0 0xffe07000 0x0 0x800>;
  interrupts = <0 191 1>;
  pinctrl-names = "emmc_clk_cmd_pins", "emmc_all_pins";
  pinctrl-0 = <&emmc_clk_cmd_pins>;
  pinctrl-1 = <&emmc_conf_pull_up &emmc_conf_pull_done>;
  clocks = <&clkc (33 + 20)>,
      <&clkc (((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 11)>,
      <&clkc 2>,
      <&clkc 32>,
      <&xtal>;
  clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";

  bus-width = <8>;
  cap-sd-highspeed;
  cap-mmc-highspeed;



  max-frequency = <200000000>;
  non-removable;
  disable-wp;
  emmc {
   pinname = "emmc";
   ocr_avail = <0x200080>;

   tx_delay = <0>;
   co_phase = <3>;
   max_req_size = <0x20000>;
   gpio_dat3 = <&gpio 29 0>;
   hw_reset = <&gpio 38 0>;
   card_type = <1>;



  };
 };

 sd_emmc_b:sd@ffe05000 {
  status = "disabled";
  compatible = "amlogic, meson-mmc-sm1";
  reg = <0x0 0xffe05000 0x0 0x800>;
  interrupts = <0 190 1>;

  pinctrl-names = "sd_all_pins",
   "sd_clk_cmd_pins",
   "sd_1bit_pins",
   "sd_clk_cmd_uart_pins",
   "sd_1bit_uart_pins",
   "sd_to_ao_uart_pins",
   "ao_to_sd_uart_pins",
   "sd_to_ao_jtag_pins",
   "ao_to_sd_jtag_pins",
   "sd_all_pd_pins";

  pinctrl-0 = <&sd_all_pins>;
  pinctrl-1 = <&sd_clk_cmd_pins>;
  pinctrl-2 = <&sd_1bit_pins>;
  pinctrl-3 = <&sd_to_ao_uart_clr_pins
   &sd_clk_cmd_pins &ao_to_sd_uart_pins>;
  pinctrl-4 = <&sd_to_ao_uart_clr_pins
   &sd_1bit_pins &ao_to_sd_uart_pins>;
  pinctrl-5 = <&sd_all_pins &sd_to_ao_uart_pins>;
  pinctrl-6 = <&sd_to_ao_uart_clr_pins
   &ao_to_sd_uart_pins>;
  pinctrl-7 = <&sd_all_pins &sd_to_ao_uart_pins>;
  pinctrl-8 = <&sd_to_ao_uart_clr_pins
   &ao_to_sd_uart_pins>;
  pinctrl-9 = <&sd_all_pd_pins>;

  clocks = <&clkc (33 + 19)>,
   <&clkc (((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 7)>,
   <&clkc 2>,
   <&clkc 5>,
   <&xtal>;
  clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";

  bus-width = <4>;
  cap-sd-highspeed;
  cap-mmc-highspeed;
  max-frequency = <100000000>;
  disable-wp;
  sd {
   pinname = "sd";
   ocr_avail = <0x200080>;
   max_req_size = <0x20000>;
   gpio_dat3 = <&gpio 45 0>;
   jtag_pin = <&gpio 42 0>;
   gpio_cd = <&gpio 48 0>;
   card_type = <5>;



  };
 };


 sd_emmc_a:sdio@ffe03000 {
  status = "disabled";
  compatible = "amlogic, meson-mmc-sm1";
  reg = <0x0 0xffe03000 0x0 0x800>;
  interrupts = <0 189 4>;

  pinctrl-names = "sdio_all_pins",
   "sdio_clk_cmd_pins";
  pinctrl-0 = <&sdio_all_pins>;
  pinctrl-1 = <&sdio_clk_cmd_pins>;

  clocks = <&clkc (33 + 18)>,
   <&clkc (((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 3)>,
   <&clkc 2>,
   <&clkc 5>,
   <&xtal>;
  clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";

  bus-width = <4>;
  cap-sd-highspeed;
  cap-mmc-highspeed;
  max-frequency = <100000000>;
  disable-wp;
  sdio {
   pinname = "sdio";
   ocr_avail = <0x200080>;
   max_req_size = <0x20000>;
   card_type = <3>;



  };
 };

 nand: nfc@0 {
  compatible = "amlogic, aml_mtd_nand";
  dev_name = "mtdnand";
  status = "disabled";
  reg = <0x0 0xFFE07800 0x0 0x200>;
  interrupts = <0 34 1>;

  pinctrl-names = "nand_rb_mod","nand_norb_mod", "nand_cs_only";
  pinctrl-0 = <&all_nand_pins>;
  pinctrl-1 = <&all_nand_pins>;
  pinctrl-2 = <&nand_cs_pins>;
  clocks = <&clkc (33 + 20)>,
    <&clkc (((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 11)>;
  clock-names = "core", "clkin";

  device_id = <0>;





  bl_mode = <1>;

  fip_copies = <4>;

  fip_size = <0x200000>;
  nand_clk_ctrl = <0xFFE07000>;

 };

 vddcpu0: pwmao_d-regulator {
  compatible = "pwm-regulator";
  pwms = <&pwm_AO_cd 1 1500 0>;
  regulator-name = "vddcpu0";
  regulator-min-microvolt = <690000>;
  regulator-max-microvolt = <1050000>;
  regulator-always-on;
  max-duty-cycle = <1500>;

  voltage-table = <1050000 0>,
   <1040000 3>,
   <1030000 6>,
   <1020000 8>,
   <1010000 11>,
   <1000000 14>,
   <990000 17>,
   <980000 20>,
   <970000 23>,
   <960000 26>,
   <950000 29>,
   <940000 31>,
   <930000 34>,
   <920000 37>,
   <910000 40>,
   <900000 43>,
   <890000 45>,
   <880000 48>,
   <870000 51>,
   <860000 54>,
   <850000 56>,
   <840000 59>,
   <830000 62>,
   <820000 65>,
   <810000 68>,
   <800000 70>,
   <790000 73>,
   <780000 76>,
   <770000 79>,
   <760000 81>,
   <750000 84>,
   <740000 87>,
   <730000 89>,
   <720000 92>,
   <710000 95>,
   <700000 98>,
   <690000 100>;
  status = "okay";
 };

 ddr_bandwidth {
  compatible = "amlogic, ddr-bandwidth";
  status = "okay";
  reg = <0x0 0xff638000 0x0 0x100
         0x0 0xff638c00 0x0 0x100>;
  interrupts = <0 52 1>;
  interrupt-names = "ddr_bandwidth";
 };
 dmc_monitor {
  compatible = "amlogic, dmc_monitor";
  status = "okay";
  reg_base = <0xff639000>;
  interrupts = <0 51 1>;
 };

 defendkey: defendkey {
  compatible = "amlogic, defendkey";
  reg = <0x0 0xff630218 0x0 0x4>;
  mem_size = <0x0 0x100000>;
  status = "okay";
 };

 aml_dma {
  compatible = "amlogic,aml_txlx_dma";
  reg = <0x0 0xff63e000 0x0 0x48>;
  interrupts = <0 180 1>;

  aml_aes {
   compatible = "amlogic,aes_g12a_dma";
   dev_name = "aml_aes_dma";
   status = "okay";
  };

  aml_sha {
   compatible = "amlogic,sha_dma";
   dev_name = "aml_sha_dma";
   status = "okay";
  };
 };

 rng {
  compatible = "amlogic,meson-rng";
  status = "okay";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x0 0xff630218 0x0 0x4>;
  quality = /bits/ 16 <1000>;
 };

 efuse: efuse{
  compatible = "amlogic, efuse";
  read_cmd = <0x82000030>;
  write_cmd = <0x82000031>;
  get_max_cmd = <0x82000033>;
  key = <&efusekey>;
  clocks = <&clkc (((((33 + 22) + 13) + 10) + 19) + 0)>;
  clock-names = "efuse_clk";
  status = "disabled";
 };

 cpu_ver_name {
  compatible = "amlogic, cpu-major-id-sm1";
 };
};

&pinctrl_aobus {
 sd_to_ao_uart_clr_pins:sd_to_ao_uart_clr_pins {
  mux {
   groups = "GPIOAO_0",
       "GPIOAO_1";
   function = "gpio_aobus";
  };
 };

 sd_to_ao_uart_pins:sd_to_ao_uart_pins {
  mux {
   groups = "uart_ao_tx_a",
       "uart_ao_rx_a";
       function = "uart_ao_a";
       bias-pull-up;
       input-enable;
  };
 };

 ao_uart_pins:ao_uart {
  mux {
   groups = "uart_ao_tx_a",
    "uart_ao_rx_a";
   function = "uart_ao_a";
  };
 };

 ao_b_uart_pins:ao_b_uart {
  mux {
   groups = "uart_ao_tx_b_2",
    "uart_ao_rx_b_3";
   function = "uart_ao_b";
  };
 };

 ao_i2c_master_pins1:ao_i2c_pins1 {
  mux {
   groups = "i2c_ao_sck",
    "i2c_ao_sda";
   function = "i2c_ao";
   drive-strength = <2>;
  };
 };

 ao_i2c_master_pins2:ao_i2c_pins2 {
  mux {
   groups = "i2c_ao_sck_e",
    "i2c_ao_sda_e";
   function = "i2c_ao";
   drive-strength = <2>;
  };
 };

 ao_i2c_slave_pins:ao_i2c_slave_pins {
  mux {
   groups = "i2c_ao_slave_sck",
    "i2c_ao_slave_sda";
   function = "i2c_ao_slave";
  };
 };

 pwm_ao_a_pins: pwm_ao_a {
  mux {
   groups = "pwm_ao_a";
   function = "pwm_ao_a";
  };
 };

 pwm_ao_a_hiz_pins: pwm_ao_a_hiz {
  mux {
   groups = "pwm_ao_a_hiz";
   function = "pwm_ao_a";
  };
 };

 pwm_ao_b_pins: pwm_ao_b {
  mux {
   groups = "pwm_ao_b";
   function = "pwm_ao_b";
  };
 };

 pwm_ao_c_pins1: pwm_ao_c_pins1 {
  mux {
   groups = "pwm_ao_c_4";
   function = "pwm_ao_c";
  };
 };

 pwm_ao_c_pins2: pwm_ao_c_pins2 {
  mux {
   groups = "pwm_ao_c_6";
   function = "pwm_ao_c";
  };
 };

 pwm_ao_c_hiz_pins: pwm_ao_c_hiz {
  mux {
   groups = "pwm_ao_c_hiz_4";
   function = "pwm_ao_c";
  };
 };

 pwm_ao_d_pins1: pwm_ao_d_pins1 {
  mux {
   groups = "pwm_ao_d_5";
   function = "pwm_ao_d";
  };
 };

 pwm_ao_d_pins2: pwm_ao_d_pins2 {
  mux {
   groups = "pwm_ao_d_10";
   function = "pwm_ao_d";
  };
 };

 pwm_ao_d_pins3: pwm_ao_d_pins3 {
  mux {
   groups = "pwm_ao_d_e";
   function = "pwm_ao_d";
  };
 };

 aocec_a: ao_ceca {
  mux {
   groups = "cec_ao_a";
   function = "cec_ao";
  };
 };

 aocec_b: ao_cecb {
  mux {
   groups = "cec_ao_b";
   function = "cec_ao";
  };
 };

 jtag_apao_pins:jtag_apao_pin {
  mux {
   groups = "jtag_a_tdi",
   "jtag_a_tdo",
   "jtag_a_clk",
   "jtag_a_tms";
   function = "jtag_a";
  };
 };
};

&pinctrl_periphs {

 emmc_clk_cmd_pins:emmc_clk_cmd_pins {
  mux {
   groups = "emmc_clk",
     "emmc_cmd";
   function = "emmc";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
 };

 emmc_conf_pull_up:emmc_conf_pull_up {
  mux {
   groups = "emmc_nand_d7",
     "emmc_nand_d6",
     "emmc_nand_d5",
     "emmc_nand_d4",
     "emmc_nand_d3",
     "emmc_nand_d2",
     "emmc_nand_d1",
     "emmc_nand_d0",
     "emmc_clk",
     "emmc_cmd";
   function = "emmc";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
 };

 emmc_conf_pull_done:emmc_conf_pull_done {
  mux {
   groups = "emmc_nand_ds";
   function = "emmc";
   input-enable;
   bias-pull-down;
   drive-strength = <3>;
  };
 };


 sd_clk_cmd_pins:sd_clk_cmd_pins {
  mux {
   groups = "sdcard_cmd_c";
   function = "sdcard";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
  mux1 {
   groups = "sdcard_clk_c";
   function = "sdcard";
   bias-pull-up;
   output-high;
   drive-strength = <3>;
  };
 };

 sd_all_pins:sd_all_pins {
  mux {
   groups = "sdcard_d0_c",
       "sdcard_d1_c",
       "sdcard_d2_c",
       "sdcard_d3_c",
       "sdcard_cmd_c";
   function = "sdcard";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
  mux1 {
   groups = "sdcard_clk_c";
   function = "sdcard";
   bias-pull-up;
   output-high;
   drive-strength = <3>;
  };
 };

 sd_all_pd_pins:sd_all_pd_pins {
  mux {
   groups = "GPIOC_0",
       "GPIOC_1",
       "GPIOC_2",
       "GPIOC_3",
       "GPIOC_4",
       "GPIOC_5";
   function = "gpio_periphs";
   bias-pull-down;
   output-low;
  };
 };

 sd_1bit_pins:sd_1bit_pins {
  mux {
   groups = "sdcard_d0_c",
     "sdcard_cmd_c";
   function = "sdcard";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
  mux1 {
   groups = "sdcard_clk_c";
   function = "sdcard";
   bias-pull-up;
   output-high;
   drive-strength = <3>;
  };
 };

 sd_clr_all_pins:sd_clr_all_pins {
  mux {
   groups = "GPIOC_0",
       "GPIOC_1",
       "GPIOC_2",
       "GPIOC_3",
       "GPIOC_5";
   function = "gpio_periphs";
   output-high;
  };
  mux1 {
   groups = "GPIOC_4";
   function = "gpio_periphs";
   output-low;
  };
 };

 sd_clr_noall_pins:sd_clr_noall_pins {
  mux {
   groups = "GPIOC_0",
       "GPIOC_1",
       "GPIOC_4",
       "GPIOC_5";
   function = "gpio_periphs";
   output-high;
  };
 };

 ao_to_sd_uart_pins:ao_to_sd_uart_pins {
  mux {
   groups = "uart_ao_tx_a_c3",
     "uart_ao_rx_a_c2";
   function = "uart_ao_a_ee";
   bias-pull-up;
   input-enable;
  };
 };


 sdio_clk_cmd_pins:sdio_clk_cmd_pins {
  mux {
   groups = "sdio_clk",
    "sdio_cmd";
   function = "sdio";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
 };

 sdio_all_pins:sdio_all_pins {
  mux {
   groups = "sdio_d0",
    "sdio_d1",
    "sdio_d2",
    "sdio_d3",
    "sdio_clk",
    "sdio_cmd";
   function = "sdio";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
 };

 sdio_x_clk_cmd_pins:sdio_x_clk_cmd_pins {
  mux {
   groups = "GPIOX_5";
   function = "gpio_periphs";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
  mux1 {
   groups = "GPIOX_4";
   function = "gpio_periphs";
   bias-pull-up;
   output-high;
   drive-strength = <3>;
  };
 };

 sdio_x_all_pins:sdio_x_all_pins {
  mux {
   groups = "GPIOX_0",
    "GPIOX_1",
    "GPIOX_2",
    "GPIOX_3",
    "GPIOX_5";
   function = "gpio_periphs";
   input-enable;
   bias-pull-up;
   drive-strength = <3>;
  };
  mux1 {
   groups = "GPIOX_4";
   function = "gpio_periphs";
   bias-pull-up;
   output-high;
   drive-strength = <3>;
  };
 };

 sdio_x_en_pins:sdio_x_en_pins {
  mux {
   groups = "sdio_dummy";
   function = "sdio";
   bias-pull-up;
   output-high;
  };
 };

 sdio_x_clr_pins:sdio_x_clr_pins {
  mux {
   groups = "GPIOV_0";
   function = "gpio_periphs";
   bias-pull-up;
   output-low;
  };
  mux1 {
   groups = "GPIOX_4";
   function = "gpio_periphs";
   output-low;
  };
 };

 all_nand_pins: all_nand_pins {
  mux {
   groups = "emmc_nand_d0",
    "emmc_nand_d1",
    "emmc_nand_d2",
    "emmc_nand_d3",
    "emmc_nand_d4",
    "emmc_nand_d5",
    "emmc_nand_d6",
    "emmc_nand_d7",
    "nand_ce0",
    "nand_ale",
    "nand_cle",
    "nand_wen_clk",
    "nand_ren_wr",
    "nand_rb0";
   function = "nand";
   input-enable;
  };
 };

 nand_cs_pins: nand_cs {
  mux {
   groups = "nand_ce0";
   function = "nand";
  };
 };

 i2c0_master_pins1:i2c0_pins1 {
  mux {
   groups = "i2c0_sda_c",
    "i2c0_sck_c";
   function = "i2c0";
   drive-strength = <2>;
  };
 };

 i2c0_master_pins2:i2c0_pins2 {
  mux {
   groups = "i2c0_sda_z0",
    "i2c0_sck_z1";
   function = "i2c0";
   drive-strength = <2>;
  };
 };

 i2c0_master_pins3:i2c0_pins3 {
  mux {
   groups = "i2c0_sda_z7",
    "i2c0_sck_z8";
   function = "i2c0";
   drive-strength = <2>;
  };
 };

 i2c1_master_pins1:i2c1_pins1 {
  mux {
   groups = "i2c1_sda_x",
    "i2c1_sck_x";
   function = "i2c1";
   drive-strength = <2>;
  };
 };

 i2c1_master_pins2:i2c1_pins2 {
  mux {
   groups = "i2c1_sda_h2",
    "i2c1_sck_h3";
   function = "i2c1";
   drive-strength = <2>;
  };
 };

 i2c1_master_pins3:i2c1_pins3 {
  mux {
   groups = "i2c1_sda_h6",
    "i2c1_sck_h7";
   function = "i2c1";
   drive-strength = <2>;
  };
 };

 i2c2_master_pins1:i2c2_pins1 {
  mux {
   groups = "i2c2_sda_x",
    "i2c2_sck_x";
   function = "i2c2";
   drive-strength = <2>;
  };
 };

 i2c2_master_pins2:i2c2_pins2 {
  mux {
   groups = "i2c2_sda_z",
    "i2c2_sck_z";
   function = "i2c2";
   drive-strength = <2>;
  };
 };

 i2c2_master_pins3:i2c2_pins3 {
  mux {
   groups = "i2c2_sda_z10",
    "i2c2_sck_z11";
   function = "i2c2";
   drive-strength = <2>;
  };
 };

 i2c3_master_pins1:i2c3_pins1 {
  mux {
   groups = "i2c3_sda_h",
    "i2c3_sck_h";
   function = "i2c3";
   drive-strength = <2>;
  };
 };

 i2c3_master_pins2:i2c3_pins2 {
  mux {
   groups = "i2c3_sda_a",
    "i2c3_sck_a";
   function = "i2c3";
   drive-strength = <2>;
  };
 };
# 2279 "arch/arm64/boot/dts/amlogic/mesonsm1.dtsi"
 pwm_a_pins: pwm_a {
  mux {
   groups = "pwm_a";
   function = "pwm_a";
  };
 };

 pwm_b_pins1: pwm_b_pins1 {
  mux {
   groups = "pwm_b_x7";
   function = "pwm_b";
  };
 };

 pwm_b_pins2: pwm_b_pins2 {
  mux {
   groups = "pwm_b_x19";
   function = "pwm_b";
  };
 };

 pwm_c_pins1: pwm_c_pins1 {
  mux {
   groups = "pwm_c_c4";
   function = "pwm_c";
  };
 };

 pwm_c_pins2: pwm_c_pins2 {
  mux {
   groups = "pwm_c_x5";
   function = "pwm_c";
  };
 };

 pwm_c_pins3: pwm_c_pins3 {
  mux {
   groups = "pwm_c_x8";
   function = "pwm_c";
  };
 };

 pwm_d_pins1: pwm_d_pins1 {
  mux {
   groups = "pwm_d_x3";
   function = "pwm_d";
  };
 };

 pwm_d_pins2: pwm_d_pins2 {
  mux {
   groups = "pwm_d_x6";
   function = "pwm_d";
  };
 };

 pwm_e_pins: pwm_e {
  mux {
   groups = "pwm_e";
   function = "pwm_e";
  };
 };

 pwm_f_pins1: pwm_f_pins1 {
  mux {
   groups = "pwm_f_x";
   function = "pwm_f";
  };
 };

 pwm_f_pins2: pwm_f_pins2 {
  mux {
   groups = "pwm_f_h";
   function = "pwm_f";
  };
 };

 spicc0_pins_x: spicc0_pins_x {
  mux {
   groups = "spi0_mosi_x",
     "spi0_miso_x",

     "spi0_clk_x";
   function = "spi0";
   drive-strength = <1>;
  };
 };

 spicc0_pins_c: spicc0_pins_c {
  mux {
   groups = "spi0_mosi_c",
     "spi0_miso_c",
     "spi0_ss0_c",
     "spi0_clk_c";
   function = "spi0";
   drive-strength = <1>;
  };
 };

 spicc1_pins: spicc1_pins {
  mux {
   groups = "spi1_mosi",
     "spi1_miso",

     "spi1_clk";
   function = "spi1";
   drive-strength = <1>;
  };
 };

 spifc_all_pins: spifc_all_pins {
  mux {
   groups = "nor_d",
     "nor_q",
     "nor_c";
   function = "nor";
   input-enable;
   bias-pull-up;
  };
 };

 a_uart_pins:a_uart {
  mux {
   groups = "uart_tx_a",
    "uart_rx_a",
    "uart_cts_a",
    "uart_rts_a";
   function = "uart_a";
  };
 };

 b_uart_pins:b_uart {
  mux {
   groups = "uart_tx_b",
    "uart_rx_b";
   function = "uart_b";
  };
 };

 c_uart_pins:c_uart {
  mux {
   groups = "uart_tx_c",
    "uart_rx_c";
   function = "uart_c";
  };
 };

 hdmitx_hpd: hdmitx_hpd {
  mux {
   groups = "hdmitx_hpd_in";
   function = "hdmitx";
   bias-disable;
  };
 };

 hdmitx_hpd_gpio: hdmitx_hpd_gpio {
  mux {
   groups = "GPIOH_1";
   function = "gpio_periphs";
   bias-disable;
  };
 };

 hdmitx_ddc: hdmitx_ddc {
  mux {
   groups = "hdmitx_sda",
    "hdmitx_sck";
   function = "hdmitx";
   bias-disable;
   drive-strength = <3>;
  };
 };

 eecec_a: ee_ceca {
  mux {
   groups = "cec_ao_a_ee";
   function = "cec_ao_ee";
  };
 };

 eecec_b: ee_cecb {
  mux {
   groups = "cec_ao_b_ee";
   function = "cec_ao_ee";
  };
 };

 internal_eth_pins: internal_eth_pins {
  mux {
   groups = "eth_link_led",
    "eth_act_led";
   function = "eth";
  };
 };

 internal_gpio_pins: internal_gpio_pins {
  mux {
   groups = "GPIOZ_14",
    "GPIOZ_15";
   function = "gpio_periphs";
   bias-disable;
   input-enable;
  };
 };

 external_eth_pins: external_eth_pins {
  mux {
   groups = "eth_mdio",
   "eth_mdc",
   "eth_rgmii_rx_clk",
   "eth_rx_dv",
   "eth_rxd0",
   "eth_rxd1",
   "eth_rxd2_rgmii",
   "eth_rxd3_rgmii",
   "eth_rgmii_tx_clk",
   "eth_txen",
   "eth_txd0",
   "eth_txd1",
   "eth_txd2_rgmii",
   "eth_txd3_rgmii";
   function = "eth";
   drive-strength = <3>;
  };
 };

 jtag_apee_pins:jtag_apee_pin {
  mux {
   groups = "jtag_b_tdi",
   "jtag_b_tdo",
   "jtag_b_clk",
   "jtag_b_tms";
   function = "jtag_b";
  };
 };
};

&pinctrl_aobus {
 remote_pins:remote_pin {
  mux {
   groups = "remote_input_ao";
   function = "remote_input_ao";
  };
 };

 irblaster_pins:irblaster_pin {
  mux {
   groups = "remote_out_ao";
   function = "remote_out_ao";
  };
 };
};
# 21 "arch/arm64/boot/dts/amlogic/meson64_odroidc4.dts" 2
# 1 "arch/arm64/boot/dts/amlogic/mesong12_odroid_common.dtsi" 1
# 18 "arch/arm64/boot/dts/amlogic/mesong12_odroid_common.dtsi"
/{
 aliases {
  serial0 = &uart_AO;
  serial1 = &uart_A;
  serial2 = &uart_B;
  serial3 = &uart_C;
  serial4 = &uart_AO_B;
  i2c0 = &i2c2;
  i2c1 = &i2c3;
  i2c2 = &i2c0;
  i2c3 = &i2c1;
  i2c4 = &i2c_AO;
  tsensor0 = &p_tsensor;
  tsensor1 = &d_tsensor;
  spi0 = &spicc0;
  spi1 = &spicc1;
 };

 codec_mm {
  compatible = "amlogic, codec, mm";
  memory-region = <&codec_mm_cma &codec_mm_reserved>;
  dev_name = "codec_mm";
  status = "okay";
  clear-map;
 };

 ppmgr {
  compatible = "amlogic, ppmgr";
  memory-region = <&ppmgr_reserved>;
  dev_name = "ppmgr";
  status = "okay";
 };

 ionvideo {
  compatible = "amlogic, ionvideo";
  dev_name = "ionvideo";
  status = "okay";
 };

 leds {
  compatible = "gpio-leds";
  blueled {
   label = "blue:heartbeat";
   gpios = <&gpio_ao 11 0>;
   linux,default-trigger = "heartbeat";
  };
 };

 gpio-reset {
  compatible = "linux,gpio-reset";
  usb_hub_en {
   gpios = <&gpio 22 0>;
   asserted-state = <0>;
   duration-ms = <100>;
  };
  usb_hub {
   gpios = <&gpio 21 0>;
   asserted-state = <0>;
   duration-ms = <100>;
  };
 };

 efuse: efuse{
  compatible = "amlogic, efuse";
  read_cmd = <0x82000030>;
  write_cmd = <0x82000031>;
  get_max_cmd = <0x82000033>;
  key = <&efusekey>;
  clocks = <&clkc (((((33 + 22) + 13) + 10) + 19) + 0)>;
  clock-names = "efuse_clk";
  status = "okay";
 };

 efusekey:efusekey{
  keynum = <1>;
  key0 = <&key_0>;

  key_0: key_0 {
   keyname = "uuid";
   offset = <0>;
   size = <32>;
  };
 };

};

&ethmac {
 status = "okay";
 pinctrl-names = "external_eth_pins";
 pinctrl-0 = <&external_eth_pins>;
 mc_val = <0x1621>;

 internal_phy=<0>;


 rst_pin-gpios = <&gpio 16 1>;
};


&vdin0 {
 memory-region = <&vdin0_cma_reserved>;
 status = "disable";







 tv_bit_mode = <0x15>;
};

&vdin1 {
 memory-region = <&vdin1_cma_reserved>;
 status = "disable";






 tv_bit_mode = <1>;
};

&pwm_AO_cd {
 status = "okay";
};

&irblaster {
 status = "disabled";
};

&i2c2 {
 status = "okay";
 pinctrl-names = "default","gpio_periphs";
 pinctrl-0 = <&i2c2_master_pins1>;
 pinctrl-1 = <&i2c2_to_gpiox>;
 clock-frequency = <100000>;
};

&i2c3 {
 status = "okay";
 pinctrl-names = "default","gpio_periphs";
 pinctrl-0 = <&i2c3_master_pins2>;
 pinctrl-1 = <&i2c3_to_gpioa>;
 clock-frequency = <100000>;
};

&a_uart_pins {
 mux {
  groups = "uart_tx_a",
   "uart_rx_a";
  function = "uart_a";
 };
};

&usb2_phy_v2 {
 status = "okay";
 portnum = <2>;
};

&dwc3 {
 status = "okay";
};

&dwc2_a {
 status = "okay";

 controller-type = <3>;
};

&pcie_A {
 reset-gpio = <&gpio 73 0>;
 status = "disabled";
};

&sd_emmc_c {
 status = "okay";
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 emmc {
  caps = "MMC_CAP_8_BIT_DATA",
    "MMC_CAP_MMC_HIGHSPEED",
    "MMC_CAP_SD_HIGHSPEED",
    "MMC_CAP_NONREMOVABLE",
    "MMC_CAP_HW_RESET",
    "MMC_CAP_ERASE",
    "MMC_CAP_CMD23";
  caps2 = "MMC_CAP2_HS200_1_8V_SDR",
   "MMC_CAP2_BROKEN_VOLTAGE";
  f_min = <400000>;
  f_max = <200000000>;
  hw_reset = <&gpio 38 0>;
 };
};

&audio_data {
 status = "okay";
};

&pinctrl_periphs {
 i2c2_master_pins1:i2c2_pins1 {
  mux {
   drive-strength = <3>;
  };
 };
 i2c2_to_gpiox:i2c2_gpiox {
  mux {
   groups = "GPIOX_17",
    "GPIOX_18";
   function = "gpio_periphs";
   drive-strength = <3>;
  };
 };
 i2c3_master_pins2:i2c3_pins2 {
  mux {
   drive-strength = <3>;
  };
 };
 i2c3_to_gpioa:i2c3_gpioa {
  mux {
   groups = "GPIOA_14",
    "GPIOA_15";
   function = "gpio_periphs";
   drive-strength = <3>;
  };
 };

 spicc0_pins_x: spicc0_pins_x {
  mux {
   drive-strength = <3>;
  };
 };
 spicc0_to_gpiox: spicc0_gpiox {
  mux {
   groups = "GPIOX_8",
     "GPIOX_9",

     "GPIOX_11";
   function = "gpio_periphs";
  };
 };
};

&gpio_intc {
 compatible = "amlogic,meson-gpio-intc-ext",
     "amlogic,meson-g12a-gpio-intc";
};
# 22 "arch/arm64/boot/dts/amlogic/meson64_odroidc4.dts" 2

/ {
 model = "Hardkernel ODROID-C4";
 compatible = "amlogic, g12a";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 gpiomem {
  compatible = "amlogic, gpiomem";
  reg = <0x0 0xff634000 0x0 0x1000>,
   <0x0 0xff800000 0x0 0x1000>;
  status = "okay";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ramoops@0x07400000 {
   compatible = "ramoops";
   reg = <0x0 0x07400000 0x0 0x00100000>;
   record-size = <0x8000>;
   console-size = <0x8000>;
   ftrace-size = <0x20000>;
  };

  secmon_reserved:linux,secmon {
   compatible = "shared-dma-pool";
   reusable;
   size = <0x0 0x400000>;
   alignment = <0x0 0x400000>;
   alloc-ranges = <0x0 0x05000000 0x0 0x400000>;
   clear-map;
  };

  secos_reserved:linux,secos {
   status = "disable";
   compatible = "amlogic, aml_secos_memory";
   reg = <0x0 0x05300000 0x0 0x2000000>;
   no-map;
  };


  ppmgr_reserved:linux,ppmgr {
   compatible = "shared-dma-pool";
   size = <0x0 0x0>;
  };

  logo_reserved:linux,meson-fb {
   compatible = "shared-dma-pool";
   reusable;
   size = <0x0 0x800000>;
   alignment = <0x0 0x400000>;
   alloc-ranges = <0x0 0x7f800000 0x0 0x800000>;
  };
  ion_cma_reserved:linux,ion-dev {
   compatible = "shared-dma-pool";
   reusable;
   size = <0x0 0x8000000>;
   alignment = <0x0 0x400000>;
  };
# 99 "arch/arm64/boot/dts/amlogic/meson64_odroidc4.dts"
  di_cma_reserved:linux,di_cma {
   compatible = "shared-dma-pool";
   reusable;







   size = <0x0 0x02800000>;
   alignment = <0x0 0x400000>;
  };
  codec_mm_cma:linux,codec_mm_cma {
   compatible = "shared-dma-pool";
   reusable;

   size = <0x0 0x13400000>;
   alignment = <0x0 0x400000>;
   linux,contiguous-region;
   clear-map;
  };

  codec_mm_reserved:linux,codec_mm_reserved {
   compatible = "amlogic, codec-mm-reserved";
   size = <0x0 0x0>;
   alignment = <0x0 0x100000>;

  };

  vdin0_cma_reserved:linux,vdin0_cma {
   status = "disable";
   compatible = "shared-dma-pool";
   reusable;

   size = <0x0 0x04000000>;
   alignment = <0x0 0x400000>;
  };

  vdin1_cma_reserved:linux,vdin1_cma {
   status = "disable";
   compatible = "shared-dma-pool";
   reusable;

   size = <0x0 0x04000000>;
   alignment = <0x0 0x400000>;
  };
 };

 cvbsout {
  compatible = "amlogic, cvbsout-sm1";
  dev_name = "cvbsout";
  status = "okay";
  clocks = <&clkc ((((33 + 22) + 13) + 10) + 7)
   &clkc ((((33 + 22) + 13) + 10) + 0)
   &clkc ((((33 + 22) + 13) + 10) + 1)
   &clkc ((((33 + 22) + 13) + 10) + 9)>;
  clock-names = "venci_top_gate",
   "venci_0_gate",
   "venci_1_gate",
   "vdac_clk_gate";





  clk_path = <0>;



  performance = <0x1bf0 0x9
   0x1b56 0x333
   0x1b12 0x8080
   0x1b05 0xfd
   0x1c59 0xf850
   0xffff 0x0>;
  performance_sarft = <0x1bf0 0x9
   0x1b56 0x333
   0x1b12 0x0
   0x1b05 0x9
   0x1c59 0xfc48
   0xffff 0x0>;
  performance_revB_telecom = <0x1bf0 0x9
   0x1b56 0x546
   0x1b12 0x8080
   0x1b05 0x9
   0x1c59 0xf850
   0xffff 0x0>;
 };

 deinterlace {
  compatible = "amlogic, deinterlace";
  status = "okay";

  flag_cma = <1>;

  memory-region = <&di_cma_reserved>;
  interrupts = <0 46 1
    0 40 1>;
  interrupt-names = "pre_irq", "post_irq";
  clocks = <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 23)>,
   <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 24)>;
  clock-names = "vpu_clkb_tmp_composite",
   "vpu_clkb_composite";
  clock-range = <334 667>;

  buffer-size = <4074560>;


  post-wr-support = <1>;
  nr10bit-support = <1>;
  nrds-enable = <1>;
  pps-enable = <1>;
 };

 unifykey{
  compatible = "amlogic, unifykey";
  status = "ok";
  unifykey-num = <14>;
  unifykey-index-0 = <&keysn_0>;
  unifykey-index-1 = <&keysn_1>;
  unifykey-index-2 = <&keysn_2>;
  unifykey-index-3 = <&keysn_3>;
  unifykey-index-4 = <&keysn_4>;
  unifykey-index-5 = <&keysn_5>;
  unifykey-index-6 = <&keysn_6>;
  unifykey-index-7 = <&keysn_7>;
  unifykey-index-8 = <&keysn_8>;
  unifykey-index-9 = <&keysn_9>;
  unifykey-index-10= <&keysn_10>;
  unifykey-index-11= <&keysn_11>;
  unifykey-index-12= <&keysn_12>;
  unifykey-index-13= <&keysn_13>;
  unifykey-index-14= <&keysn_14>;
  unifykey-index-15= <&keysn_15>;
  unifykey-index-16= <&keysn_16>;

  keysn_0: key_0{
   key-name = "usid";
   key-device = "normal";
   key-permit = "read","write","del";
  };
  keysn_1:key_1{
   key-name = "mac";
   key-device = "normal";
   key-permit = "read","write","del";
  };
  keysn_2:key_2{
   key-name = "hdcp";
   key-device = "secure";
   key-type = "sha1";
   key-permit = "read","write","del";
  };
  keysn_3:key_3{
   key-name = "secure_boot_set";
   key-device = "efuse";
   key-permit = "write";
  };
  keysn_4:key_4{
   key-name = "mac_bt";
   key-device = "normal";
   key-permit = "read","write","del";
   key-type = "mac";
  };
  keysn_5:key_5{
   key-name = "mac_wifi";
   key-device = "normal";
   key-permit = "read","write","del";
   key-type = "mac";
  };
  keysn_6:key_6{
   key-name = "hdcp2_tx";
   key-device = "normal";
   key-permit = "read","write","del";
  };
  keysn_7:key_7{
   key-name = "hdcp2_rx";
   key-device = "normal";
   key-permit = "read","write","del";
  };
  keysn_8:key_8{
   key-name = "widevinekeybox";
   key-device = "secure";
   key-permit = "read","write","del";
  };
  keysn_9:key_9{
   key-name = "deviceid";
   key-device = "normal";
   key-permit = "read","write","del";
  };
  keysn_10:key_10{
   key-name = "hdcp22_fw_private";
   key-device = "secure";
   key-permit = "read","write","del";
  };
  keysn_11:key_11{
   key-name = "PlayReadykeybox25";
   key-device = "secure";
   key-permit = "read","write","del";
  };
  keysn_12:key_12{
   key-name = "prpubkeybox";
   key-device = "secure";
   key-permit = "read","write","del";
  };
  keysn_13:key_13{
   key-name = "prprivkeybox";
   key-device = "secure";
   key-permit = "read","write","del";
  };
  keysn_14:key_14{
   key-name = "attestationkeybox";
   key-device = "secure";
   key-permit = "read","write","del";
  };
  keysn_15:key_15{
   key-name = "region_code";
   key-device = "normal";
   key-permit = "read","write","del";
  };
  keysn_16:key_16{
   key-name = "netflix_mgkid";
   key-device = "secure";
   key-permit = "read","write","del";
  };
 };

 amlvecm {
  compatible = "amlogic, vecm";
  dev_name = "aml_vecm";
  status = "okay";
  gamma_en = <0>;
  wb_en = <0>;
  cm_en = <0>;

  tx_op_color_primary = <0>;
 };

 amdolby_vision {
  compatible = "amlogic, dolby_vision_sm1";
  dev_name = "aml_amdolby_vision_driver";
  status = "okay";
  tv_mode = <0>;
 };

 meson-fb {
  compatible = "amlogic, meson-g12a";

  dev_name = "meson-fb";
  status = "okay";
  interrupts = <0 3 1
   0 56 1
   0 89 1>;
  interrupt-names = "viu-vsync", "viu2-vsync", "rdma";
  mem_size = <0x00800000 0x4b80000 0x100000 0x100000 0x800000>;

  display_mode_default = "1080p60hz";
  scale_mode = <1>;

  display_size_default = <1920 1080 1920 2160 32>;

  pxp_mode = <0>;
  mem_alloc = <1>;
  4k2k_fb = <1>;
  logo_addr = "0x3f800000";
  clocks = <&clkc (((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 69)>;
  clock-names = "vpu_clkc";
 };

 p_tsensor: p_tsensor@ff634594 {
  compatible = "amlogic, r1p1-tsensor";
  device_name = "meson-pthermal";
  status = "okay";
  reg = <0x0 0xff634800 0x0 0x50>,
   <0x0 0xff800268 0x0 0x4>;
  cal_type = <0x1>;
  cal_a = <324>;
  cal_b = <424>;
  cal_c = <3159>;
  cal_d = <9411>;
  rtemp = <115000>;
  interrupts = <0 35 0>;
  clocks = <&clkc ((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 8)>;
  clock-names = "ts_comp";
  #thermal-sensor-cells = <1>;
 };

 d_tsensor: d_tsensor@ff800228 {
  compatible = "amlogic, r1p1-tsensor";
  device_name = "meson-dthermal";
  status = "okay";
  reg = <0x0 0xff634c00 0x0 0x50>,
   <0x0 0xff800230 0x0 0x4>;
  cal_type = <0x1>;
  cal_a = <324>;
  cal_b = <424>;
  cal_c = <3159>;
  cal_d = <9411>;
  rtemp = <115000>;
  interrupts = <0 36 0>;
  clocks = <&clkc ((((((((((33 + 22) + 13) + 10) + 19) + 1) + 5) + 20) + 9) + 74) + 8)>;
  clock-names = "ts_comp";
  #thermal-sensor-cells = <1>;
 };

 meson_cooldev: meson-cooldev@0 {
   status = "okay";
   compatible = "amlogic, meson-cooldev";
   device_name = "mcooldev";
   cooling_devices {
    cpufreq_cool_cluster0 {
     min_state = <1000000>;
     dyn_coeff = <125>;
     cluster_id = <0>;
     node_name = "cpufreq_cool0";
     device_type = "cpufreq";
    };
    cpucore_cool_cluster0 {
     min_state = <1>;
     dyn_coeff = <0>;
     cluster_id = <0>;
     node_name = "cpucore_cool0";
     device_type = "cpucore";
    };
    gpufreq_cool {
     min_state = <400>;
     dyn_coeff = <215>;
     gpu_pp = <2>;
     cluster_id = <0>;
     node_name = "gpufreq_cool0";
     device_type = "gpufreq";
    };
    gpucore_cool {
     min_state = <1>;
     dyn_coeff = <0>;
     cluster_id = <0>;
     node_name = "gpucore_cool0";
     device_type = "gpucore";
    };
   };
   cpufreq_cool0:cpufreq_cool0 {
    #cooling-cells = <2>; 
   };
   cpucore_cool0:cpucore_cool0 {
    #cooling-cells = <2>; 
   };
   gpufreq_cool0:gpufreq_cool0 {
    #cooling-cells = <2>; 
   };
   gpucore_cool0:gpucore_cool0 {
    #cooling-cells = <2>; 
   };
  };


 thermal-zones {
  soc_thermal: soc_thermal {
   polling-delay = <1000>;
   polling-delay-passive = <100>;
   sustainable-power = <1410>;
   thermal-sensors = <&p_tsensor 0>;
   trips {
    pswitch_on: trip-point@0 {
     temperature = <60000>;
     hysteresis = <5000>;
     type = "passive";
    };
    pcontrol: trip-point@1 {
     temperature = <75000>;
     hysteresis = <5000>;
     type = "passive";
    };
    phot: trip-point@2 {
     temperature = <85000>;
     hysteresis = <5000>;
     type = "hot";
    };
    pcritical: trip-point@3 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    cpufreq_cooling_map {
     trip = <&pcontrol>;
     cooling-device = <&cpufreq_cool0 0 4>;
     contribution = <1024>;
    };
    cpucore_cooling_map {
     trip = <&pcontrol>;
     cooling-device = <&cpucore_cool0 0 3>;
     contribution = <1024>;
    };
    gpufreq_cooling_map {
     trip = <&pcontrol>;
     cooling-device = <&gpufreq_cool0 0 4>;
     contribution = <1024>;
    };
    gpucore_cooling_map {
     trip = <&pcontrol>;
     cooling-device = <&gpucore_cool0 0 2>;
     contribution = <1024>;
    };
   };
  };
  ddr_thermal: ddr_thermal {
   polling-delay = <2000>;
   polling-delay-passive = <1000>;
   sustainable-power = <1410>;
   thermal-sensors = <&d_tsensor 1>;
   trips {
    dswitch_on: trip-point@0 {
     temperature = <60000>;
     hysteresis = <5000>;
     type = "passive";
    };
    dcontrol: trip-point@1 {
     temperature = <75000>;
     hysteresis = <5000>;
     type = "passive";
    };
    dhot: trip-point@2 {
     temperature = <85000>;
     hysteresis = <5000>;
     type = "hot";
    };
    dcritical: trip-point@3 {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

  };
 };


 cpu_opp_table0: cpu_opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp00 {
   opp-hz = /bits/ 64 <100000000>;
   opp-microvolt = <760000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <250000000>;
   opp-microvolt = <760000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <760000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <667000000>;
   opp-microvolt = <780000>;
  };
  opp04 {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <800000>;
  };
  opp05 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <810000>;
  };
  opp06 {
   opp-hz = /bits/ 64 <1404000000>;
   opp-microvolt = <820000>;
  };
  opp07 {
   opp-hz = /bits/ 64 <1500000000>;
   opp-microvolt = <830000>;
  };
  opp08 {
   opp-hz = /bits/ 64 <1608000000>;
   opp-microvolt = <860000>;
  };
  opp09 {
   opp-hz = /bits/ 64 <1704000000>;
   opp-microvolt = <900000>;
  };
  opp10 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <940000>;
  };
  opp11 {
   opp-hz = /bits/ 64 <1908000000>;
   opp-microvolt = <1000000>;
  };
  opp12 {
   opp-hz = /bits/ 64 <2016000000>;
   opp-microvolt = <1010000>;
  };
  opp13 {
   opp-hz = /bits/ 64 <2100000000>;
   opp-microvolt = <1030000>;
  };
 };

 cpufreq-meson {
  compatible = "amlogic, cpufreq-meson";
  pinctrl-names = "default";
  pinctrl-0 = <&pwm_ao_d_pins3>;
  status = "okay";
 };

 remote {
  status = "disabled";
 };

 meson-ir {
  compatible = "amlogic,meson6-ir";

  reg = <0x0 0xff808040 0x0 0x44>;
  interrupts = <0 196 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&remote_pins>;
  pulse-inverted;
  status = "ok";
 };


 dummy_codec:dummy{
  #sound-dai-cells = <0>;
  compatible = "amlogic, aml_dummy_codec";
  status = "okay";
 };
 spdif_dit:spdif{
  #sound-dai-cells = <0>;
  compatible = "linux,spdif-dit";
  status = "okay";
 };
 pcm5102a: pcm5102a {
  compatible = "ti,pcm5102a";
  #sound-dai-cells = <0>;
  status = "disabled";
 };
 amlogic_codec:t9015{
  #sound-dai-cells = <0>;
  compatible = "amlogic, aml_codec_T9015";
  reg = <0x0 0xFF632000 0x0 0x2000>;
  is_auge_used = <1>;
  tocodec_inout = <1>;
  tdmout_index = <2>;
  ch0_sel = <0>;
  ch1_sel = <1>;
  status = "disabled";
 };
 audio_effect:eqdrc{
# 659 "arch/arm64/boot/dts/amlogic/meson64_odroidc4.dts"
  eqdrc_module = <1>;

  lane_mask = <0x1>;

  channel_mask = <0x3>;
 };
 odroid_hdmi {
  compatible = "amlogic, g12a-sound-card";
  aml-audio-card,name = "ODROID-HDMI";


  aml-audio-card,dai-link@0 {
   mclk-fs = <128>;
   continuous-clock;
   cpu {
    sound-dai = <&spdifa>;
    system-clock-frequency = <6144000>;
   };
   codec {
    sound-dai = <&spdif_dit>;
   };
  };
 };
 odroid_lineout: odroid_lineout {
  compatible = "amlogic, g12a-sound-card";
  aml-audio-card,name = "ODROID-LINEOUT";
  status = "disabled";
 };
 odroid_hifi: odroid_hifi {
  compatible = "amlogic, g12a-sound-card";
  aml-audio-card,name = "ODROID-HIFI";
  status = "disabled";
 };
 odroid_hifi2: odroid_hifi2 {
  compatible = "amlogic, g12a-sound-card";
  aml-audio-card,name = "ODROID-HIFI2";
  status = "disabled";
 };

 audiolocker: locker {
  compatible = "amlogic, audiolocker";
  clocks = <&clkaudio (36 + 9)
    &clkaudio (36 + 10)
    &clkaudio (36 + 3)
    &clkaudio (36 + 4)
    &clkc 13
    &clkc 14>;
  clock-names = "lock_out", "lock_in", "out_src",
     "in_src", "out_calc", "in_ref";
  interrupts = <0 1 1>;
  interrupt-names = "irq";
  frequency = <49000000>;
  dividor = <49>;
  status = "okay";
 };


 gpio_keypad{
  compatible = "amlogic, gpio_keypad";
  status = "okay";
  scan_period = <20>;
  key_num = <1>;
  key_name = "power";
  key_code = <116>;
  reg = <0x0 0xFF800000 0x0 0x400>;
 };

 hk-lirc-helper {
  compatible = "hk-lirc-helper";

  reg = <0x0 0xff808040 0x0 0x44>;
  status = "ok";
 };

 gpio-reset {
  /delete-node/ usb_hub_en;
 };
};

&audiobus {
 tdmb: tdm@1 {
  compatible = "amlogic, sm1-snd-tdmb";
  #sound-dai-cells = <0>;
  dai-tdm-lane-slot-mask-in = <0 1 0 0>;
  dai-tdm-lane-slot-mask-out = <1 0 0 0>;
  dai-tdm-clk-sel = <1>;
  clocks = <&clkaudio (36 + 1)
    &clkaudio (36 + 22)
    &clkc 12>;
  clock-names = "mclk", "mclk_pad", "clk_srcpll";
  pinctrl-names = "tdm_pins";
  pinctrl-0 = <&tdmb_mclk_ao &tdmout_b_ao>;
  i2s2hdmi = <0>;

  start_clk_enable = <1>;

  clk_tuning_enable = <1>;
  status = "disabled";
 };

 tdmc: tdm@2 {
  compatible = "amlogic, sm1-snd-tdmc";
  #sound-dai-cells = <0>;
  dai-tdm-lane-slot-mask-in = <0 1 0 0>;
  dai-tdm-lane-slot-mask-out = <1 0 0 0>;
  dai-tdm-clk-sel = <2>;
  clocks = <&clkaudio (36 + 2)
    &clkc 14>;
  clock-names = "mclk", "clk_srcpll";
  i2s2hdmi = <0>;
  status = "disabled";
 };

 spdifa: spdif@0 {
  compatible = "amlogic, sm1-snd-spdif-a";
  #sound-dai-cells = <0>;
  clocks = <&clkc 12
    &clkc 4
    &clkaudio 16
    &clkaudio 17
    &clkaudio (36 + 6)
    &clkaudio (36 + 7)>;
  clock-names = "sysclk", "fixed_clk", "gate_spdifin",
    "gate_spdifout", "clk_spdifin", "clk_spdifout";
  interrupts =
    <0 151 1>;

  interrupt-names = "irq_spdifin";
  pinctrl-names = "spdif_pins";
  pinctrl-0 = <&spdifout>;

  status = "okay";
 };
};

&gpio {
 gpio-line-names =

  "",

  "", "", "", "", "", "", "", "",
  "", "", "", "", "", "", "", "",

  "", "", "", "", "",
  "PIN_36",
  "PIN_26",
  "PIN_32",
  "",

  "", "", "", "", "", "", "", "",
  "", "", "", "", "", "", "", "",

  "", "", "", "", "", "", "", "",

  "", "", "", "", "", "", "", "",
  "", "", "", "", "", "",
  "PIN_27",
  "PIN_28",

  "PIN_16",
  "PIN_18",
  "PIN_22",
  "PIN_11",
  "PIN_13",
  "PIN_7",
  "PIN_33",
  "PIN_15",
  "PIN_19",
  "PIN_21",
  "PIN_24",
  "PIN_23",
  "PIN_8",
  "PIN_10",
  "PIN_29",
  "PIN_31",
  "PIN_12",
  "PIN_3",
  "PIN_5",
  "PIN_35";
};

&gpio_ao {
 gpio-line-names =

  "", "", "", "",
  "PIN_47",
  "", "",
  "PIN_45",
  "PIN_46",
  "PIN_44",
  "PIN_42",
  "",

  "", "", "",

  "";
};

&uart_A {
 status = "disabled";
};

&usb3_phy_v2 {
 status = "okay";
 portnum = <1>;
 otg = <1>;
 gpio-vbus-power = "GPIOAO_2";
 gpios = <&gpio_ao 2 0>;
};

&reboot {
 sd_volsw_gpio = <&gpio_ao 6 0>;
 sd_power_gpio = <&gpio_ao 3 0>;
 sd_vddio_gpio = <&gpio_ao 14 0>;
};

&sd_emmc_b {
 status = "okay";
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 max-frequency = <200000000>;
 sd {
  caps = "MMC_CAP_4_BIT_DATA",
   "MMC_CAP_UHS_SDR25",
   "MMC_CAP_UHS_SDR50",
   "MMC_CAP_UHS_SDR104",
   "MMC_CAP_MMC_HIGHSPEED",
   "MMC_CAP_SD_HIGHSPEED",
   "MMC_CAP_ERASE",
   "MMC_CAP_CMD23";
  vol_switch = <&gpio_ao 6 0>;
  vol_switch_18 = <1>;
  f_min = <400000>;
  f_max = <200000000>;
 };
};

&sd_emmc_a {
 status = "disabled";
 sdio {
  caps = "MMC_CAP_4_BIT_DATA",
    "MMC_CAP_MMC_HIGHSPEED",
    "MMC_CAP_SD_HIGHSPEED",
    "MMC_CAP_NONREMOVABLE",
    "MMC_CAP_UHS_SDR12",
    "MMC_CAP_UHS_SDR25",
    "MMC_CAP_UHS_SDR50",
    "MMC_CAP_UHS_SDR104",
    "MMC_PM_KEEP_POWER",
    "MMC_CAP_SDIO_IRQ";
  f_min = <400000>;
  f_max = <200000000>;
 };
};

&pinctrl_periphs {
};

&pinctrl_aobus {
 spdifout: spdifout {
  mux {
   groups = "spdif_out_ao";
   function = "spdif_out_ao";
  };
 };
 tdmb_mclk_ao: mclk0_ao {
  mux {
   groups = "mclk0_ao";
   function = "mclk0_ao";
   drive-strength = <2>;
  };
 };
 tdmout_b_ao: tdmout_b {
  mux {
   groups = "tdmb_sclk_ao",
    "tdmb_fs_ao",
    "tdmb_dout0_ao";
   function = "tdmb_out_ao";
   drive-strength = <2>;
  };
 };
};

&spicc0 {
 status = "disabled";






 pinctrl-names = "default","gpio_periphs";
 pinctrl-0 = <&spicc0_pins_x>;
 pinctrl-1 = <&spicc0_to_gpiox>;
 num_chipselect = <2>;

 cs-gpios = <&gpio 76 1>,
     <&gpio 23 1>;
};

&i2c2 {
 status = "disabled";
};

&i2c3 {
 status = "disabled";
};
