vhdl xil_defaultlib  \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_axi_gpio_0_0/sim/SCS_ST_TEST_axi_gpio_0_0.vhd" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_SCS_ST_0_0/src/SCS_CT_CTR/sim/SCS_CT_CTR.vhd" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ipshared/b3fb/src/TT_CDELAY.vhd" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ipshared/b3fb/src/SCS_ST.vhd" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_SCS_ST_0_0/sim/SCS_ST_TEST_SCS_ST_0_0.vhd" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_axi_gpio_0_1/sim/SCS_ST_TEST_axi_gpio_0_1.vhd" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_CLOCK_EXPAND_0_0/sim/SCS_ST_TEST_CLOCK_EXPAND_0_0.vhd" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/ip/SCS_ST_TEST_rst_ps7_0_100M_0/sim/SCS_ST_TEST_rst_ps7_0_100M_0.vhd" \
"../../../../SCS_ST_TEST.srcs/sources_1/bd/SCS_ST_TEST/sim/SCS_ST_TEST.vhd" \

nosort
