
STM32L552_Covert_Channel_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  0c000000  0c000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001078  0c0001f4  0c0001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0c00126c  0c00126c  0001126c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c0012bc  0c0012bc  0002e020  2**0
                  CONTENTS
  4 .ARM          00000000  0c0012bc  0c0012bc  0002e020  2**0
                  CONTENTS
  5 .preinit_array 00000000  0c0012bc  0c0012bc  0002e020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0c0012bc  0c0012bc  000112bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0c0012c0  0c0012c0  000112c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  30000000  0c0012c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  00000020  0c03e000  0c03e000  0002e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          00000028  3000000c  3000000c  0003000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  30000034  30000034  0003000c  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  0002e020  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008406  00000000  00000000  0002e056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018e4  00000000  00000000  0003645c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007b8  00000000  00000000  00037d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006d0  00000000  00000000  000384f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000282aa  00000000  00000000  00038bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008d50  00000000  00000000  00060e72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fcf0a  00000000  00000000  00069bc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00166acc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001c98  00000000  00000000  00166b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f4 <__do_global_dtors_aux>:
 c0001f4:	b510      	push	{r4, lr}
 c0001f6:	4c05      	ldr	r4, [pc, #20]	; (c00020c <__do_global_dtors_aux+0x18>)
 c0001f8:	7823      	ldrb	r3, [r4, #0]
 c0001fa:	b933      	cbnz	r3, c00020a <__do_global_dtors_aux+0x16>
 c0001fc:	4b04      	ldr	r3, [pc, #16]	; (c000210 <__do_global_dtors_aux+0x1c>)
 c0001fe:	b113      	cbz	r3, c000206 <__do_global_dtors_aux+0x12>
 c000200:	4804      	ldr	r0, [pc, #16]	; (c000214 <__do_global_dtors_aux+0x20>)
 c000202:	e000      	b.n	c000206 <__do_global_dtors_aux+0x12>
 c000204:	bf00      	nop
 c000206:	2301      	movs	r3, #1
 c000208:	7023      	strb	r3, [r4, #0]
 c00020a:	bd10      	pop	{r4, pc}
 c00020c:	3000000c 	.word	0x3000000c
 c000210:	00000000 	.word	0x00000000
 c000214:	0c001254 	.word	0x0c001254

0c000218 <frame_dummy>:
 c000218:	b508      	push	{r3, lr}
 c00021a:	4b03      	ldr	r3, [pc, #12]	; (c000228 <frame_dummy+0x10>)
 c00021c:	b11b      	cbz	r3, c000226 <frame_dummy+0xe>
 c00021e:	4903      	ldr	r1, [pc, #12]	; (c00022c <frame_dummy+0x14>)
 c000220:	4803      	ldr	r0, [pc, #12]	; (c000230 <frame_dummy+0x18>)
 c000222:	e000      	b.n	c000226 <frame_dummy+0xe>
 c000224:	bf00      	nop
 c000226:	bd08      	pop	{r3, pc}
 c000228:	00000000 	.word	0x00000000
 c00022c:	30000010 	.word	0x30000010
 c000230:	0c001254 	.word	0x0c001254

0c000234 <__gnu_cmse_nonsecure_call>:
 c000234:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c000238:	4627      	mov	r7, r4
 c00023a:	46a0      	mov	r8, r4
 c00023c:	46a1      	mov	r9, r4
 c00023e:	46a2      	mov	sl, r4
 c000240:	46a3      	mov	fp, r4
 c000242:	46a4      	mov	ip, r4
 c000244:	ed2d 8b10 	vpush	{d8-d15}
 c000248:	f04f 0500 	mov.w	r5, #0
 c00024c:	ec45 5b18 	vmov	d8, r5, r5
 c000250:	ec45 5a19 	vmov	s18, s19, r5, r5
 c000254:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c000258:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c00025c:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c000260:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c000264:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c000268:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c00026c:	eef1 5a10 	vmrs	r5, fpscr
 c000270:	f64f 7660 	movw	r6, #65376	; 0xff60
 c000274:	f6c0 76ff 	movt	r6, #4095	; 0xfff
 c000278:	4035      	ands	r5, r6
 c00027a:	eee1 5a10 	vmsr	fpscr, r5
 c00027e:	f384 8800 	msr	CPSR_f, r4
 c000282:	4625      	mov	r5, r4
 c000284:	4626      	mov	r6, r4
 c000286:	47a4      	blxns	r4
 c000288:	ecbd 8b10 	vpop	{d8-d15}
 c00028c:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0c000290 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 c000290:	b480      	push	{r7}
 c000292:	b083      	sub	sp, #12
 c000294:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 c000296:	4b0f      	ldr	r3, [pc, #60]	; (c0002d4 <MX_DMA_Init+0x44>)
 c000298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c00029a:	4a0e      	ldr	r2, [pc, #56]	; (c0002d4 <MX_DMA_Init+0x44>)
 c00029c:	f043 0304 	orr.w	r3, r3, #4
 c0002a0:	6493      	str	r3, [r2, #72]	; 0x48
 c0002a2:	4b0c      	ldr	r3, [pc, #48]	; (c0002d4 <MX_DMA_Init+0x44>)
 c0002a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0002a6:	f003 0304 	and.w	r3, r3, #4
 c0002aa:	607b      	str	r3, [r7, #4]
 c0002ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 c0002ae:	4b09      	ldr	r3, [pc, #36]	; (c0002d4 <MX_DMA_Init+0x44>)
 c0002b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0002b2:	4a08      	ldr	r2, [pc, #32]	; (c0002d4 <MX_DMA_Init+0x44>)
 c0002b4:	f043 0301 	orr.w	r3, r3, #1
 c0002b8:	6493      	str	r3, [r2, #72]	; 0x48
 c0002ba:	4b06      	ldr	r3, [pc, #24]	; (c0002d4 <MX_DMA_Init+0x44>)
 c0002bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0002be:	f003 0301 	and.w	r3, r3, #1
 c0002c2:	603b      	str	r3, [r7, #0]
 c0002c4:	683b      	ldr	r3, [r7, #0]

}
 c0002c6:	bf00      	nop
 c0002c8:	370c      	adds	r7, #12
 c0002ca:	46bd      	mov	sp, r7
 c0002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0002d0:	4770      	bx	lr
 c0002d2:	bf00      	nop
 c0002d4:	50021000 	.word	0x50021000

0c0002d8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 c0002d8:	b580      	push	{r7, lr}
 c0002da:	b082      	sub	sp, #8
 c0002dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c0002de:	4b0c      	ldr	r3, [pc, #48]	; (c000310 <MX_GPIO_Init+0x38>)
 c0002e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c0002e2:	4a0b      	ldr	r2, [pc, #44]	; (c000310 <MX_GPIO_Init+0x38>)
 c0002e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c0002e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 c0002ea:	4b09      	ldr	r3, [pc, #36]	; (c000310 <MX_GPIO_Init+0x38>)
 c0002ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c0002ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c0002f2:	607b      	str	r3, [r7, #4]
 c0002f4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 c0002f6:	f000 ff61 	bl	c0011bc <HAL_PWREx_EnableVddIO2>

  /*IO attributes management functions */
  HAL_GPIO_ConfigPinAttributes(GPIOG, GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_NSEC);
 c0002fa:	2200      	movs	r2, #0
 c0002fc:	f44f 71c0 	mov.w	r1, #384	; 0x180
 c000300:	4804      	ldr	r0, [pc, #16]	; (c000314 <MX_GPIO_Init+0x3c>)
 c000302:	f000 fd80 	bl	c000e06 <HAL_GPIO_ConfigPinAttributes>

}
 c000306:	bf00      	nop
 c000308:	3708      	adds	r7, #8
 c00030a:	46bd      	mov	sp, r7
 c00030c:	bd80      	pop	{r7, pc}
 c00030e:	bf00      	nop
 c000310:	50021000 	.word	0x50021000
 c000314:	52021800 	.word	0x52021800

0c000318 <MX_GTZC_S_Init>:

/* USER CODE END 0 */

/* GTZC_S init function */
void MX_GTZC_S_Init(void)
{
 c000318:	b580      	push	{r7, lr}
 c00031a:	b09c      	sub	sp, #112	; 0x70
 c00031c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 c00031e:	1d3b      	adds	r3, r7, #4
 c000320:	226c      	movs	r2, #108	; 0x6c
 c000322:	2100      	movs	r1, #0
 c000324:	4618      	mov	r0, r3
 c000326:	f000 ff8d 	bl	c001244 <memset>

  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_ADC, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c00032a:	f240 3101 	movw	r1, #769	; 0x301
 c00032e:	483a      	ldr	r0, [pc, #232]	; (c000418 <MX_GTZC_S_Init+0x100>)
 c000330:	f000 fda2 	bl	c000e78 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000334:	4603      	mov	r3, r0
 c000336:	2b00      	cmp	r3, #0
 c000338:	d001      	beq.n	c00033e <MX_GTZC_S_Init+0x26>
  {
    Error_Handler();
 c00033a:	f000 f8c3 	bl	c0004c4 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c00033e:	2300      	movs	r3, #0
 c000340:	607b      	str	r3, [r7, #4]
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c000342:	2300      	movs	r3, #0
 c000344:	60bb      	str	r3, [r7, #8]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c000346:	f04f 33ff 	mov.w	r3, #4294967295
 c00034a:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c00034c:	f04f 33ff 	mov.w	r3, #4294967295
 c000350:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 c000352:	f04f 33ff 	mov.w	r3, #4294967295
 c000356:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c000358:	f04f 33ff 	mov.w	r3, #4294967295
 c00035c:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 c00035e:	f04f 33ff 	mov.w	r3, #4294967295
 c000362:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c000364:	f04f 33ff 	mov.w	r3, #4294967295
 c000368:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 c00036a:	f04f 33ff 	mov.w	r3, #4294967295
 c00036e:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c000370:	f04f 33ff 	mov.w	r3, #4294967295
 c000374:	62bb      	str	r3, [r7, #40]	; 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 c000376:	f04f 33ff 	mov.w	r3, #4294967295
 c00037a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c00037c:	f04f 33ff 	mov.w	r3, #4294967295
 c000380:	633b      	str	r3, [r7, #48]	; 0x30
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 c000382:	f04f 33ff 	mov.w	r3, #4294967295
 c000386:	637b      	str	r3, [r7, #52]	; 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c000388:	f04f 33ff 	mov.w	r3, #4294967295
 c00038c:	63bb      	str	r3, [r7, #56]	; 0x38
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 c00038e:	2300      	movs	r3, #0
 c000390:	63fb      	str	r3, [r7, #60]	; 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c000392:	2300      	movs	r3, #0
 c000394:	643b      	str	r3, [r7, #64]	; 0x40
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 c000396:	2300      	movs	r3, #0
 c000398:	647b      	str	r3, [r7, #68]	; 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c00039a:	2300      	movs	r3, #0
 c00039c:	64bb      	str	r3, [r7, #72]	; 0x48
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 c00039e:	2300      	movs	r3, #0
 c0003a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c0003a2:	2300      	movs	r3, #0
 c0003a4:	653b      	str	r3, [r7, #80]	; 0x50
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 c0003a6:	2300      	movs	r3, #0
 c0003a8:	657b      	str	r3, [r7, #84]	; 0x54
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c0003aa:	2300      	movs	r3, #0
 c0003ac:	65bb      	str	r3, [r7, #88]	; 0x58
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 c0003ae:	2300      	movs	r3, #0
 c0003b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 c0003b2:	2300      	movs	r3, #0
 c0003b4:	663b      	str	r3, [r7, #96]	; 0x60
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 c0003b6:	2300      	movs	r3, #0
 c0003b8:	667b      	str	r3, [r7, #100]	; 0x64
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 c0003ba:	2300      	movs	r3, #0
 c0003bc:	66bb      	str	r3, [r7, #104]	; 0x68
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c0003be:	2300      	movs	r3, #0
 c0003c0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0003c2:	1d3b      	adds	r3, r7, #4
 c0003c4:	4619      	mov	r1, r3
 c0003c6:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 c0003ca:	f000 fe2d 	bl	c001028 <HAL_GTZC_MPCBB_ConfigMem>
 c0003ce:	4603      	mov	r3, r0
 c0003d0:	2b00      	cmp	r3, #0
 c0003d2:	d001      	beq.n	c0003d8 <MX_GTZC_S_Init+0xc0>
  {
    Error_Handler();
 c0003d4:	f000 f876 	bl	c0004c4 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 c0003d8:	2300      	movs	r3, #0
 c0003da:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c0003dc:	2300      	movs	r3, #0
 c0003de:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 c0003e0:	2300      	movs	r3, #0
 c0003e2:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c0003e4:	2300      	movs	r3, #0
 c0003e6:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 c0003e8:	2300      	movs	r3, #0
 c0003ea:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c0003ec:	2300      	movs	r3, #0
 c0003ee:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 c0003f0:	2300      	movs	r3, #0
 c0003f2:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c0003f4:	2300      	movs	r3, #0
 c0003f6:	62bb      	str	r3, [r7, #40]	; 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c0003f8:	2300      	movs	r3, #0
 c0003fa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0003fc:	1d3b      	adds	r3, r7, #4
 c0003fe:	4619      	mov	r1, r3
 c000400:	4806      	ldr	r0, [pc, #24]	; (c00041c <MX_GTZC_S_Init+0x104>)
 c000402:	f000 fe11 	bl	c001028 <HAL_GTZC_MPCBB_ConfigMem>
 c000406:	4603      	mov	r3, r0
 c000408:	2b00      	cmp	r3, #0
 c00040a:	d001      	beq.n	c000410 <MX_GTZC_S_Init+0xf8>
  {
    Error_Handler();
 c00040c:	f000 f85a 	bl	c0004c4 <Error_Handler>
  }
  /* USER CODE BEGIN GTZC_S_Init 2 */

  /* USER CODE END GTZC_S_Init 2 */

}
 c000410:	bf00      	nop
 c000412:	3770      	adds	r7, #112	; 0x70
 c000414:	46bd      	mov	sp, r7
 c000416:	bd80      	pop	{r7, pc}
 c000418:	1000000b 	.word	0x1000000b
 c00041c:	30030000 	.word	0x30030000

0c000420 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c000420:	b580      	push	{r7, lr}
 c000422:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c000424:	f000 fba1 	bl	c000b6a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* GTZC initialisation */
  MX_GTZC_S_Init();
 c000428:	f7ff ff76 	bl	c000318 <MX_GTZC_S_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 c00042c:	f7ff ff54 	bl	c0002d8 <MX_GPIO_Init>
  MX_DMA_Init();
 c000430:	f7ff ff2e 	bl	c000290 <MX_DMA_Init>

  /* USER CODE END 2 */

  /*************** Setup and jump to non-secure *******************************/

  NonSecure_Init();
 c000434:	f000 f802 	bl	c00043c <NonSecure_Init>

  /* Non-secure software does not return, this code is not executed */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 c000438:	e7fe      	b.n	c000438 <main+0x18>
	...

0c00043c <NonSecure_Init>:
  *         This function is responsible for Non-secure initialization and switch
  *         to non-secure state
  * @retval None
  */
static void NonSecure_Init(void)
{
 c00043c:	b590      	push	{r4, r7, lr}
 c00043e:	b083      	sub	sp, #12
 c000440:	af00      	add	r7, sp, #0
  funcptr_NS NonSecure_ResetHandler;

  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c000442:	4b1d      	ldr	r3, [pc, #116]	; (c0004b8 <NonSecure_Init+0x7c>)
 c000444:	4a1d      	ldr	r2, [pc, #116]	; (c0004bc <NonSecure_Init+0x80>)
 c000446:	609a      	str	r2, [r3, #8]

  /* Set non-secure main stack (MSP_NS) */
  __TZ_set_MSP_NS((*(uint32_t *)VTOR_TABLE_NS_START_ADDR));
 c000448:	4b1c      	ldr	r3, [pc, #112]	; (c0004bc <NonSecure_Init+0x80>)
 c00044a:	681b      	ldr	r3, [r3, #0]
 c00044c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c00044e:	683b      	ldr	r3, [r7, #0]
 c000450:	f383 8888 	msr	MSP_NS, r3
}
 c000454:	bf00      	nop

  /* Get non-secure reset handler */
  NonSecure_ResetHandler = (funcptr_NS)(*((uint32_t *)((VTOR_TABLE_NS_START_ADDR) + 4U)));
 c000456:	4b1a      	ldr	r3, [pc, #104]	; (c0004c0 <NonSecure_Init+0x84>)
 c000458:	681b      	ldr	r3, [r3, #0]
 c00045a:	607b      	str	r3, [r7, #4]

  /* Start non-secure state software application */
  NonSecure_ResetHandler();
 c00045c:	687b      	ldr	r3, [r7, #4]
 c00045e:	461c      	mov	r4, r3
 c000460:	0864      	lsrs	r4, r4, #1
 c000462:	0064      	lsls	r4, r4, #1
 c000464:	4620      	mov	r0, r4
 c000466:	4621      	mov	r1, r4
 c000468:	4622      	mov	r2, r4
 c00046a:	4623      	mov	r3, r4
 c00046c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000470:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000474:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000478:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c00047c:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000480:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000484:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c000488:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c00048c:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000490:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000494:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c000498:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c00049c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0004a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0004a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0004a8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0004ac:	f7ff fec2 	bl	c000234 <__gnu_cmse_nonsecure_call>
}
 c0004b0:	bf00      	nop
 c0004b2:	370c      	adds	r7, #12
 c0004b4:	46bd      	mov	sp, r7
 c0004b6:	bd90      	pop	{r4, r7, pc}
 c0004b8:	e002ed00 	.word	0xe002ed00
 c0004bc:	08040000 	.word	0x08040000
 c0004c0:	08040004 	.word	0x08040004

0c0004c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 c0004c4:	b480      	push	{r7}
 c0004c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 c0004c8:	b672      	cpsid	i
}
 c0004ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 c0004cc:	e7fe      	b.n	c0004cc <Error_Handler+0x8>
	...

0c0004d0 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
 c0004d0:	b480      	push	{r7}
 c0004d2:	b083      	sub	sp, #12
 c0004d4:	af00      	add	r7, sp, #0
 c0004d6:	4603      	mov	r3, r0
 c0004d8:	6039      	str	r1, [r7, #0]
 c0004da:	71fb      	strb	r3, [r7, #7]
  if(func != NULL)
 c0004dc:	683b      	ldr	r3, [r7, #0]
 c0004de:	2b00      	cmp	r3, #0
 c0004e0:	d00d      	beq.n	c0004fe <__acle_se_SECURE_RegisterCallback+0x2e>
  {
    switch(CallbackId)
 c0004e2:	79fb      	ldrb	r3, [r7, #7]
 c0004e4:	2b00      	cmp	r3, #0
 c0004e6:	d002      	beq.n	c0004ee <__acle_se_SECURE_RegisterCallback+0x1e>
 c0004e8:	2b01      	cmp	r3, #1
 c0004ea:	d004      	beq.n	c0004f6 <__acle_se_SECURE_RegisterCallback+0x26>
      case GTZC_ERROR_CB_ID:             /* GTZC Interrupt occurred */
        pSecureErrorCallback = func;
        break;
      default:
        /* unknown */
        break;
 c0004ec:	e008      	b.n	c000500 <__acle_se_SECURE_RegisterCallback+0x30>
        pSecureFaultCallback = func;
 c0004ee:	4a21      	ldr	r2, [pc, #132]	; (c000574 <__acle_se_SECURE_RegisterCallback+0xa4>)
 c0004f0:	683b      	ldr	r3, [r7, #0]
 c0004f2:	6013      	str	r3, [r2, #0]
        break;
 c0004f4:	e004      	b.n	c000500 <__acle_se_SECURE_RegisterCallback+0x30>
        pSecureErrorCallback = func;
 c0004f6:	4a20      	ldr	r2, [pc, #128]	; (c000578 <__acle_se_SECURE_RegisterCallback+0xa8>)
 c0004f8:	683b      	ldr	r3, [r7, #0]
 c0004fa:	6013      	str	r3, [r2, #0]
        break;
 c0004fc:	e000      	b.n	c000500 <__acle_se_SECURE_RegisterCallback+0x30>
    }
  }
 c0004fe:	bf00      	nop
}
 c000500:	bf00      	nop
 c000502:	370c      	adds	r7, #12
 c000504:	46bd      	mov	sp, r7
 c000506:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00050a:	4670      	mov	r0, lr
 c00050c:	4671      	mov	r1, lr
 c00050e:	4672      	mov	r2, lr
 c000510:	4673      	mov	r3, lr
 c000512:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000516:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c00051a:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00051e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000522:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000526:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c00052a:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00052e:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000532:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000536:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c00053a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00053e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000542:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000546:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c00054a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00054e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000552:	f38e 8c00 	msr	CPSR_fs, lr
 c000556:	b410      	push	{r4}
 c000558:	eef1 ca10 	vmrs	ip, fpscr
 c00055c:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000560:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c000564:	ea0c 0c04 	and.w	ip, ip, r4
 c000568:	eee1 ca10 	vmsr	fpscr, ip
 c00056c:	bc10      	pop	{r4}
 c00056e:	46f4      	mov	ip, lr
 c000570:	4774      	bxns	lr
 c000572:	bf00      	nop
 c000574:	30000028 	.word	0x30000028
 c000578:	3000002c 	.word	0x3000002c

0c00057c <__acle_se_trojan_s>:


#define MAX_SYMBOL 256
#define CONTENTION

__attribute__((optimize(0))) CMSE_NS_ENTRY void trojan_s(int input_symbol){
 c00057c:	b480      	push	{r7}
 c00057e:	b085      	sub	sp, #20
 c000580:	af00      	add	r7, sp, #0
 c000582:	6078      	str	r0, [r7, #4]
  // Trying to balance this code in terms of time as much as possible  
  for(int i=0;i < MAX_SYMBOL; i++){
 c000584:	2300      	movs	r3, #0
 c000586:	60fb      	str	r3, [r7, #12]
 c000588:	e070      	b.n	c00066c <__acle_se_trojan_s+0xf0>
    if(i < input_symbol){
 c00058a:	68fa      	ldr	r2, [r7, #12]
 c00058c:	687b      	ldr	r3, [r7, #4]
 c00058e:	429a      	cmp	r2, r3
 c000590:	da00      	bge.n	c000594 <__acle_se_trojan_s+0x18>
      #ifdef CONTENTION
        SETUP_CONTENTION();
 c000592:	4855      	ldr	r0, [pc, #340]	; (c0006e8 <__acle_se_trojan_s+0x16c>)
      #else
        SETUP_NO_CONTENTION();
      #endif
    }
    // With else it would be unbalanced in terms of LDRs
    if(i >= input_symbol){
 c000594:	68fa      	ldr	r2, [r7, #12]
 c000596:	687b      	ldr	r3, [r7, #4]
 c000598:	429a      	cmp	r2, r3
 c00059a:	db00      	blt.n	c00059e <__acle_se_trojan_s+0x22>
    	SETUP_NO_CONTENTION();
 c00059c:	4853      	ldr	r0, [pc, #332]	; (c0006ec <__acle_se_trojan_s+0x170>)
    }
    HUND_LDRS();
 c00059e:	6801      	ldr	r1, [r0, #0]
 c0005a0:	6801      	ldr	r1, [r0, #0]
 c0005a2:	6801      	ldr	r1, [r0, #0]
 c0005a4:	6801      	ldr	r1, [r0, #0]
 c0005a6:	6801      	ldr	r1, [r0, #0]
 c0005a8:	6801      	ldr	r1, [r0, #0]
 c0005aa:	6801      	ldr	r1, [r0, #0]
 c0005ac:	6801      	ldr	r1, [r0, #0]
 c0005ae:	6801      	ldr	r1, [r0, #0]
 c0005b0:	6801      	ldr	r1, [r0, #0]
 c0005b2:	6801      	ldr	r1, [r0, #0]
 c0005b4:	6801      	ldr	r1, [r0, #0]
 c0005b6:	6801      	ldr	r1, [r0, #0]
 c0005b8:	6801      	ldr	r1, [r0, #0]
 c0005ba:	6801      	ldr	r1, [r0, #0]
 c0005bc:	6801      	ldr	r1, [r0, #0]
 c0005be:	6801      	ldr	r1, [r0, #0]
 c0005c0:	6801      	ldr	r1, [r0, #0]
 c0005c2:	6801      	ldr	r1, [r0, #0]
 c0005c4:	6801      	ldr	r1, [r0, #0]
 c0005c6:	6801      	ldr	r1, [r0, #0]
 c0005c8:	6801      	ldr	r1, [r0, #0]
 c0005ca:	6801      	ldr	r1, [r0, #0]
 c0005cc:	6801      	ldr	r1, [r0, #0]
 c0005ce:	6801      	ldr	r1, [r0, #0]
 c0005d0:	6801      	ldr	r1, [r0, #0]
 c0005d2:	6801      	ldr	r1, [r0, #0]
 c0005d4:	6801      	ldr	r1, [r0, #0]
 c0005d6:	6801      	ldr	r1, [r0, #0]
 c0005d8:	6801      	ldr	r1, [r0, #0]
 c0005da:	6801      	ldr	r1, [r0, #0]
 c0005dc:	6801      	ldr	r1, [r0, #0]
 c0005de:	6801      	ldr	r1, [r0, #0]
 c0005e0:	6801      	ldr	r1, [r0, #0]
 c0005e2:	6801      	ldr	r1, [r0, #0]
 c0005e4:	6801      	ldr	r1, [r0, #0]
 c0005e6:	6801      	ldr	r1, [r0, #0]
 c0005e8:	6801      	ldr	r1, [r0, #0]
 c0005ea:	6801      	ldr	r1, [r0, #0]
 c0005ec:	6801      	ldr	r1, [r0, #0]
 c0005ee:	6801      	ldr	r1, [r0, #0]
 c0005f0:	6801      	ldr	r1, [r0, #0]
 c0005f2:	6801      	ldr	r1, [r0, #0]
 c0005f4:	6801      	ldr	r1, [r0, #0]
 c0005f6:	6801      	ldr	r1, [r0, #0]
 c0005f8:	6801      	ldr	r1, [r0, #0]
 c0005fa:	6801      	ldr	r1, [r0, #0]
 c0005fc:	6801      	ldr	r1, [r0, #0]
 c0005fe:	6801      	ldr	r1, [r0, #0]
 c000600:	6801      	ldr	r1, [r0, #0]
 c000602:	6801      	ldr	r1, [r0, #0]
 c000604:	6801      	ldr	r1, [r0, #0]
 c000606:	6801      	ldr	r1, [r0, #0]
 c000608:	6801      	ldr	r1, [r0, #0]
 c00060a:	6801      	ldr	r1, [r0, #0]
 c00060c:	6801      	ldr	r1, [r0, #0]
 c00060e:	6801      	ldr	r1, [r0, #0]
 c000610:	6801      	ldr	r1, [r0, #0]
 c000612:	6801      	ldr	r1, [r0, #0]
 c000614:	6801      	ldr	r1, [r0, #0]
 c000616:	6801      	ldr	r1, [r0, #0]
 c000618:	6801      	ldr	r1, [r0, #0]
 c00061a:	6801      	ldr	r1, [r0, #0]
 c00061c:	6801      	ldr	r1, [r0, #0]
 c00061e:	6801      	ldr	r1, [r0, #0]
 c000620:	6801      	ldr	r1, [r0, #0]
 c000622:	6801      	ldr	r1, [r0, #0]
 c000624:	6801      	ldr	r1, [r0, #0]
 c000626:	6801      	ldr	r1, [r0, #0]
 c000628:	6801      	ldr	r1, [r0, #0]
 c00062a:	6801      	ldr	r1, [r0, #0]
 c00062c:	6801      	ldr	r1, [r0, #0]
 c00062e:	6801      	ldr	r1, [r0, #0]
 c000630:	6801      	ldr	r1, [r0, #0]
 c000632:	6801      	ldr	r1, [r0, #0]
 c000634:	6801      	ldr	r1, [r0, #0]
 c000636:	6801      	ldr	r1, [r0, #0]
 c000638:	6801      	ldr	r1, [r0, #0]
 c00063a:	6801      	ldr	r1, [r0, #0]
 c00063c:	6801      	ldr	r1, [r0, #0]
 c00063e:	6801      	ldr	r1, [r0, #0]
 c000640:	6801      	ldr	r1, [r0, #0]
 c000642:	6801      	ldr	r1, [r0, #0]
 c000644:	6801      	ldr	r1, [r0, #0]
 c000646:	6801      	ldr	r1, [r0, #0]
 c000648:	6801      	ldr	r1, [r0, #0]
 c00064a:	6801      	ldr	r1, [r0, #0]
 c00064c:	6801      	ldr	r1, [r0, #0]
 c00064e:	6801      	ldr	r1, [r0, #0]
 c000650:	6801      	ldr	r1, [r0, #0]
 c000652:	6801      	ldr	r1, [r0, #0]
 c000654:	6801      	ldr	r1, [r0, #0]
 c000656:	6801      	ldr	r1, [r0, #0]
 c000658:	6801      	ldr	r1, [r0, #0]
 c00065a:	6801      	ldr	r1, [r0, #0]
 c00065c:	6801      	ldr	r1, [r0, #0]
 c00065e:	6801      	ldr	r1, [r0, #0]
 c000660:	6801      	ldr	r1, [r0, #0]
 c000662:	6801      	ldr	r1, [r0, #0]
 c000664:	6801      	ldr	r1, [r0, #0]
  for(int i=0;i < MAX_SYMBOL; i++){
 c000666:	68fb      	ldr	r3, [r7, #12]
 c000668:	3301      	adds	r3, #1
 c00066a:	60fb      	str	r3, [r7, #12]
 c00066c:	68fb      	ldr	r3, [r7, #12]
 c00066e:	2bff      	cmp	r3, #255	; 0xff
 c000670:	dd8b      	ble.n	c00058a <__acle_se_trojan_s+0xe>
  }
}
 c000672:	bf00      	nop
 c000674:	bf00      	nop
 c000676:	3714      	adds	r7, #20
 c000678:	46bd      	mov	sp, r7
 c00067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00067e:	4670      	mov	r0, lr
 c000680:	4671      	mov	r1, lr
 c000682:	4672      	mov	r2, lr
 c000684:	4673      	mov	r3, lr
 c000686:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c00068a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c00068e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000692:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000696:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c00069a:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c00069e:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0006a2:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0006a6:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0006aa:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0006ae:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0006b2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0006b6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0006ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0006be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0006c2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0006c6:	f38e 8c00 	msr	CPSR_fs, lr
 c0006ca:	b410      	push	{r4}
 c0006cc:	eef1 ca10 	vmrs	ip, fpscr
 c0006d0:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0006d4:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0006d8:	ea0c 0c04 	and.w	ip, ip, r4
 c0006dc:	eee1 ca10 	vmsr	fpscr, ip
 c0006e0:	bc10      	pop	{r4}
 c0006e2:	46f4      	mov	ip, lr
 c0006e4:	4774      	bxns	lr
 c0006e6:	0000      	.short	0x0000
 c0006e8:	30030000 	.word	0x30030000
 c0006ec:	30018000 	.word	0x30018000

0c0006f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c0006f0:	b580      	push	{r7, lr}
 c0006f2:	b084      	sub	sp, #16
 c0006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c0006f6:	4b2d      	ldr	r3, [pc, #180]	; (c0007ac <HAL_MspInit+0xbc>)
 c0006f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0006fa:	4a2c      	ldr	r2, [pc, #176]	; (c0007ac <HAL_MspInit+0xbc>)
 c0006fc:	f043 0301 	orr.w	r3, r3, #1
 c000700:	6613      	str	r3, [r2, #96]	; 0x60
 c000702:	4b2a      	ldr	r3, [pc, #168]	; (c0007ac <HAL_MspInit+0xbc>)
 c000704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c000706:	f003 0301 	and.w	r3, r3, #1
 c00070a:	60fb      	str	r3, [r7, #12]
 c00070c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 c00070e:	4b27      	ldr	r3, [pc, #156]	; (c0007ac <HAL_MspInit+0xbc>)
 c000710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c000712:	4a26      	ldr	r2, [pc, #152]	; (c0007ac <HAL_MspInit+0xbc>)
 c000714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c000718:	6593      	str	r3, [r2, #88]	; 0x58
 c00071a:	4b24      	ldr	r3, [pc, #144]	; (c0007ac <HAL_MspInit+0xbc>)
 c00071c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c00071e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c000722:	60bb      	str	r3, [r7, #8]
 c000724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c000726:	4b21      	ldr	r3, [pc, #132]	; (c0007ac <HAL_MspInit+0xbc>)
 c000728:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c00072a:	4a20      	ldr	r2, [pc, #128]	; (c0007ac <HAL_MspInit+0xbc>)
 c00072c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 c000730:	6493      	str	r3, [r2, #72]	; 0x48
 c000732:	4b1e      	ldr	r3, [pc, #120]	; (c0007ac <HAL_MspInit+0xbc>)
 c000734:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c000736:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c00073a:	607b      	str	r3, [r7, #4]
 c00073c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 c00073e:	f000 fd4d 	bl	c0011dc <HAL_PWREx_DisableUCPDDeadBattery>
  /** PWR Non-Privilege/Non-Secure Items Configurations
  */
  HAL_PWR_ConfigAttributes(PWR_WKUP1, PWR_NSEC |PWR_NPRIV);
 c000742:	f44f 7140 	mov.w	r1, #768	; 0x300
 c000746:	2001      	movs	r0, #1
 c000748:	f000 fcf2 	bl	c001130 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP2, PWR_NSEC |PWR_NPRIV);
 c00074c:	f44f 7140 	mov.w	r1, #768	; 0x300
 c000750:	2002      	movs	r0, #2
 c000752:	f000 fced 	bl	c001130 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP3, PWR_NSEC |PWR_NPRIV);
 c000756:	f44f 7140 	mov.w	r1, #768	; 0x300
 c00075a:	2004      	movs	r0, #4
 c00075c:	f000 fce8 	bl	c001130 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP4, PWR_NSEC |PWR_NPRIV);
 c000760:	f44f 7140 	mov.w	r1, #768	; 0x300
 c000764:	2008      	movs	r0, #8
 c000766:	f000 fce3 	bl	c001130 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP5, PWR_NSEC |PWR_NPRIV);
 c00076a:	f44f 7140 	mov.w	r1, #768	; 0x300
 c00076e:	2010      	movs	r0, #16
 c000770:	f000 fcde 	bl	c001130 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_VDM, PWR_NSEC |PWR_NPRIV);
 c000774:	f44f 7140 	mov.w	r1, #768	; 0x300
 c000778:	f44f 7000 	mov.w	r0, #512	; 0x200
 c00077c:	f000 fcd8 	bl	c001130 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_APC, PWR_NSEC |PWR_NPRIV);
 c000780:	f44f 7140 	mov.w	r1, #768	; 0x300
 c000784:	f44f 6000 	mov.w	r0, #2048	; 0x800
 c000788:	f000 fcd2 	bl	c001130 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_LPM, PWR_NSEC |PWR_NPRIV);
 c00078c:	f44f 7140 	mov.w	r1, #768	; 0x300
 c000790:	f44f 7080 	mov.w	r0, #256	; 0x100
 c000794:	f000 fccc 	bl	c001130 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_VB, PWR_NSEC |PWR_NPRIV);
 c000798:	f44f 7140 	mov.w	r1, #768	; 0x300
 c00079c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 c0007a0:	f000 fcc6 	bl	c001130 <HAL_PWR_ConfigAttributes>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c0007a4:	bf00      	nop
 c0007a6:	3710      	adds	r7, #16
 c0007a8:	46bd      	mov	sp, r7
 c0007aa:	bd80      	pop	{r7, pc}
 c0007ac:	50021000 	.word	0x50021000

0c0007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 c0007b0:	b480      	push	{r7}
 c0007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 c0007b4:	e7fe      	b.n	c0007b4 <NMI_Handler+0x4>

0c0007b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 c0007b6:	b480      	push	{r7}
 c0007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c0007ba:	e7fe      	b.n	c0007ba <HardFault_Handler+0x4>

0c0007bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 c0007bc:	b480      	push	{r7}
 c0007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c0007c0:	e7fe      	b.n	c0007c0 <MemManage_Handler+0x4>

0c0007c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 c0007c2:	b480      	push	{r7}
 c0007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c0007c6:	e7fe      	b.n	c0007c6 <BusFault_Handler+0x4>

0c0007c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 c0007c8:	b480      	push	{r7}
 c0007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c0007cc:	e7fe      	b.n	c0007cc <UsageFault_Handler+0x4>

0c0007ce <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
 c0007ce:	b480      	push	{r7}
 c0007d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
 c0007d2:	e7fe      	b.n	c0007d2 <SecureFault_Handler+0x4>

0c0007d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 c0007d4:	b480      	push	{r7}
 c0007d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c0007d8:	bf00      	nop
 c0007da:	46bd      	mov	sp, r7
 c0007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0007e0:	4770      	bx	lr

0c0007e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 c0007e2:	b480      	push	{r7}
 c0007e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 c0007e6:	bf00      	nop
 c0007e8:	46bd      	mov	sp, r7
 c0007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0007ee:	4770      	bx	lr

0c0007f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 c0007f0:	b480      	push	{r7}
 c0007f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 c0007f4:	bf00      	nop
 c0007f6:	46bd      	mov	sp, r7
 c0007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0007fc:	4770      	bx	lr

0c0007fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 c0007fe:	b580      	push	{r7, lr}
 c000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c000802:	f000 fa09 	bl	c000c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 c000806:	bf00      	nop
 c000808:	bd80      	pop	{r7, pc}
	...

0c00080c <TZ_SAU_Setup>:
  \brief   Setup a SAU Region
  \details Writes the region information contained in SAU_Region to the
           registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
__STATIC_INLINE void TZ_SAU_Setup (void)
{
 c00080c:	b480      	push	{r7}
 c00080e:	af00      	add	r7, sp, #0

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c000810:	4b30      	ldr	r3, [pc, #192]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000812:	2200      	movs	r2, #0
 c000814:	609a      	str	r2, [r3, #8]
 c000816:	4b2f      	ldr	r3, [pc, #188]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000818:	4a2f      	ldr	r2, [pc, #188]	; (c0008d8 <TZ_SAU_Setup+0xcc>)
 c00081a:	60da      	str	r2, [r3, #12]
 c00081c:	4b2d      	ldr	r3, [pc, #180]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c00081e:	4a2f      	ldr	r2, [pc, #188]	; (c0008dc <TZ_SAU_Setup+0xd0>)
 c000820:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c000822:	4b2c      	ldr	r3, [pc, #176]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000824:	2201      	movs	r2, #1
 c000826:	609a      	str	r2, [r3, #8]
 c000828:	4b2a      	ldr	r3, [pc, #168]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c00082a:	4a2d      	ldr	r2, [pc, #180]	; (c0008e0 <TZ_SAU_Setup+0xd4>)
 c00082c:	60da      	str	r2, [r3, #12]
 c00082e:	4b29      	ldr	r3, [pc, #164]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000830:	4a2c      	ldr	r2, [pc, #176]	; (c0008e4 <TZ_SAU_Setup+0xd8>)
 c000832:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c000834:	4b27      	ldr	r3, [pc, #156]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000836:	2202      	movs	r2, #2
 c000838:	609a      	str	r2, [r3, #8]
 c00083a:	4b26      	ldr	r3, [pc, #152]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c00083c:	4a2a      	ldr	r2, [pc, #168]	; (c0008e8 <TZ_SAU_Setup+0xdc>)
 c00083e:	60da      	str	r2, [r3, #12]
 c000840:	4b24      	ldr	r3, [pc, #144]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000842:	4a2a      	ldr	r2, [pc, #168]	; (c0008ec <TZ_SAU_Setup+0xe0>)
 c000844:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
 c000846:	4b23      	ldr	r3, [pc, #140]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000848:	2203      	movs	r2, #3
 c00084a:	609a      	str	r2, [r3, #8]
 c00084c:	4b21      	ldr	r3, [pc, #132]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c00084e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 c000852:	60da      	str	r2, [r3, #12]
 c000854:	4b1f      	ldr	r3, [pc, #124]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000856:	4a26      	ldr	r2, [pc, #152]	; (c0008f0 <TZ_SAU_Setup+0xe4>)
 c000858:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c00085a:	4b1e      	ldr	r3, [pc, #120]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c00085c:	2204      	movs	r2, #4
 c00085e:	609a      	str	r2, [r3, #8]
 c000860:	4b1c      	ldr	r3, [pc, #112]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000862:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 c000866:	60da      	str	r2, [r3, #12]
 c000868:	4b1a      	ldr	r3, [pc, #104]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c00086a:	4a22      	ldr	r2, [pc, #136]	; (c0008f4 <TZ_SAU_Setup+0xe8>)
 c00086c:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c00086e:	4b19      	ldr	r3, [pc, #100]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000870:	2205      	movs	r2, #5
 c000872:	609a      	str	r2, [r3, #8]
 c000874:	4b17      	ldr	r3, [pc, #92]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000876:	4a20      	ldr	r2, [pc, #128]	; (c0008f8 <TZ_SAU_Setup+0xec>)
 c000878:	60da      	str	r2, [r3, #12]
 c00087a:	4b16      	ldr	r3, [pc, #88]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c00087c:	4a1f      	ldr	r2, [pc, #124]	; (c0008fc <TZ_SAU_Setup+0xf0>)
 c00087e:	611a      	str	r2, [r3, #16]
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c000880:	4b14      	ldr	r3, [pc, #80]	; (c0008d4 <TZ_SAU_Setup+0xc8>)
 c000882:	2201      	movs	r2, #1
 c000884:	601a      	str	r2, [r3, #0]
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c000886:	4b1e      	ldr	r3, [pc, #120]	; (c000900 <TZ_SAU_Setup+0xf4>)
 c000888:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c00088c:	4a1c      	ldr	r2, [pc, #112]	; (c000900 <TZ_SAU_Setup+0xf4>)
 c00088e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 c000892:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c000896:	4b1b      	ldr	r3, [pc, #108]	; (c000904 <TZ_SAU_Setup+0xf8>)
 c000898:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c00089a:	f023 53e0 	bic.w	r3, r3, #469762048	; 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c00089e:	4a19      	ldr	r2, [pc, #100]	; (c000904 <TZ_SAU_Setup+0xf8>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c0008a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c0008a4:	6053      	str	r3, [r2, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c0008a6:	4b18      	ldr	r3, [pc, #96]	; (c000908 <TZ_SAU_Setup+0xfc>)
 c0008a8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 c0008ac:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c0008b0:	4b15      	ldr	r3, [pc, #84]	; (c000908 <TZ_SAU_Setup+0xfc>)
 c0008b2:	2200      	movs	r2, #0
 c0008b4:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c0008b8:	4b13      	ldr	r3, [pc, #76]	; (c000908 <TZ_SAU_Setup+0xfc>)
 c0008ba:	2200      	movs	r2, #0
 c0008bc:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c0008c0:	4b11      	ldr	r3, [pc, #68]	; (c000908 <TZ_SAU_Setup+0xfc>)
 c0008c2:	2200      	movs	r2, #0
 c0008c4:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  #endif

}
 c0008c8:	bf00      	nop
 c0008ca:	46bd      	mov	sp, r7
 c0008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0008d0:	4770      	bx	lr
 c0008d2:	bf00      	nop
 c0008d4:	e000edd0 	.word	0xe000edd0
 c0008d8:	0c03e000 	.word	0x0c03e000
 c0008dc:	0c03ffe3 	.word	0x0c03ffe3
 c0008e0:	08040000 	.word	0x08040000
 c0008e4:	0807ffe1 	.word	0x0807ffe1
 c0008e8:	20018000 	.word	0x20018000
 c0008ec:	2003ffe1 	.word	0x2003ffe1
 c0008f0:	4fffffe1 	.word	0x4fffffe1
 c0008f4:	9fffffe1 	.word	0x9fffffe1
 c0008f8:	0bf90000 	.word	0x0bf90000
 c0008fc:	0bfa8fe1 	.word	0x0bfa8fe1
 c000900:	e000ed00 	.word	0xe000ed00
 c000904:	e000ef30 	.word	0xe000ef30
 c000908:	e000e100 	.word	0xe000e100

0c00090c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c00090c:	b580      	push	{r7, lr}
 c00090e:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
  TZ_SAU_Setup();
 c000910:	f7ff ff7c 	bl	c00080c <TZ_SAU_Setup>
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c000914:	4b08      	ldr	r3, [pc, #32]	; (c000938 <SystemInit+0x2c>)
 c000916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00091a:	4a07      	ldr	r2, [pc, #28]	; (c000938 <SystemInit+0x2c>)
 c00091c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c000920:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c000924:	4b05      	ldr	r3, [pc, #20]	; (c00093c <SystemInit+0x30>)
 c000926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00092a:	4a04      	ldr	r2, [pc, #16]	; (c00093c <SystemInit+0x30>)
 c00092c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c000930:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 c000934:	bf00      	nop
 c000936:	bd80      	pop	{r7, pc}
 c000938:	e000ed00 	.word	0xe000ed00
 c00093c:	e002ed00 	.word	0xe002ed00

0c000940 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 c000940:	b480      	push	{r7}
 c000942:	b087      	sub	sp, #28
 c000944:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c000946:	4b4f      	ldr	r3, [pc, #316]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c000948:	681b      	ldr	r3, [r3, #0]
 c00094a:	f003 0308 	and.w	r3, r3, #8
 c00094e:	2b00      	cmp	r3, #0
 c000950:	d107      	bne.n	c000962 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c000952:	4b4c      	ldr	r3, [pc, #304]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c000954:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c000958:	0a1b      	lsrs	r3, r3, #8
 c00095a:	f003 030f 	and.w	r3, r3, #15
 c00095e:	617b      	str	r3, [r7, #20]
 c000960:	e005      	b.n	c00096e <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c000962:	4b48      	ldr	r3, [pc, #288]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c000964:	681b      	ldr	r3, [r3, #0]
 c000966:	091b      	lsrs	r3, r3, #4
 c000968:	f003 030f 	and.w	r3, r3, #15
 c00096c:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c00096e:	4a46      	ldr	r2, [pc, #280]	; (c000a88 <SystemCoreClockUpdate+0x148>)
 c000970:	697b      	ldr	r3, [r7, #20]
 c000972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c000976:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c000978:	4b42      	ldr	r3, [pc, #264]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c00097a:	689b      	ldr	r3, [r3, #8]
 c00097c:	f003 030c 	and.w	r3, r3, #12
 c000980:	2b0c      	cmp	r3, #12
 c000982:	d866      	bhi.n	c000a52 <SystemCoreClockUpdate+0x112>
 c000984:	a201      	add	r2, pc, #4	; (adr r2, c00098c <SystemCoreClockUpdate+0x4c>)
 c000986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c00098a:	bf00      	nop
 c00098c:	0c0009c1 	.word	0x0c0009c1
 c000990:	0c000a53 	.word	0x0c000a53
 c000994:	0c000a53 	.word	0x0c000a53
 c000998:	0c000a53 	.word	0x0c000a53
 c00099c:	0c0009c9 	.word	0x0c0009c9
 c0009a0:	0c000a53 	.word	0x0c000a53
 c0009a4:	0c000a53 	.word	0x0c000a53
 c0009a8:	0c000a53 	.word	0x0c000a53
 c0009ac:	0c0009d1 	.word	0x0c0009d1
 c0009b0:	0c000a53 	.word	0x0c000a53
 c0009b4:	0c000a53 	.word	0x0c000a53
 c0009b8:	0c000a53 	.word	0x0c000a53
 c0009bc:	0c0009d9 	.word	0x0c0009d9
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 c0009c0:	4a32      	ldr	r2, [pc, #200]	; (c000a8c <SystemCoreClockUpdate+0x14c>)
 c0009c2:	697b      	ldr	r3, [r7, #20]
 c0009c4:	6013      	str	r3, [r2, #0]
      break;
 c0009c6:	e048      	b.n	c000a5a <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 c0009c8:	4b30      	ldr	r3, [pc, #192]	; (c000a8c <SystemCoreClockUpdate+0x14c>)
 c0009ca:	4a31      	ldr	r2, [pc, #196]	; (c000a90 <SystemCoreClockUpdate+0x150>)
 c0009cc:	601a      	str	r2, [r3, #0]
      break;
 c0009ce:	e044      	b.n	c000a5a <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 c0009d0:	4b2e      	ldr	r3, [pc, #184]	; (c000a8c <SystemCoreClockUpdate+0x14c>)
 c0009d2:	4a2f      	ldr	r2, [pc, #188]	; (c000a90 <SystemCoreClockUpdate+0x150>)
 c0009d4:	601a      	str	r2, [r3, #0]
      break;
 c0009d6:	e040      	b.n	c000a5a <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0009d8:	4b2a      	ldr	r3, [pc, #168]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c0009da:	68db      	ldr	r3, [r3, #12]
 c0009dc:	f003 0303 	and.w	r3, r3, #3
 c0009e0:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c0009e2:	4b28      	ldr	r3, [pc, #160]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c0009e4:	68db      	ldr	r3, [r3, #12]
 c0009e6:	091b      	lsrs	r3, r3, #4
 c0009e8:	f003 030f 	and.w	r3, r3, #15
 c0009ec:	3301      	adds	r3, #1
 c0009ee:	60bb      	str	r3, [r7, #8]
 c0009f0:	68fb      	ldr	r3, [r7, #12]
 c0009f2:	2b02      	cmp	r3, #2
 c0009f4:	d003      	beq.n	c0009fe <SystemCoreClockUpdate+0xbe>
 c0009f6:	68fb      	ldr	r3, [r7, #12]
 c0009f8:	2b03      	cmp	r3, #3
 c0009fa:	d006      	beq.n	c000a0a <SystemCoreClockUpdate+0xca>
 c0009fc:	e00b      	b.n	c000a16 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 c0009fe:	4a24      	ldr	r2, [pc, #144]	; (c000a90 <SystemCoreClockUpdate+0x150>)
 c000a00:	68bb      	ldr	r3, [r7, #8]
 c000a02:	fbb2 f3f3 	udiv	r3, r2, r3
 c000a06:	613b      	str	r3, [r7, #16]
          break;
 c000a08:	e00b      	b.n	c000a22 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 c000a0a:	4a21      	ldr	r2, [pc, #132]	; (c000a90 <SystemCoreClockUpdate+0x150>)
 c000a0c:	68bb      	ldr	r3, [r7, #8]
 c000a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 c000a12:	613b      	str	r3, [r7, #16]
          break;
 c000a14:	e005      	b.n	c000a22 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 c000a16:	697a      	ldr	r2, [r7, #20]
 c000a18:	68bb      	ldr	r3, [r7, #8]
 c000a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 c000a1e:	613b      	str	r3, [r7, #16]
          break;
 c000a20:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c000a22:	4b18      	ldr	r3, [pc, #96]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c000a24:	68db      	ldr	r3, [r3, #12]
 c000a26:	0a1b      	lsrs	r3, r3, #8
 c000a28:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 c000a2c:	693b      	ldr	r3, [r7, #16]
 c000a2e:	fb02 f303 	mul.w	r3, r2, r3
 c000a32:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c000a34:	4b13      	ldr	r3, [pc, #76]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c000a36:	68db      	ldr	r3, [r3, #12]
 c000a38:	0e5b      	lsrs	r3, r3, #25
 c000a3a:	f003 0303 	and.w	r3, r3, #3
 c000a3e:	3301      	adds	r3, #1
 c000a40:	005b      	lsls	r3, r3, #1
 c000a42:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 c000a44:	693a      	ldr	r2, [r7, #16]
 c000a46:	687b      	ldr	r3, [r7, #4]
 c000a48:	fbb2 f3f3 	udiv	r3, r2, r3
 c000a4c:	4a0f      	ldr	r2, [pc, #60]	; (c000a8c <SystemCoreClockUpdate+0x14c>)
 c000a4e:	6013      	str	r3, [r2, #0]
      break;
 c000a50:	e003      	b.n	c000a5a <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 c000a52:	4a0e      	ldr	r2, [pc, #56]	; (c000a8c <SystemCoreClockUpdate+0x14c>)
 c000a54:	697b      	ldr	r3, [r7, #20]
 c000a56:	6013      	str	r3, [r2, #0]
      break;
 c000a58:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c000a5a:	4b0a      	ldr	r3, [pc, #40]	; (c000a84 <SystemCoreClockUpdate+0x144>)
 c000a5c:	689b      	ldr	r3, [r3, #8]
 c000a5e:	091b      	lsrs	r3, r3, #4
 c000a60:	f003 030f 	and.w	r3, r3, #15
 c000a64:	4a0b      	ldr	r2, [pc, #44]	; (c000a94 <SystemCoreClockUpdate+0x154>)
 c000a66:	5cd3      	ldrb	r3, [r2, r3]
 c000a68:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c000a6a:	4b08      	ldr	r3, [pc, #32]	; (c000a8c <SystemCoreClockUpdate+0x14c>)
 c000a6c:	681a      	ldr	r2, [r3, #0]
 c000a6e:	683b      	ldr	r3, [r7, #0]
 c000a70:	fa22 f303 	lsr.w	r3, r2, r3
 c000a74:	4a05      	ldr	r2, [pc, #20]	; (c000a8c <SystemCoreClockUpdate+0x14c>)
 c000a76:	6013      	str	r3, [r2, #0]
}
 c000a78:	bf00      	nop
 c000a7a:	371c      	adds	r7, #28
 c000a7c:	46bd      	mov	sp, r7
 c000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000a82:	4770      	bx	lr
 c000a84:	50021000 	.word	0x50021000
 c000a88:	0c00127c 	.word	0x0c00127c
 c000a8c:	30000000 	.word	0x30000000
 c000a90:	00f42400 	.word	0x00f42400
 c000a94:	0c00126c 	.word	0x0c00126c

0c000a98 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c000a98:	b580      	push	{r7, lr}
 c000a9a:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
 c000a9c:	f7ff ff50 	bl	c000940 <SystemCoreClockUpdate>
  
  return SystemCoreClock;
 c000aa0:	4b1c      	ldr	r3, [pc, #112]	; (c000b14 <__acle_se_SECURE_SystemCoreClockUpdate+0x7c>)
 c000aa2:	681b      	ldr	r3, [r3, #0]
}
 c000aa4:	4618      	mov	r0, r3
 c000aa6:	46bd      	mov	sp, r7
 c000aa8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c000aac:	4671      	mov	r1, lr
 c000aae:	4672      	mov	r2, lr
 c000ab0:	4673      	mov	r3, lr
 c000ab2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000ab6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000aba:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000abe:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000ac2:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000ac6:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000aca:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c000ace:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000ad2:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000ad6:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000ada:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c000ade:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000ae2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000ae6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000aea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c000aee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000af2:	f38e 8c00 	msr	CPSR_fs, lr
 c000af6:	b410      	push	{r4}
 c000af8:	eef1 ca10 	vmrs	ip, fpscr
 c000afc:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000b00:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c000b04:	ea0c 0c04 	and.w	ip, ip, r4
 c000b08:	eee1 ca10 	vmsr	fpscr, ip
 c000b0c:	bc10      	pop	{r4}
 c000b0e:	46f4      	mov	ip, lr
 c000b10:	4774      	bxns	lr
 c000b12:	bf00      	nop
 c000b14:	30000000 	.word	0x30000000

0c000b18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 c000b18:	f8df d034 	ldr.w	sp, [pc, #52]	; c000b50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 c000b1c:	f7ff fef6 	bl	c00090c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c000b20:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c000b22:	e003      	b.n	c000b2c <LoopCopyDataInit>

0c000b24 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c000b24:	4b0b      	ldr	r3, [pc, #44]	; (c000b54 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c000b26:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c000b28:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c000b2a:	3104      	adds	r1, #4

0c000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c000b2c:	480a      	ldr	r0, [pc, #40]	; (c000b58 <LoopForever+0xa>)
	ldr	r3, =_edata
 c000b2e:	4b0b      	ldr	r3, [pc, #44]	; (c000b5c <LoopForever+0xe>)
	adds	r2, r0, r1
 c000b30:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c000b32:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c000b34:	d3f6      	bcc.n	c000b24 <CopyDataInit>
	ldr	r2, =_sbss
 c000b36:	4a0a      	ldr	r2, [pc, #40]	; (c000b60 <LoopForever+0x12>)
	b	LoopFillZerobss
 c000b38:	e002      	b.n	c000b40 <LoopFillZerobss>

0c000b3a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c000b3a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c000b3c:	f842 3b04 	str.w	r3, [r2], #4

0c000b40 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c000b40:	4b08      	ldr	r3, [pc, #32]	; (c000b64 <LoopForever+0x16>)
	cmp	r2, r3
 c000b42:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c000b44:	d3f9      	bcc.n	c000b3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 c000b46:	f000 fb59 	bl	c0011fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c000b4a:	f7ff fc69 	bl	c000420 <main>

0c000b4e <LoopForever>:

LoopForever:
    b LoopForever
 c000b4e:	e7fe      	b.n	c000b4e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c000b50:	30018000 	.word	0x30018000
	ldr	r3, =_sidata
 c000b54:	0c0012c4 	.word	0x0c0012c4
	ldr	r0, =_sdata
 c000b58:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c000b5c:	3000000c 	.word	0x3000000c
	ldr	r2, =_sbss
 c000b60:	3000000c 	.word	0x3000000c
	ldr	r3, = _ebss
 c000b64:	30000034 	.word	0x30000034

0c000b68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c000b68:	e7fe      	b.n	c000b68 <ADC1_2_IRQHandler>

0c000b6a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 c000b6a:	b580      	push	{r7, lr}
 c000b6c:	b082      	sub	sp, #8
 c000b6e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 c000b70:	2300      	movs	r3, #0
 c000b72:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c000b74:	2004      	movs	r0, #4
 c000b76:	f000 f915 	bl	c000da4 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 c000b7a:	f7ff fee1 	bl	c000940 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c000b7e:	2007      	movs	r0, #7
 c000b80:	f000 f80e 	bl	c000ba0 <HAL_InitTick>
 c000b84:	4603      	mov	r3, r0
 c000b86:	2b00      	cmp	r3, #0
 c000b88:	d002      	beq.n	c000b90 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 c000b8a:	2301      	movs	r3, #1
 c000b8c:	71fb      	strb	r3, [r7, #7]
 c000b8e:	e001      	b.n	c000b94 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 c000b90:	f7ff fdae 	bl	c0006f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 c000b94:	79fb      	ldrb	r3, [r7, #7]
}
 c000b96:	4618      	mov	r0, r3
 c000b98:	3708      	adds	r7, #8
 c000b9a:	46bd      	mov	sp, r7
 c000b9c:	bd80      	pop	{r7, pc}
	...

0c000ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c000ba0:	b580      	push	{r7, lr}
 c000ba2:	b084      	sub	sp, #16
 c000ba4:	af00      	add	r7, sp, #0
 c000ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 c000ba8:	2300      	movs	r3, #0
 c000baa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c000bac:	4b17      	ldr	r3, [pc, #92]	; (c000c0c <HAL_InitTick+0x6c>)
 c000bae:	781b      	ldrb	r3, [r3, #0]
 c000bb0:	2b00      	cmp	r3, #0
 c000bb2:	d023      	beq.n	c000bfc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c000bb4:	4b16      	ldr	r3, [pc, #88]	; (c000c10 <HAL_InitTick+0x70>)
 c000bb6:	681a      	ldr	r2, [r3, #0]
 c000bb8:	4b14      	ldr	r3, [pc, #80]	; (c000c0c <HAL_InitTick+0x6c>)
 c000bba:	781b      	ldrb	r3, [r3, #0]
 c000bbc:	4619      	mov	r1, r3
 c000bbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 c000bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 c000bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 c000bca:	4618      	mov	r0, r3
 c000bcc:	f000 f90f 	bl	c000dee <HAL_SYSTICK_Config>
 c000bd0:	4603      	mov	r3, r0
 c000bd2:	2b00      	cmp	r3, #0
 c000bd4:	d10f      	bne.n	c000bf6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c000bd6:	687b      	ldr	r3, [r7, #4]
 c000bd8:	2b07      	cmp	r3, #7
 c000bda:	d809      	bhi.n	c000bf0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c000bdc:	2200      	movs	r2, #0
 c000bde:	6879      	ldr	r1, [r7, #4]
 c000be0:	f04f 30ff 	mov.w	r0, #4294967295
 c000be4:	f000 f8e9 	bl	c000dba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c000be8:	4a0a      	ldr	r2, [pc, #40]	; (c000c14 <HAL_InitTick+0x74>)
 c000bea:	687b      	ldr	r3, [r7, #4]
 c000bec:	6013      	str	r3, [r2, #0]
 c000bee:	e007      	b.n	c000c00 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 c000bf0:	2301      	movs	r3, #1
 c000bf2:	73fb      	strb	r3, [r7, #15]
 c000bf4:	e004      	b.n	c000c00 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 c000bf6:	2301      	movs	r3, #1
 c000bf8:	73fb      	strb	r3, [r7, #15]
 c000bfa:	e001      	b.n	c000c00 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 c000bfc:	2301      	movs	r3, #1
 c000bfe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 c000c00:	7bfb      	ldrb	r3, [r7, #15]
}
 c000c02:	4618      	mov	r0, r3
 c000c04:	3710      	adds	r7, #16
 c000c06:	46bd      	mov	sp, r7
 c000c08:	bd80      	pop	{r7, pc}
 c000c0a:	bf00      	nop
 c000c0c:	30000008 	.word	0x30000008
 c000c10:	30000000 	.word	0x30000000
 c000c14:	30000004 	.word	0x30000004

0c000c18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 c000c18:	b480      	push	{r7}
 c000c1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 c000c1c:	4b06      	ldr	r3, [pc, #24]	; (c000c38 <HAL_IncTick+0x20>)
 c000c1e:	781b      	ldrb	r3, [r3, #0]
 c000c20:	461a      	mov	r2, r3
 c000c22:	4b06      	ldr	r3, [pc, #24]	; (c000c3c <HAL_IncTick+0x24>)
 c000c24:	681b      	ldr	r3, [r3, #0]
 c000c26:	4413      	add	r3, r2
 c000c28:	4a04      	ldr	r2, [pc, #16]	; (c000c3c <HAL_IncTick+0x24>)
 c000c2a:	6013      	str	r3, [r2, #0]
}
 c000c2c:	bf00      	nop
 c000c2e:	46bd      	mov	sp, r7
 c000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000c34:	4770      	bx	lr
 c000c36:	bf00      	nop
 c000c38:	30000008 	.word	0x30000008
 c000c3c:	30000030 	.word	0x30000030

0c000c40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c000c40:	b480      	push	{r7}
 c000c42:	b085      	sub	sp, #20
 c000c44:	af00      	add	r7, sp, #0
 c000c46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 c000c48:	687b      	ldr	r3, [r7, #4]
 c000c4a:	f003 0307 	and.w	r3, r3, #7
 c000c4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c000c50:	4b0c      	ldr	r3, [pc, #48]	; (c000c84 <__NVIC_SetPriorityGrouping+0x44>)
 c000c52:	68db      	ldr	r3, [r3, #12]
 c000c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c000c56:	68ba      	ldr	r2, [r7, #8]
 c000c58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 c000c5c:	4013      	ands	r3, r2
 c000c5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c000c60:	68fb      	ldr	r3, [r7, #12]
 c000c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c000c64:	68bb      	ldr	r3, [r7, #8]
 c000c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c000c68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 c000c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c000c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 c000c72:	4a04      	ldr	r2, [pc, #16]	; (c000c84 <__NVIC_SetPriorityGrouping+0x44>)
 c000c74:	68bb      	ldr	r3, [r7, #8]
 c000c76:	60d3      	str	r3, [r2, #12]
}
 c000c78:	bf00      	nop
 c000c7a:	3714      	adds	r7, #20
 c000c7c:	46bd      	mov	sp, r7
 c000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000c82:	4770      	bx	lr
 c000c84:	e000ed00 	.word	0xe000ed00

0c000c88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 c000c88:	b480      	push	{r7}
 c000c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c000c8c:	4b04      	ldr	r3, [pc, #16]	; (c000ca0 <__NVIC_GetPriorityGrouping+0x18>)
 c000c8e:	68db      	ldr	r3, [r3, #12]
 c000c90:	0a1b      	lsrs	r3, r3, #8
 c000c92:	f003 0307 	and.w	r3, r3, #7
}
 c000c96:	4618      	mov	r0, r3
 c000c98:	46bd      	mov	sp, r7
 c000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000c9e:	4770      	bx	lr
 c000ca0:	e000ed00 	.word	0xe000ed00

0c000ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 c000ca4:	b480      	push	{r7}
 c000ca6:	b083      	sub	sp, #12
 c000ca8:	af00      	add	r7, sp, #0
 c000caa:	4603      	mov	r3, r0
 c000cac:	6039      	str	r1, [r7, #0]
 c000cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c000cb4:	2b00      	cmp	r3, #0
 c000cb6:	db0a      	blt.n	c000cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cb8:	683b      	ldr	r3, [r7, #0]
 c000cba:	b2da      	uxtb	r2, r3
 c000cbc:	490c      	ldr	r1, [pc, #48]	; (c000cf0 <__NVIC_SetPriority+0x4c>)
 c000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c000cc2:	0152      	lsls	r2, r2, #5
 c000cc4:	b2d2      	uxtb	r2, r2
 c000cc6:	440b      	add	r3, r1
 c000cc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 c000ccc:	e00a      	b.n	c000ce4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c000cce:	683b      	ldr	r3, [r7, #0]
 c000cd0:	b2da      	uxtb	r2, r3
 c000cd2:	4908      	ldr	r1, [pc, #32]	; (c000cf4 <__NVIC_SetPriority+0x50>)
 c000cd4:	79fb      	ldrb	r3, [r7, #7]
 c000cd6:	f003 030f 	and.w	r3, r3, #15
 c000cda:	3b04      	subs	r3, #4
 c000cdc:	0152      	lsls	r2, r2, #5
 c000cde:	b2d2      	uxtb	r2, r2
 c000ce0:	440b      	add	r3, r1
 c000ce2:	761a      	strb	r2, [r3, #24]
}
 c000ce4:	bf00      	nop
 c000ce6:	370c      	adds	r7, #12
 c000ce8:	46bd      	mov	sp, r7
 c000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000cee:	4770      	bx	lr
 c000cf0:	e000e100 	.word	0xe000e100
 c000cf4:	e000ed00 	.word	0xe000ed00

0c000cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c000cf8:	b480      	push	{r7}
 c000cfa:	b089      	sub	sp, #36	; 0x24
 c000cfc:	af00      	add	r7, sp, #0
 c000cfe:	60f8      	str	r0, [r7, #12]
 c000d00:	60b9      	str	r1, [r7, #8]
 c000d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c000d04:	68fb      	ldr	r3, [r7, #12]
 c000d06:	f003 0307 	and.w	r3, r3, #7
 c000d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c000d0c:	69fb      	ldr	r3, [r7, #28]
 c000d0e:	f1c3 0307 	rsb	r3, r3, #7
 c000d12:	2b03      	cmp	r3, #3
 c000d14:	bf28      	it	cs
 c000d16:	2303      	movcs	r3, #3
 c000d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c000d1a:	69fb      	ldr	r3, [r7, #28]
 c000d1c:	3303      	adds	r3, #3
 c000d1e:	2b06      	cmp	r3, #6
 c000d20:	d902      	bls.n	c000d28 <NVIC_EncodePriority+0x30>
 c000d22:	69fb      	ldr	r3, [r7, #28]
 c000d24:	3b04      	subs	r3, #4
 c000d26:	e000      	b.n	c000d2a <NVIC_EncodePriority+0x32>
 c000d28:	2300      	movs	r3, #0
 c000d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c000d2c:	f04f 32ff 	mov.w	r2, #4294967295
 c000d30:	69bb      	ldr	r3, [r7, #24]
 c000d32:	fa02 f303 	lsl.w	r3, r2, r3
 c000d36:	43da      	mvns	r2, r3
 c000d38:	68bb      	ldr	r3, [r7, #8]
 c000d3a:	401a      	ands	r2, r3
 c000d3c:	697b      	ldr	r3, [r7, #20]
 c000d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c000d40:	f04f 31ff 	mov.w	r1, #4294967295
 c000d44:	697b      	ldr	r3, [r7, #20]
 c000d46:	fa01 f303 	lsl.w	r3, r1, r3
 c000d4a:	43d9      	mvns	r1, r3
 c000d4c:	687b      	ldr	r3, [r7, #4]
 c000d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c000d50:	4313      	orrs	r3, r2
         );
}
 c000d52:	4618      	mov	r0, r3
 c000d54:	3724      	adds	r7, #36	; 0x24
 c000d56:	46bd      	mov	sp, r7
 c000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000d5c:	4770      	bx	lr
	...

0c000d60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 c000d60:	b580      	push	{r7, lr}
 c000d62:	b082      	sub	sp, #8
 c000d64:	af00      	add	r7, sp, #0
 c000d66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c000d68:	687b      	ldr	r3, [r7, #4]
 c000d6a:	3b01      	subs	r3, #1
 c000d6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c000d70:	d301      	bcc.n	c000d76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 c000d72:	2301      	movs	r3, #1
 c000d74:	e00f      	b.n	c000d96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c000d76:	4a0a      	ldr	r2, [pc, #40]	; (c000da0 <SysTick_Config+0x40>)
 c000d78:	687b      	ldr	r3, [r7, #4]
 c000d7a:	3b01      	subs	r3, #1
 c000d7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 c000d7e:	2107      	movs	r1, #7
 c000d80:	f04f 30ff 	mov.w	r0, #4294967295
 c000d84:	f7ff ff8e 	bl	c000ca4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c000d88:	4b05      	ldr	r3, [pc, #20]	; (c000da0 <SysTick_Config+0x40>)
 c000d8a:	2200      	movs	r2, #0
 c000d8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c000d8e:	4b04      	ldr	r3, [pc, #16]	; (c000da0 <SysTick_Config+0x40>)
 c000d90:	2207      	movs	r2, #7
 c000d92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c000d94:	2300      	movs	r3, #0
}
 c000d96:	4618      	mov	r0, r3
 c000d98:	3708      	adds	r7, #8
 c000d9a:	46bd      	mov	sp, r7
 c000d9c:	bd80      	pop	{r7, pc}
 c000d9e:	bf00      	nop
 c000da0:	e000e010 	.word	0xe000e010

0c000da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c000da4:	b580      	push	{r7, lr}
 c000da6:	b082      	sub	sp, #8
 c000da8:	af00      	add	r7, sp, #0
 c000daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 c000dac:	6878      	ldr	r0, [r7, #4]
 c000dae:	f7ff ff47 	bl	c000c40 <__NVIC_SetPriorityGrouping>
}
 c000db2:	bf00      	nop
 c000db4:	3708      	adds	r7, #8
 c000db6:	46bd      	mov	sp, r7
 c000db8:	bd80      	pop	{r7, pc}

0c000dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c000dba:	b580      	push	{r7, lr}
 c000dbc:	b086      	sub	sp, #24
 c000dbe:	af00      	add	r7, sp, #0
 c000dc0:	4603      	mov	r3, r0
 c000dc2:	60b9      	str	r1, [r7, #8]
 c000dc4:	607a      	str	r2, [r7, #4]
 c000dc6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 c000dc8:	f7ff ff5e 	bl	c000c88 <__NVIC_GetPriorityGrouping>
 c000dcc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 c000dce:	687a      	ldr	r2, [r7, #4]
 c000dd0:	68b9      	ldr	r1, [r7, #8]
 c000dd2:	6978      	ldr	r0, [r7, #20]
 c000dd4:	f7ff ff90 	bl	c000cf8 <NVIC_EncodePriority>
 c000dd8:	4602      	mov	r2, r0
 c000dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c000dde:	4611      	mov	r1, r2
 c000de0:	4618      	mov	r0, r3
 c000de2:	f7ff ff5f 	bl	c000ca4 <__NVIC_SetPriority>
}
 c000de6:	bf00      	nop
 c000de8:	3718      	adds	r7, #24
 c000dea:	46bd      	mov	sp, r7
 c000dec:	bd80      	pop	{r7, pc}

0c000dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 c000dee:	b580      	push	{r7, lr}
 c000df0:	b082      	sub	sp, #8
 c000df2:	af00      	add	r7, sp, #0
 c000df4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 c000df6:	6878      	ldr	r0, [r7, #4]
 c000df8:	f7ff ffb2 	bl	c000d60 <SysTick_Config>
 c000dfc:	4603      	mov	r3, r0
}
 c000dfe:	4618      	mov	r0, r3
 c000e00:	3708      	adds	r7, #8
 c000e02:	46bd      	mov	sp, r7
 c000e04:	bd80      	pop	{r7, pc}

0c000e06 <HAL_GPIO_ConfigPinAttributes>:
  * @param  GPIO_Pin specifies the pin(s) to configure the secure attribute
  * @param  PinAttributes specifies the pin(s) to be set in secure mode, other being set non secured.
  * @retval None
  */
void HAL_GPIO_ConfigPinAttributes(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t PinAttributes)
{
 c000e06:	b480      	push	{r7}
 c000e08:	b089      	sub	sp, #36	; 0x24
 c000e0a:	af00      	add	r7, sp, #0
 c000e0c:	60f8      	str	r0, [r7, #12]
 c000e0e:	460b      	mov	r3, r1
 c000e10:	607a      	str	r2, [r7, #4]
 c000e12:	817b      	strh	r3, [r7, #10]
  uint32_t position = 0U;
 c000e14:	2300      	movs	r3, #0
 c000e16:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ATTRIBUTES(PinAttributes));

  temp = GPIOx->SECCFGR;
 c000e18:	68fb      	ldr	r3, [r7, #12]
 c000e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c000e1c:	61bb      	str	r3, [r7, #24]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 c000e1e:	e01b      	b.n	c000e58 <HAL_GPIO_ConfigPinAttributes+0x52>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
 c000e20:	897a      	ldrh	r2, [r7, #10]
 c000e22:	2101      	movs	r1, #1
 c000e24:	69fb      	ldr	r3, [r7, #28]
 c000e26:	fa01 f303 	lsl.w	r3, r1, r3
 c000e2a:	4013      	ands	r3, r2
 c000e2c:	617b      	str	r3, [r7, #20]

    if(iocurrent != 0U)
 c000e2e:	697b      	ldr	r3, [r7, #20]
 c000e30:	2b00      	cmp	r3, #0
 c000e32:	d00e      	beq.n	c000e52 <HAL_GPIO_ConfigPinAttributes+0x4c>
    {
      /* Configure the IO secure attribute */
      temp &= ~(GPIO_SECCFGR_SEC0 << position) ;
 c000e34:	2201      	movs	r2, #1
 c000e36:	69fb      	ldr	r3, [r7, #28]
 c000e38:	fa02 f303 	lsl.w	r3, r2, r3
 c000e3c:	43db      	mvns	r3, r3
 c000e3e:	69ba      	ldr	r2, [r7, #24]
 c000e40:	4013      	ands	r3, r2
 c000e42:	61bb      	str	r3, [r7, #24]
      temp |= (PinAttributes << position);
 c000e44:	687a      	ldr	r2, [r7, #4]
 c000e46:	69fb      	ldr	r3, [r7, #28]
 c000e48:	fa02 f303 	lsl.w	r3, r2, r3
 c000e4c:	69ba      	ldr	r2, [r7, #24]
 c000e4e:	4313      	orrs	r3, r2
 c000e50:	61bb      	str	r3, [r7, #24]
    }
    position++;
 c000e52:	69fb      	ldr	r3, [r7, #28]
 c000e54:	3301      	adds	r3, #1
 c000e56:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0U)
 c000e58:	897a      	ldrh	r2, [r7, #10]
 c000e5a:	69fb      	ldr	r3, [r7, #28]
 c000e5c:	fa42 f303 	asr.w	r3, r2, r3
 c000e60:	2b00      	cmp	r3, #0
 c000e62:	d1dd      	bne.n	c000e20 <HAL_GPIO_ConfigPinAttributes+0x1a>
  }

  /* Set secure attributes */
  GPIOx->SECCFGR = temp;
 c000e64:	68fb      	ldr	r3, [r7, #12]
 c000e66:	69ba      	ldr	r2, [r7, #24]
 c000e68:	631a      	str	r2, [r3, #48]	; 0x30
}
 c000e6a:	bf00      	nop
 c000e6c:	3724      	adds	r7, #36	; 0x24
 c000e6e:	46bd      	mov	sp, r7
 c000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000e74:	4770      	bx	lr
	...

0c000e78 <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
  * @param  PeriphAttributes Peripheral attributes, see @ref GTZC_TZSC_PeriphAttributes.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_ConfigPeriphAttributes(uint32_t PeriphId,
                                                       uint32_t PeriphAttributes)
{
 c000e78:	b480      	push	{r7}
 c000e7a:	b085      	sub	sp, #20
 c000e7c:	af00      	add	r7, sp, #0
 c000e7e:	6078      	str	r0, [r7, #4]
 c000e80:	6039      	str	r1, [r7, #0]
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c000e82:	683b      	ldr	r3, [r7, #0]
 c000e84:	f5b3 7f41 	cmp.w	r3, #772	; 0x304
 c000e88:	d216      	bcs.n	c000eb8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c000e8a:	687b      	ldr	r3, [r7, #4]
 c000e8c:	0f1b      	lsrs	r3, r3, #28
 c000e8e:	015a      	lsls	r2, r3, #5
 c000e90:	687b      	ldr	r3, [r7, #4]
 c000e92:	f003 031f 	and.w	r3, r3, #31
 c000e96:	4413      	add	r3, r2
 c000e98:	2b32      	cmp	r3, #50	; 0x32
 c000e9a:	d80d      	bhi.n	c000eb8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c000e9c:	687b      	ldr	r3, [r7, #4]
 c000e9e:	f003 0320 	and.w	r3, r3, #32
 c000ea2:	2b00      	cmp	r3, #0
 c000ea4:	d00a      	beq.n	c000ebc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
 c000ea6:	687b      	ldr	r3, [r7, #4]
 c000ea8:	0f1b      	lsrs	r3, r3, #28
 c000eaa:	015a      	lsls	r2, r3, #5
 c000eac:	687b      	ldr	r3, [r7, #4]
 c000eae:	f003 031f 	and.w	r3, r3, #31
 c000eb2:	4413      	add	r3, r2
 c000eb4:	2b00      	cmp	r3, #0
 c000eb6:	d001      	beq.n	c000ebc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
  {
    return HAL_ERROR;
 c000eb8:	2301      	movs	r3, #1
 c000eba:	e0a8      	b.n	c00100e <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x196>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c000ebc:	687b      	ldr	r3, [r7, #4]
 c000ebe:	f003 0320 	and.w	r3, r3, #32
 c000ec2:	2b00      	cmp	r3, #0
 c000ec4:	d04e      	beq.n	c000f64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xec>
  {
    /* special case where same attributes are applied to all peripherals */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c000ec6:	683a      	ldr	r2, [r7, #0]
 c000ec8:	f240 1301 	movw	r3, #257	; 0x101
 c000ecc:	4013      	ands	r3, r2
 c000ece:	f240 1201 	movw	r2, #257	; 0x101
 c000ed2:	4293      	cmp	r3, r2
 c000ed4:	d10e      	bne.n	c000ef4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x7c>
    {
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c000ed6:	4b51      	ldr	r3, [pc, #324]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000ed8:	691b      	ldr	r3, [r3, #16]
 c000eda:	4b50      	ldr	r3, [pc, #320]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000edc:	f04f 32ff 	mov.w	r2, #4294967295
 c000ee0:	611a      	str	r2, [r3, #16]
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c000ee2:	4b4e      	ldr	r3, [pc, #312]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000ee4:	695b      	ldr	r3, [r3, #20]
 c000ee6:	4a4d      	ldr	r2, [pc, #308]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000ee8:	ea6f 43d3 	mvn.w	r3, r3, lsr #19
 c000eec:	ea6f 43c3 	mvn.w	r3, r3, lsl #19
 c000ef0:	6153      	str	r3, [r2, #20]
 c000ef2:	e00f      	b.n	c000f14 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9c>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c000ef4:	683b      	ldr	r3, [r7, #0]
 c000ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c000efa:	2b00      	cmp	r3, #0
 c000efc:	d00a      	beq.n	c000f14 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9c>
    {
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c000efe:	4b47      	ldr	r3, [pc, #284]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f00:	691b      	ldr	r3, [r3, #16]
 c000f02:	4b46      	ldr	r3, [pc, #280]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f04:	2200      	movs	r2, #0
 c000f06:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c000f08:	4b44      	ldr	r3, [pc, #272]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f0a:	695b      	ldr	r3, [r3, #20]
 c000f0c:	4a43      	ldr	r2, [pc, #268]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f0e:	0cdb      	lsrs	r3, r3, #19
 c000f10:	04db      	lsls	r3, r3, #19
 c000f12:	6153      	str	r3, [r2, #20]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c000f14:	683a      	ldr	r2, [r7, #0]
 c000f16:	f240 2302 	movw	r3, #514	; 0x202
 c000f1a:	4013      	ands	r3, r2
 c000f1c:	f240 2202 	movw	r2, #514	; 0x202
 c000f20:	4293      	cmp	r3, r2
 c000f22:	d10e      	bne.n	c000f42 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xca>
    {
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c000f24:	4b3d      	ldr	r3, [pc, #244]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f26:	6a1b      	ldr	r3, [r3, #32]
 c000f28:	4b3c      	ldr	r3, [pc, #240]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f2a:	f04f 32ff 	mov.w	r2, #4294967295
 c000f2e:	621a      	str	r2, [r3, #32]
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c000f30:	4b3a      	ldr	r3, [pc, #232]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c000f34:	4a39      	ldr	r2, [pc, #228]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f36:	ea6f 43d3 	mvn.w	r3, r3, lsr #19
 c000f3a:	ea6f 43c3 	mvn.w	r3, r3, lsl #19
 c000f3e:	6253      	str	r3, [r2, #36]	; 0x24
 c000f40:	e064      	b.n	c00100c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c000f42:	683b      	ldr	r3, [r7, #0]
 c000f44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c000f48:	2b00      	cmp	r3, #0
 c000f4a:	d05f      	beq.n	c00100c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    {
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c000f4c:	4b33      	ldr	r3, [pc, #204]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f4e:	6a1b      	ldr	r3, [r3, #32]
 c000f50:	4b32      	ldr	r3, [pc, #200]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f52:	2200      	movs	r2, #0
 c000f54:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c000f56:	4b31      	ldr	r3, [pc, #196]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c000f5a:	4a30      	ldr	r2, [pc, #192]	; (c00101c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c000f5c:	0cdb      	lsrs	r3, r3, #19
 c000f5e:	04db      	lsls	r3, r3, #19
 c000f60:	6253      	str	r3, [r2, #36]	; 0x24
 c000f62:	e053      	b.n	c00100c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
  {
    /* common case where only one peripheral is configured */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c000f64:	687b      	ldr	r3, [r7, #4]
 c000f66:	0f1a      	lsrs	r2, r3, #28
 c000f68:	4b2d      	ldr	r3, [pc, #180]	; (c001020 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a8>)
 c000f6a:	4413      	add	r3, r2
 c000f6c:	009b      	lsls	r3, r3, #2
 c000f6e:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c000f70:	683a      	ldr	r2, [r7, #0]
 c000f72:	f240 1301 	movw	r3, #257	; 0x101
 c000f76:	4013      	ands	r3, r2
 c000f78:	f240 1201 	movw	r2, #257	; 0x101
 c000f7c:	4293      	cmp	r3, r2
 c000f7e:	d10a      	bne.n	c000f96 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x11e>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c000f80:	68fb      	ldr	r3, [r7, #12]
 c000f82:	6819      	ldr	r1, [r3, #0]
 c000f84:	687b      	ldr	r3, [r7, #4]
 c000f86:	f003 031f 	and.w	r3, r3, #31
 c000f8a:	2201      	movs	r2, #1
 c000f8c:	409a      	lsls	r2, r3
 c000f8e:	68fb      	ldr	r3, [r7, #12]
 c000f90:	430a      	orrs	r2, r1
 c000f92:	601a      	str	r2, [r3, #0]
 c000f94:	e010      	b.n	c000fb8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x140>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c000f96:	683b      	ldr	r3, [r7, #0]
 c000f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c000f9c:	2b00      	cmp	r3, #0
 c000f9e:	d00b      	beq.n	c000fb8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x140>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c000fa0:	68fb      	ldr	r3, [r7, #12]
 c000fa2:	6819      	ldr	r1, [r3, #0]
 c000fa4:	687b      	ldr	r3, [r7, #4]
 c000fa6:	f003 031f 	and.w	r3, r3, #31
 c000faa:	2201      	movs	r2, #1
 c000fac:	fa02 f303 	lsl.w	r3, r2, r3
 c000fb0:	43da      	mvns	r2, r3
 c000fb2:	68fb      	ldr	r3, [r7, #12]
 c000fb4:	400a      	ands	r2, r1
 c000fb6:	601a      	str	r2, [r3, #0]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    register_address = (uint32_t) &(GTZC_TZSC->PRIVCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c000fb8:	687b      	ldr	r3, [r7, #4]
 c000fba:	0f1a      	lsrs	r2, r3, #28
 c000fbc:	4b19      	ldr	r3, [pc, #100]	; (c001024 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1ac>)
 c000fbe:	4413      	add	r3, r2
 c000fc0:	009b      	lsls	r3, r3, #2
 c000fc2:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c000fc4:	683a      	ldr	r2, [r7, #0]
 c000fc6:	f240 2302 	movw	r3, #514	; 0x202
 c000fca:	4013      	ands	r3, r2
 c000fcc:	f240 2202 	movw	r2, #514	; 0x202
 c000fd0:	4293      	cmp	r3, r2
 c000fd2:	d10a      	bne.n	c000fea <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x172>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c000fd4:	68fb      	ldr	r3, [r7, #12]
 c000fd6:	6819      	ldr	r1, [r3, #0]
 c000fd8:	687b      	ldr	r3, [r7, #4]
 c000fda:	f003 031f 	and.w	r3, r3, #31
 c000fde:	2201      	movs	r2, #1
 c000fe0:	409a      	lsls	r2, r3
 c000fe2:	68fb      	ldr	r3, [r7, #12]
 c000fe4:	430a      	orrs	r2, r1
 c000fe6:	601a      	str	r2, [r3, #0]
 c000fe8:	e010      	b.n	c00100c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c000fea:	683b      	ldr	r3, [r7, #0]
 c000fec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c000ff0:	2b00      	cmp	r3, #0
 c000ff2:	d00b      	beq.n	c00100c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c000ff4:	68fb      	ldr	r3, [r7, #12]
 c000ff6:	6819      	ldr	r1, [r3, #0]
 c000ff8:	687b      	ldr	r3, [r7, #4]
 c000ffa:	f003 031f 	and.w	r3, r3, #31
 c000ffe:	2201      	movs	r2, #1
 c001000:	fa02 f303 	lsl.w	r3, r2, r3
 c001004:	43da      	mvns	r2, r3
 c001006:	68fb      	ldr	r3, [r7, #12]
 c001008:	400a      	ands	r2, r1
 c00100a:	601a      	str	r2, [r3, #0]
    else
    {
      /* do nothing */
    }
  }
  return HAL_OK;
 c00100c:	2300      	movs	r3, #0
}
 c00100e:	4618      	mov	r0, r3
 c001010:	3714      	adds	r7, #20
 c001012:	46bd      	mov	sp, r7
 c001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001018:	4770      	bx	lr
 c00101a:	bf00      	nop
 c00101c:	50032400 	.word	0x50032400
 c001020:	1400c904 	.word	0x1400c904
 c001024:	1400c908 	.word	0x1400c908

0c001028 <HAL_GTZC_MPCBB_ConfigMem>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_ConfigMem(uint32_t MemBaseAddress,
                                           MPCBB_ConfigTypeDef *pMPCBB_desc)
{
 c001028:	b480      	push	{r7}
 c00102a:	b089      	sub	sp, #36	; 0x24
 c00102c:	af00      	add	r7, sp, #0
 c00102e:	6078      	str	r0, [r7, #4]
 c001030:	6039      	str	r1, [r7, #0]
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c001032:	687b      	ldr	r3, [r7, #4]
 c001034:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c001038:	d00b      	beq.n	c001052 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c00103a:	687b      	ldr	r3, [r7, #4]
 c00103c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c001040:	d007      	beq.n	c001052 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c001042:	687b      	ldr	r3, [r7, #4]
 c001044:	4a36      	ldr	r2, [pc, #216]	; (c001120 <HAL_GTZC_MPCBB_ConfigMem+0xf8>)
 c001046:	4293      	cmp	r3, r2
 c001048:	d003      	beq.n	c001052 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c00104a:	687b      	ldr	r3, [r7, #4]
 c00104c:	4a35      	ldr	r2, [pc, #212]	; (c001124 <HAL_GTZC_MPCBB_ConfigMem+0xfc>)
 c00104e:	4293      	cmp	r3, r2
 c001050:	d111      	bne.n	c001076 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c001052:	683b      	ldr	r3, [r7, #0]
 c001054:	681b      	ldr	r3, [r3, #0]
 c001056:	2b00      	cmp	r3, #0
 c001058:	d004      	beq.n	c001064 <HAL_GTZC_MPCBB_ConfigMem+0x3c>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
 c00105a:	683b      	ldr	r3, [r7, #0]
 c00105c:	681b      	ldr	r3, [r3, #0]
 c00105e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 c001062:	d108      	bne.n	c001076 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c001064:	683b      	ldr	r3, [r7, #0]
 c001066:	685b      	ldr	r3, [r3, #4]
 c001068:	2b00      	cmp	r3, #0
 c00106a:	d006      	beq.n	c00107a <HAL_GTZC_MPCBB_ConfigMem+0x52>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c00106c:	683b      	ldr	r3, [r7, #0]
 c00106e:	685b      	ldr	r3, [r3, #4]
 c001070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 c001074:	d001      	beq.n	c00107a <HAL_GTZC_MPCBB_ConfigMem+0x52>
  {
    return HAL_ERROR;
 c001076:	2301      	movs	r3, #1
 c001078:	e04b      	b.n	c001112 <HAL_GTZC_MPCBB_ConfigMem+0xea>
  }

  /* write InvertSecureState and SecureRWIllegalMode properties */
  /* assume their Position/Mask is identical for all sub-blocks */
  reg_value = pMPCBB_desc->InvertSecureState;
 c00107a:	683b      	ldr	r3, [r7, #0]
 c00107c:	685b      	ldr	r3, [r3, #4]
 c00107e:	613b      	str	r3, [r7, #16]
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c001080:	683b      	ldr	r3, [r7, #0]
 c001082:	681b      	ldr	r3, [r3, #0]
 c001084:	693a      	ldr	r2, [r7, #16]
 c001086:	4313      	orrs	r3, r2
 c001088:	613b      	str	r3, [r7, #16]
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c00108a:	687b      	ldr	r3, [r7, #4]
 c00108c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c001090:	d003      	beq.n	c00109a <HAL_GTZC_MPCBB_ConfigMem+0x72>
 c001092:	687b      	ldr	r3, [r7, #4]
 c001094:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c001098:	d105      	bne.n	c0010a6 <HAL_GTZC_MPCBB_ConfigMem+0x7e>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
 c00109a:	4b23      	ldr	r3, [pc, #140]	; (c001128 <HAL_GTZC_MPCBB_ConfigMem+0x100>)
 c00109c:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c00109e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 c0010a2:	61bb      	str	r3, [r7, #24]
 c0010a4:	e004      	b.n	c0010b0 <HAL_GTZC_MPCBB_ConfigMem+0x88>
  }
  else
  {
    /* Here MemBaseAddress is inside SRAM2 (already tested) */
    mpcbb_ptr = GTZC_MPCBB2_S;
 c0010a6:	4b21      	ldr	r3, [pc, #132]	; (c00112c <HAL_GTZC_MPCBB_ConfigMem+0x104>)
 c0010a8:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c0010aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 c0010ae:	61bb      	str	r3, [r7, #24]
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c0010b0:	69fb      	ldr	r3, [r7, #28]
 c0010b2:	681b      	ldr	r3, [r3, #0]
 c0010b4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 c0010b8:	693b      	ldr	r3, [r7, #16]
 c0010ba:	431a      	orrs	r2, r3
 c0010bc:	69fb      	ldr	r3, [r7, #28]
 c0010be:	601a      	str	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c0010c0:	69bb      	ldr	r3, [r7, #24]
 c0010c2:	0b5b      	lsrs	r3, r3, #13
 c0010c4:	2201      	movs	r2, #1
 c0010c6:	fa02 f303 	lsl.w	r3, r2, r3
 c0010ca:	3b01      	subs	r3, #1
 c0010cc:	60fb      	str	r3, [r7, #12]
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c0010ce:	69fb      	ldr	r3, [r7, #28]
 c0010d0:	691a      	ldr	r2, [r3, #16]
 c0010d2:	68fb      	ldr	r3, [r7, #12]
 c0010d4:	43db      	mvns	r3, r3
 c0010d6:	401a      	ands	r2, r3
 c0010d8:	683b      	ldr	r3, [r7, #0]
 c0010da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c0010dc:	431a      	orrs	r2, r3
 c0010de:	69fb      	ldr	r3, [r7, #28]
 c0010e0:	611a      	str	r2, [r3, #16]

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c0010e2:	69bb      	ldr	r3, [r7, #24]
 c0010e4:	0b5b      	lsrs	r3, r3, #13
 c0010e6:	60bb      	str	r3, [r7, #8]
  for (i = 0U; i < size_in_superblocks; i++)
 c0010e8:	2300      	movs	r3, #0
 c0010ea:	617b      	str	r3, [r7, #20]
 c0010ec:	e00c      	b.n	c001108 <HAL_GTZC_MPCBB_ConfigMem+0xe0>
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c0010ee:	683b      	ldr	r3, [r7, #0]
 c0010f0:	697a      	ldr	r2, [r7, #20]
 c0010f2:	3202      	adds	r2, #2
 c0010f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c0010f8:	69fb      	ldr	r3, [r7, #28]
 c0010fa:	697a      	ldr	r2, [r7, #20]
 c0010fc:	3240      	adds	r2, #64	; 0x40
 c0010fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c001102:	697b      	ldr	r3, [r7, #20]
 c001104:	3301      	adds	r3, #1
 c001106:	617b      	str	r3, [r7, #20]
 c001108:	697a      	ldr	r2, [r7, #20]
 c00110a:	68bb      	ldr	r3, [r7, #8]
 c00110c:	429a      	cmp	r2, r3
 c00110e:	d3ee      	bcc.n	c0010ee <HAL_GTZC_MPCBB_ConfigMem+0xc6>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  return HAL_OK;
 c001110:	2300      	movs	r3, #0
}
 c001112:	4618      	mov	r0, r3
 c001114:	3724      	adds	r7, #36	; 0x24
 c001116:	46bd      	mov	sp, r7
 c001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00111c:	4770      	bx	lr
 c00111e:	bf00      	nop
 c001120:	20030000 	.word	0x20030000
 c001124:	30030000 	.word	0x30030000
 c001128:	50032c00 	.word	0x50032c00
 c00112c:	50033000 	.word	0x50033000

0c001130 <HAL_PWR_ConfigAttributes>:
  *            @arg @ref PWR_SEC          Secure-only access
  *            @arg @ref PWR_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
 c001130:	b480      	push	{r7}
 c001132:	b083      	sub	sp, #12
 c001134:	af00      	add	r7, sp, #0
 c001136:	6078      	str	r0, [r7, #4]
 c001138:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
  assert_param(IS_PWR_ATTRIBUTES(Attributes));

  /* Privilege/non-privilege attribute */
  if ((Attributes & PWR_PRIV) == PWR_PRIV)
 c00113a:	683a      	ldr	r2, [r7, #0]
 c00113c:	f240 2302 	movw	r3, #514	; 0x202
 c001140:	4013      	ands	r3, r2
 c001142:	f240 2202 	movw	r2, #514	; 0x202
 c001146:	4293      	cmp	r3, r2
 c001148:	d108      	bne.n	c00115c <HAL_PWR_ConfigAttributes+0x2c>
  {
    SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c00114a:	4b1b      	ldr	r3, [pc, #108]	; (c0011b8 <HAL_PWR_ConfigAttributes+0x88>)
 c00114c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c001150:	4a19      	ldr	r2, [pc, #100]	; (c0011b8 <HAL_PWR_ConfigAttributes+0x88>)
 c001152:	f043 0301 	orr.w	r3, r3, #1
 c001156:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 c00115a:	e00c      	b.n	c001176 <HAL_PWR_ConfigAttributes+0x46>
  }
  else if ((Attributes & PWR_NPRIV) == PWR_NPRIV)
 c00115c:	683b      	ldr	r3, [r7, #0]
 c00115e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c001162:	2b00      	cmp	r3, #0
 c001164:	d007      	beq.n	c001176 <HAL_PWR_ConfigAttributes+0x46>
  {
    CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c001166:	4b14      	ldr	r3, [pc, #80]	; (c0011b8 <HAL_PWR_ConfigAttributes+0x88>)
 c001168:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c00116c:	4a12      	ldr	r2, [pc, #72]	; (c0011b8 <HAL_PWR_ConfigAttributes+0x88>)
 c00116e:	f023 0301 	bic.w	r3, r3, #1
 c001172:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80


#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

  /* Secure/non-secure attribute */
  if ((Attributes & PWR_SEC) == PWR_SEC)
 c001176:	683a      	ldr	r2, [r7, #0]
 c001178:	f240 1301 	movw	r3, #257	; 0x101
 c00117c:	4013      	ands	r3, r2
 c00117e:	f240 1201 	movw	r2, #257	; 0x101
 c001182:	4293      	cmp	r3, r2
 c001184:	d106      	bne.n	c001194 <HAL_PWR_ConfigAttributes+0x64>
  {
    SET_BIT(PWR_S->SECCFGR, Item);
 c001186:	4b0c      	ldr	r3, [pc, #48]	; (c0011b8 <HAL_PWR_ConfigAttributes+0x88>)
 c001188:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 c00118a:	490b      	ldr	r1, [pc, #44]	; (c0011b8 <HAL_PWR_ConfigAttributes+0x88>)
 c00118c:	687b      	ldr	r3, [r7, #4]
 c00118e:	4313      	orrs	r3, r2
 c001190:	678b      	str	r3, [r1, #120]	; 0x78
  {
    /* do nothing */
  }

#endif /* __ARM_FEATURE_CMSE */
}
 c001192:	e00b      	b.n	c0011ac <HAL_PWR_ConfigAttributes+0x7c>
  else if ((Attributes & PWR_NSEC) == PWR_NSEC)
 c001194:	683b      	ldr	r3, [r7, #0]
 c001196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00119a:	2b00      	cmp	r3, #0
 c00119c:	d006      	beq.n	c0011ac <HAL_PWR_ConfigAttributes+0x7c>
    CLEAR_BIT(PWR_S->SECCFGR, Item);
 c00119e:	4b06      	ldr	r3, [pc, #24]	; (c0011b8 <HAL_PWR_ConfigAttributes+0x88>)
 c0011a0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 c0011a2:	687b      	ldr	r3, [r7, #4]
 c0011a4:	43db      	mvns	r3, r3
 c0011a6:	4904      	ldr	r1, [pc, #16]	; (c0011b8 <HAL_PWR_ConfigAttributes+0x88>)
 c0011a8:	4013      	ands	r3, r2
 c0011aa:	678b      	str	r3, [r1, #120]	; 0x78
}
 c0011ac:	bf00      	nop
 c0011ae:	370c      	adds	r7, #12
 c0011b0:	46bd      	mov	sp, r7
 c0011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0011b6:	4770      	bx	lr
 c0011b8:	50007000 	.word	0x50007000

0c0011bc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 c0011bc:	b480      	push	{r7}
 c0011be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 c0011c0:	4b05      	ldr	r3, [pc, #20]	; (c0011d8 <HAL_PWREx_EnableVddIO2+0x1c>)
 c0011c2:	685b      	ldr	r3, [r3, #4]
 c0011c4:	4a04      	ldr	r2, [pc, #16]	; (c0011d8 <HAL_PWREx_EnableVddIO2+0x1c>)
 c0011c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 c0011ca:	6053      	str	r3, [r2, #4]
}
 c0011cc:	bf00      	nop
 c0011ce:	46bd      	mov	sp, r7
 c0011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0011d4:	4770      	bx	lr
 c0011d6:	bf00      	nop
 c0011d8:	50007000 	.word	0x50007000

0c0011dc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 c0011dc:	b480      	push	{r7}
 c0011de:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c0011e0:	4b05      	ldr	r3, [pc, #20]	; (c0011f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c0011e2:	689b      	ldr	r3, [r3, #8]
 c0011e4:	4a04      	ldr	r2, [pc, #16]	; (c0011f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c0011e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c0011ea:	6093      	str	r3, [r2, #8]
}
 c0011ec:	bf00      	nop
 c0011ee:	46bd      	mov	sp, r7
 c0011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0011f4:	4770      	bx	lr
 c0011f6:	bf00      	nop
 c0011f8:	50007000 	.word	0x50007000

0c0011fc <__libc_init_array>:
 c0011fc:	b570      	push	{r4, r5, r6, lr}
 c0011fe:	4d0d      	ldr	r5, [pc, #52]	; (c001234 <__libc_init_array+0x38>)
 c001200:	2600      	movs	r6, #0
 c001202:	4c0d      	ldr	r4, [pc, #52]	; (c001238 <__libc_init_array+0x3c>)
 c001204:	1b64      	subs	r4, r4, r5
 c001206:	10a4      	asrs	r4, r4, #2
 c001208:	42a6      	cmp	r6, r4
 c00120a:	d109      	bne.n	c001220 <__libc_init_array+0x24>
 c00120c:	4d0b      	ldr	r5, [pc, #44]	; (c00123c <__libc_init_array+0x40>)
 c00120e:	2600      	movs	r6, #0
 c001210:	4c0b      	ldr	r4, [pc, #44]	; (c001240 <__libc_init_array+0x44>)
 c001212:	f000 f81f 	bl	c001254 <_init>
 c001216:	1b64      	subs	r4, r4, r5
 c001218:	10a4      	asrs	r4, r4, #2
 c00121a:	42a6      	cmp	r6, r4
 c00121c:	d105      	bne.n	c00122a <__libc_init_array+0x2e>
 c00121e:	bd70      	pop	{r4, r5, r6, pc}
 c001220:	f855 3b04 	ldr.w	r3, [r5], #4
 c001224:	3601      	adds	r6, #1
 c001226:	4798      	blx	r3
 c001228:	e7ee      	b.n	c001208 <__libc_init_array+0xc>
 c00122a:	f855 3b04 	ldr.w	r3, [r5], #4
 c00122e:	3601      	adds	r6, #1
 c001230:	4798      	blx	r3
 c001232:	e7f2      	b.n	c00121a <__libc_init_array+0x1e>
 c001234:	0c0012bc 	.word	0x0c0012bc
 c001238:	0c0012bc 	.word	0x0c0012bc
 c00123c:	0c0012bc 	.word	0x0c0012bc
 c001240:	0c0012c0 	.word	0x0c0012c0

0c001244 <memset>:
 c001244:	4402      	add	r2, r0
 c001246:	4603      	mov	r3, r0
 c001248:	4293      	cmp	r3, r2
 c00124a:	d100      	bne.n	c00124e <memset+0xa>
 c00124c:	4770      	bx	lr
 c00124e:	f803 1b01 	strb.w	r1, [r3], #1
 c001252:	e7f9      	b.n	c001248 <memset+0x4>

0c001254 <_init>:
 c001254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c001256:	bf00      	nop
 c001258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00125a:	bc08      	pop	{r3}
 c00125c:	469e      	mov	lr, r3
 c00125e:	4770      	bx	lr

0c001260 <_fini>:
 c001260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c001262:	bf00      	nop
 c001264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c001266:	bc08      	pop	{r3}
 c001268:	469e      	mov	lr, r3
 c00126a:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0c03e000 <trojan_s>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c2 baba 	b.w	c00057c <__acle_se_trojan_s>

0c03e008 <SECURE_SystemCoreClockUpdate>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7c2 bd44 	b.w	c000a98 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e010 <SECURE_RegisterCallback>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c2 ba5c 	b.w	c0004d0 <__acle_se_SECURE_RegisterCallback>
	...
