// Seed: 2193085854
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2 = id_2;
  wire id_3;
  tri1 id_4 = 1'b0, id_5 = -1'b0;
  wire id_6 = id_6;
  wire id_7;
  assign id_6 = id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2[1'h0 : 1'b0] = id_6 ==? id_3;
  module_0 modCall_1 (id_3);
  wire id_7, id_8;
endmodule
