INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/ELEC2141/Gradecircuit3/Gradecircuit3.srcs/sim_1/new/gradecircuit3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gradecircuit3_tb
