v 20150101 2
B 400 0 1500 1500 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
T 400 1575 2 10 0 1 0 0 1
device=BLOCK
T 400 1800 2 10 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
P 400 1200 100 1200 1 0 1
{
T 462 1150 5 8 1 1 0 0 1
pinnumber=IO1
T 112 1250 5 8 0 1 0 0 1
pinseq=1
T 212 1250 5 8 0 1 0 0 1
pintype=io
T 462 1150 9 8 1 1 0 0 1
pinlabel=IO1
}
P 400 900 100 900 1 0 1
{
T 462 850 5 8 1 1 0 0 1
pinnumber=IO2
T 112 950 5 8 0 1 0 0 1
pinseq=2
T 212 950 5 8 0 1 0 0 1
pintype=io
T 462 850 9 8 1 1 0 0 1
pinlabel=IO2
}
P 400 600 100 600 1 0 1
{
T 474 550 5 8 1 1 0 0 1
pinnumber=INPUT1
T 124 650 5 8 0 1 0 0 1
pinseq=3
T 224 650 5 8 0 1 0 0 1
pintype=in
T 474 550 9 8 1 1 0 0 1
pinlabel=INPUT1
}
P 400 300 100 300 1 0 1
{
T 474 250 5 8 1 1 0 0 1
pinnumber=INPUT2
T 124 350 5 8 0 1 0 0 1
pinseq=4
T 224 350 5 8 0 1 0 0 1
pintype=in
T 474 250 9 8 1 1 0 0 1
pinlabel=INPUT2
}
P 1900 1000 2200 1000 1 0 1
{
T 1200 950 5 8 1 1 0 0 1
pinnumber=OUTPUT1
T 2000 1050 5 8 0 1 0 0 1
pinseq=5
T 2100 1050 5 8 0 1 0 0 1
pintype=out
T 1200 950 9 8 1 1 0 0 1
pinlabel=OUTPUT1
}
V 1950 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 2000 500 2200 500 1 0 1
{
T 1200 450 5 8 1 1 0 0 1
pinnumber=OUTPUT2
T 2000 550 5 8 0 1 0 0 1
pinseq=6
T 2100 550 5 8 0 1 0 0 1
pintype=out
T 1200 450 9 8 1 1 0 0 1
pinlabel=OUTPUT2
}
T 1350 1600 5 10 0 0 0 0 1
refdes=none
T 400 2000 9 10 0 0 0 0 1
numslots=0
T 400 2200 9 10 0 0 0 0 1
footprint=unknown
