Timing Analyzer report for distribution
Fri May 24 13:21:25 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk12'
 13. Slow 1200mV 85C Model Setup: 'clk48'
 14. Slow 1200mV 85C Model Setup: 'clk24'
 15. Slow 1200mV 85C Model Hold: 'clk48'
 16. Slow 1200mV 85C Model Hold: 'clk12'
 17. Slow 1200mV 85C Model Hold: 'clk24'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk12'
 26. Slow 1200mV 0C Model Setup: 'clk24'
 27. Slow 1200mV 0C Model Setup: 'clk48'
 28. Slow 1200mV 0C Model Hold: 'clk48'
 29. Slow 1200mV 0C Model Hold: 'clk12'
 30. Slow 1200mV 0C Model Hold: 'clk24'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk12'
 38. Fast 1200mV 0C Model Setup: 'clk48'
 39. Fast 1200mV 0C Model Setup: 'clk24'
 40. Fast 1200mV 0C Model Hold: 'clk48'
 41. Fast 1200mV 0C Model Hold: 'clk12'
 42. Fast 1200mV 0C Model Hold: 'clk24'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Output Ports
 57. Unconstrained Output Ports
 58. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; distribution                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk12      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk12 } ;
; clk24      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk24 } ;
; clk48      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk48 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 86.24 MHz ; 86.24 MHz       ; clk12      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk12 ; -10.596 ; -7759.488         ;
; clk48 ; -0.358  ; -0.358            ;
; clk24 ; -0.352  ; -0.352            ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk48 ; 0.281 ; 0.000              ;
; clk12 ; 0.343 ; 0.000              ;
; clk24 ; 0.528 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk48 ; -3.000 ; -4.000                           ;
; clk12 ; -2.174 ; -2539.920                        ;
; clk24 ; -1.000 ; -1.000                           ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk12'                                                                                                                                  ;
+---------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -10.596 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 12.448     ;
; -10.448 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.286     ;
; -10.448 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.286     ;
; -10.448 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.286     ;
; -10.448 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.286     ;
; -10.448 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.286     ;
; -10.448 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.286     ;
; -10.448 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.286     ;
; -10.439 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 12.291     ;
; -10.379 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 12.231     ;
; -10.369 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 12.221     ;
; -10.291 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.129     ;
; -10.291 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.129     ;
; -10.291 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.129     ;
; -10.291 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.129     ;
; -10.291 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.129     ;
; -10.291 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.129     ;
; -10.291 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.129     ;
; -10.244 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 12.096     ;
; -10.242 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 12.094     ;
; -10.231 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.069     ;
; -10.231 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.069     ;
; -10.231 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.069     ;
; -10.231 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.069     ;
; -10.231 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.069     ;
; -10.231 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.069     ;
; -10.231 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.069     ;
; -10.221 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.059     ;
; -10.221 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.059     ;
; -10.221 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.059     ;
; -10.221 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.059     ;
; -10.221 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.059     ;
; -10.221 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.059     ;
; -10.221 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 12.059     ;
; -10.161 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.331      ; 11.487     ;
; -10.140 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.992     ;
; -10.122 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.332      ; 11.449     ;
; -10.105 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.957     ;
; -10.103 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.955     ;
; -10.096 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.934     ;
; -10.096 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.934     ;
; -10.096 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.934     ;
; -10.096 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.934     ;
; -10.096 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.934     ;
; -10.096 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.934     ;
; -10.096 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.934     ;
; -10.095 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.947     ;
; -10.094 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.946     ;
; -10.094 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.932     ;
; -10.094 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.932     ;
; -10.094 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.932     ;
; -10.094 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.932     ;
; -10.094 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.932     ;
; -10.094 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.932     ;
; -10.094 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.932     ;
; -10.083 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.935     ;
; -10.061 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.913     ;
; -10.027 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.879     ;
; -10.025 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.877     ;
; -10.019 ; data_mem:data_mem_inst|read_data[10]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.329      ; 11.343     ;
; -10.013 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.317      ; 11.325     ;
; -10.013 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.317      ; 11.325     ;
; -10.013 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.317      ; 11.325     ;
; -10.013 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.317      ; 11.325     ;
; -10.013 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.317      ; 11.325     ;
; -10.013 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.317      ; 11.325     ;
; -10.013 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.317      ; 11.325     ;
; -9.992  ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.830     ;
; -9.992  ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.830     ;
; -9.992  ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.830     ;
; -9.992  ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.830     ;
; -9.992  ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.830     ;
; -9.992  ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.830     ;
; -9.992  ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.830     ;
; -9.987  ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.839     ;
; -9.985  ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.332      ; 11.312     ;
; -9.980  ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.857      ; 11.832     ;
; -9.977  ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.318      ; 11.290     ;
; -9.977  ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.318      ; 11.290     ;
; -9.977  ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.318      ; 11.290     ;
; -9.977  ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.318      ; 11.290     ;
; -9.977  ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.318      ; 11.290     ;
; -9.977  ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.318      ; 11.290     ;
; -9.977  ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.318      ; 11.290     ;
; -9.960  ; cpu:processor|mem_wb:mem_wb_reg|data_out[37]      ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.855      ; 11.810     ;
; -9.957  ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.795     ;
; -9.957  ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.795     ;
; -9.957  ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.795     ;
; -9.957  ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.795     ;
; -9.957  ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.795     ;
; -9.957  ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.795     ;
; -9.957  ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.795     ;
; -9.956  ; data_mem:data_mem_inst|read_data[28]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.331      ; 11.282     ;
; -9.955  ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.793     ;
; -9.955  ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.793     ;
; -9.955  ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.793     ;
; -9.955  ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.793     ;
; -9.955  ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.793     ;
; -9.955  ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.793     ;
; -9.955  ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.843      ; 11.793     ;
+---------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk48'                                                               ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.358 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.500        ; 2.293      ; 3.345      ;
; 0.142  ; clk24     ; clk24   ; clk24        ; clk48       ; 1.000        ; 2.293      ; 3.345      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk24'                                                               ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.352 ; clk12     ; clk12   ; clk12        ; clk24       ; 0.500        ; 0.896      ; 1.952      ;
; 0.160  ; clk12     ; clk12   ; clk12        ; clk24       ; 1.000        ; 0.896      ; 1.940      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk48'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.281 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.000        ; 2.385      ; 3.042      ;
; 0.808 ; clk24     ; clk24   ; clk24        ; clk48       ; -0.500       ; 2.385      ; 3.069      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk12'                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; data_mem:data_mem_inst|addr_buf[11]                       ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a4~porta_address_reg0                         ; clk12        ; clk12       ; 0.000        ; 0.382      ; 0.912      ;
; 0.343 ; data_mem:data_mem_inst|addr_buf[11]                       ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a7~porta_address_reg0                         ; clk12        ; clk12       ; 0.000        ; 0.381      ; 0.911      ;
; 0.358 ; data_mem:data_mem_inst|state[0]                           ; data_mem:data_mem_inst|state[0]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; cpu:processor|ex_mem:ex_mem_reg|data_out[0]               ; cpu:processor|ex_mem:ex_mem_reg|data_out[0]                                                                                               ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; cpu:processor|distribution_unit:DU_inst0|state[1]         ; cpu:processor|distribution_unit:DU_inst0|state[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; data_mem:data_mem_inst|state[1]                           ; data_mem:data_mem_inst|state[1]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.580      ;
; 0.386 ; data_mem:data_mem_inst|line_buf[181]                      ; data_mem:data_mem_inst|dist_out[181]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.605      ;
; 0.392 ; cpu:processor|program_counter:PC|outAddr[15]              ; cpu:processor|if_id:if_id_reg|data_out[15]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; cpu:processor|program_counter:PC|outAddr[30]              ; cpu:processor|if_id:if_id_reg|data_out[30]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; cpu:processor|program_counter:PC|outAddr[21]              ; cpu:processor|if_id:if_id_reg|data_out[21]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; data_mem:data_mem_inst|line_buf[223]                      ; data_mem:data_mem_inst|dist_out[223]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.613      ;
; 0.402 ; cpu:processor|program_counter:PC|outAddr[8]               ; cpu:processor|if_id:if_id_reg|data_out[8]                                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.621      ;
; 0.441 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[247] ; data_mem:data_mem_inst|dist_in_buf[243]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.775      ; 1.373      ;
; 0.454 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[52]  ; data_mem:data_mem_inst|dist_in_buf[48]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.777      ; 1.388      ;
; 0.458 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[137] ; data_mem:data_mem_inst|dist_in_buf[133]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.768      ; 1.383      ;
; 0.460 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[65]  ; data_mem:data_mem_inst|dist_in_buf[61]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.768      ; 1.385      ;
; 0.463 ; data_mem:data_mem_inst|dist_in_buf[190]                   ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a7~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.384      ; 1.034      ;
; 0.466 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[75]  ; data_mem:data_mem_inst|dist_in_buf[71]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.768      ; 1.391      ;
; 0.468 ; cpu:processor|mem_wb:mem_wb_reg|data_out[30]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.388      ; 1.043      ;
; 0.469 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[184] ; data_mem:data_mem_inst|dist_in_buf[180]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.774      ; 1.400      ;
; 0.469 ; data_mem:data_mem_inst|dist_in_buf[205]                   ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a9~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.381      ; 1.037      ;
; 0.470 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[54]  ; data_mem:data_mem_inst|dist_in_buf[50]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.776      ; 1.403      ;
; 0.471 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[2]   ; data_mem:data_mem_inst|DMemWrite_buf                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.759      ; 1.387      ;
; 0.472 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[470]       ; data_mem:data_mem_inst|line_buf[227]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.691      ;
; 0.472 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[386]       ; data_mem:data_mem_inst|line_buf[185]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.691      ;
; 0.473 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[23]  ; data_mem:data_mem_inst|dist_in_buf[19]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.775      ; 1.405      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[478]       ; data_mem:data_mem_inst|line_buf[231]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[430]       ; data_mem:data_mem_inst|line_buf[207]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[86]        ; data_mem:data_mem_inst|line_buf[35]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[22]        ; data_mem:data_mem_inst|line_buf[3]                                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[517]       ; data_mem:data_mem_inst|line_buf[251]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[345]       ; data_mem:data_mem_inst|line_buf[165]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[192]       ; data_mem:data_mem_inst|line_buf[88]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[232]       ; data_mem:data_mem_inst|line_buf[108]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[399]       ; data_mem:data_mem_inst|line_buf[192]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[355]       ; data_mem:data_mem_inst|line_buf[170]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.473 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[483]       ; data_mem:data_mem_inst|line_buf[234]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.692      ;
; 0.474 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[515]       ; data_mem:data_mem_inst|line_buf[250]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.692      ;
; 0.474 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[348]       ; data_mem:data_mem_inst|line_buf[166]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.693      ;
; 0.474 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[219]       ; data_mem:data_mem_inst|line_buf[102]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.693      ;
; 0.474 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[276]       ; data_mem:data_mem_inst|line_buf[130]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.693      ;
; 0.474 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[447]       ; data_mem:data_mem_inst|line_buf[216]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.692      ;
; 0.474 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[103]       ; data_mem:data_mem_inst|line_buf[44]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.692      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[279]       ; data_mem:data_mem_inst|line_buf[132]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.694      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[329]       ; data_mem:data_mem_inst|line_buf[157]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.694      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[273]       ; data_mem:data_mem_inst|line_buf[129]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.694      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[387]       ; data_mem:data_mem_inst|line_buf[186]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.694      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[79]        ; data_mem:data_mem_inst|line_buf[32]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.694      ;
; 0.475 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[367]       ; data_mem:data_mem_inst|line_buf[176]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.694      ;
; 0.476 ; cpu:processor|ex_mem:ex_mem_reg|data_out[118]             ; cpu:processor|mem_wb:mem_wb_reg|data_out[48]                                                                                              ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.695      ;
; 0.476 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[219] ; data_mem:data_mem_inst|dist_in_buf[215]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.767      ; 1.400      ;
; 0.476 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[312]       ; data_mem:data_mem_inst|line_buf[148]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.695      ;
; 0.476 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[325]       ; data_mem:data_mem_inst|line_buf[155]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.694      ;
; 0.476 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[366]       ; data_mem:data_mem_inst|line_buf[175]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.695      ;
; 0.476 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[209]       ; data_mem:data_mem_inst|line_buf[97]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.694      ;
; 0.476 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[342]       ; data_mem:data_mem_inst|line_buf[163]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.695      ;
; 0.478 ; data_mem:data_mem_inst|dist_in_buf[187]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[389]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[218] ; data_mem:data_mem_inst|dist_in_buf[214]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.765      ; 1.401      ;
; 0.479 ; data_mem:data_mem_inst|dist_in_buf[188]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[391]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[154] ; data_mem:data_mem_inst|dist_in_buf[150]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.766      ; 1.403      ;
; 0.482 ; data_mem:data_mem_inst|dist_in_buf[117]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[249]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.701      ;
; 0.485 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[79]  ; data_mem:data_mem_inst|dist_in_buf[75]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.768      ; 1.410      ;
; 0.486 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[211] ; data_mem:data_mem_inst|dist_in_buf[207]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.775      ; 1.418      ;
; 0.486 ; cpu:processor|mem_wb:mem_wb_reg|data_out[11]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.382      ; 1.055      ;
; 0.486 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[64]  ; data_mem:data_mem_inst|dist_in_buf[60]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.776      ; 1.419      ;
; 0.486 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[96]  ; data_mem:data_mem_inst|dist_in_buf[92]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.777      ; 1.420      ;
; 0.489 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[73]  ; data_mem:data_mem_inst|dist_in_buf[69]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.765      ; 1.411      ;
; 0.490 ; cpu:processor|mem_wb:mem_wb_reg|data_out[14]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.384      ; 1.061      ;
; 0.492 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[35]  ; data_mem:data_mem_inst|dist_in_buf[31]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.773      ; 1.422      ;
; 0.493 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[246] ; data_mem:data_mem_inst|dist_in_buf[242]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.776      ; 1.426      ;
; 0.494 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[227] ; data_mem:data_mem_inst|dist_in_buf[223]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.767      ; 1.418      ;
; 0.500 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[31]  ; data_mem:data_mem_inst|dist_in_buf[27]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.766      ; 1.423      ;
; 0.500 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[317]       ; data_mem:data_mem_inst|line_buf[151]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.719      ;
; 0.500 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[294]       ; data_mem:data_mem_inst|line_buf[139]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.718      ;
; 0.501 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[13]  ; data_mem:data_mem_inst|dist_in_buf[9]                                                                                                     ; clk12        ; clk12       ; 0.000        ; 0.770      ; 1.428      ;
; 0.501 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[116] ; data_mem:data_mem_inst|dist_in_buf[112]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.778      ; 1.436      ;
; 0.501 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[194] ; data_mem:data_mem_inst|dist_in_buf[190]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.774      ; 1.432      ;
; 0.501 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[166] ; data_mem:data_mem_inst|dist_in_buf[162]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.767      ; 1.425      ;
; 0.501 ; cpu:processor|mem_wb:mem_wb_reg|data_out[1]               ; cpu:processor|ex_mem:ex_mem_reg|data_out[107]                                                                                             ; clk12        ; clk12       ; 0.000        ; 0.451      ; 1.109      ;
; 0.501 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[374]       ; data_mem:data_mem_inst|line_buf[179]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.719      ;
; 0.501 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[510]       ; data_mem:data_mem_inst|line_buf[247]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.720      ;
; 0.502 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[243] ; data_mem:data_mem_inst|dist_in_buf[239]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.775      ; 1.434      ;
; 0.502 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[422]       ; data_mem:data_mem_inst|line_buf[203]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.061      ; 0.720      ;
; 0.503 ; data_mem:data_mem_inst|dist_in_buf[190]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[395]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.722      ;
; 0.503 ; data_mem:data_mem_inst|dist_in_buf[24]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[63]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.722      ;
; 0.503 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[168]       ; data_mem:data_mem_inst|line_buf[76]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.722      ;
; 0.504 ; cpu:processor|distReg:distReg_inst0|wrData_buf[184]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[188]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.063      ; 0.724      ;
; 0.504 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[26]  ; data_mem:data_mem_inst|dist_in_buf[22]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.766      ; 1.427      ;
; 0.504 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[210] ; data_mem:data_mem_inst|dist_in_buf[206]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.763      ; 1.424      ;
; 0.505 ; cpu:processor|distReg:distReg_inst0|wrData_buf[236]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[240]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.063      ; 0.725      ;
; 0.505 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[221] ; data_mem:data_mem_inst|dist_in_buf[217]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.760      ; 1.422      ;
; 0.505 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[30]  ; data_mem:data_mem_inst|dist_in_buf[26]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.766      ; 1.428      ;
; 0.505 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[262]       ; data_mem:data_mem_inst|line_buf[123]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.724      ;
; 0.505 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[406]       ; data_mem:data_mem_inst|line_buf[195]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.724      ;
; 0.505 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[473]       ; data_mem:data_mem_inst|line_buf[229]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.724      ;
; 0.505 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[64]        ; data_mem:data_mem_inst|line_buf[24]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.724      ;
; 0.506 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[111] ; data_mem:data_mem_inst|dist_in_buf[107]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.768      ; 1.431      ;
; 0.506 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[126]       ; data_mem:data_mem_inst|line_buf[55]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.062      ; 0.725      ;
; 0.507 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[81]  ; data_mem:data_mem_inst|dist_in_buf[77]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.768      ; 1.432      ;
; 0.507 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[113] ; data_mem:data_mem_inst|dist_in_buf[109]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.769      ; 1.433      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk24'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.528 ; clk12     ; clk12   ; clk12        ; clk24       ; 0.000        ; 0.951      ; 1.845      ;
; 1.049 ; clk12     ; clk12   ; clk12        ; clk24       ; -0.500       ; 0.951      ; 1.866      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 96.06 MHz ; 96.06 MHz       ; clk12      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk12 ; -9.410 ; -6755.847         ;
; clk24 ; -0.269 ; -0.269            ;
; clk48 ; -0.232 ; -0.232            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk48 ; 0.212 ; 0.000             ;
; clk12 ; 0.311 ; 0.000             ;
; clk24 ; 0.464 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk48 ; -3.000 ; -4.000                          ;
; clk12 ; -2.174 ; -2539.920                       ;
; clk24 ; -1.000 ; -1.000                          ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk12'                                                                                                                                  ;
+--------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -9.410 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 11.202     ;
; -9.290 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 11.066     ;
; -9.290 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 11.066     ;
; -9.290 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 11.066     ;
; -9.290 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 11.066     ;
; -9.290 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 11.066     ;
; -9.290 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 11.066     ;
; -9.290 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 11.066     ;
; -9.274 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 11.066     ;
; -9.239 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 11.031     ;
; -9.232 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 11.024     ;
; -9.154 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.930     ;
; -9.154 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.930     ;
; -9.154 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.930     ;
; -9.154 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.930     ;
; -9.154 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.930     ;
; -9.154 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.930     ;
; -9.154 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.930     ;
; -9.119 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.895     ;
; -9.119 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.895     ;
; -9.119 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.895     ;
; -9.119 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.895     ;
; -9.119 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.895     ;
; -9.119 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.895     ;
; -9.119 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.895     ;
; -9.112 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.888     ;
; -9.112 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.888     ;
; -9.112 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.888     ;
; -9.112 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.888     ;
; -9.112 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.888     ;
; -9.112 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.888     ;
; -9.112 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.888     ;
; -9.107 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.899     ;
; -9.106 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.898     ;
; -9.042 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.301      ; 10.338     ;
; -9.022 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.301      ; 10.318     ;
; -9.009 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.801     ;
; -8.998 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.790     ;
; -8.987 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.763     ;
; -8.987 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.763     ;
; -8.987 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.763     ;
; -8.987 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.763     ;
; -8.987 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.763     ;
; -8.987 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.763     ;
; -8.987 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.763     ;
; -8.986 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.762     ;
; -8.986 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.762     ;
; -8.986 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.762     ;
; -8.986 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.762     ;
; -8.986 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.762     ;
; -8.986 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.762     ;
; -8.986 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.762     ;
; -8.974 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[2] ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.766     ;
; -8.971 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.763     ;
; -8.963 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.755     ;
; -8.959 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.751     ;
; -8.956 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.748     ;
; -8.923 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.715     ;
; -8.922 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.202     ;
; -8.922 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.202     ;
; -8.922 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.202     ;
; -8.922 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.202     ;
; -8.922 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.202     ;
; -8.922 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.202     ;
; -8.922 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.202     ;
; -8.921 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.713     ;
; -8.918 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.301      ; 10.214     ;
; -8.913 ; data_mem:data_mem_inst|read_data[10]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.298      ; 10.206     ;
; -8.889 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.665     ;
; -8.889 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.665     ;
; -8.889 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.665     ;
; -8.889 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.665     ;
; -8.889 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.665     ;
; -8.889 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.665     ;
; -8.889 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.665     ;
; -8.884 ; cpu:processor|ex_mem:ex_mem_reg|data_out[1]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.801      ; 10.680     ;
; -8.879 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.671     ;
; -8.879 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.159     ;
; -8.879 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.159     ;
; -8.879 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.159     ;
; -8.879 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.159     ;
; -8.879 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.159     ;
; -8.879 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.159     ;
; -8.879 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.285      ; 10.159     ;
; -8.878 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.654     ;
; -8.878 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.654     ;
; -8.878 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.654     ;
; -8.878 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.654     ;
; -8.878 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.654     ;
; -8.878 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.654     ;
; -8.878 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.654     ;
; -8.874 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.797      ; 10.666     ;
; -8.865 ; cpu:processor|mem_wb:mem_wb_reg|data_out[37]      ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.795      ; 10.655     ;
; -8.851 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.627     ;
; -8.851 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.627     ;
; -8.851 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.627     ;
; -8.851 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.627     ;
; -8.851 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.627     ;
; -8.851 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.627     ;
; -8.851 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.781      ; 10.627     ;
+--------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk24'                                                                ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.269 ; clk12     ; clk12   ; clk12        ; clk24       ; 0.500        ; 0.822      ; 1.776      ;
; 0.252  ; clk12     ; clk12   ; clk12        ; clk24       ; 1.000        ; 0.822      ; 1.755      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk48'                                                                ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.232 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.500        ; 2.104      ; 3.011      ;
; 0.270  ; clk24     ; clk24   ; clk24        ; clk48       ; 1.000        ; 2.104      ; 3.009      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk48'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.212 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.000        ; 2.187      ; 2.743      ;
; 0.732 ; clk24     ; clk24   ; clk24        ; clk48       ; -0.500       ; 2.187      ; 2.763      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk12'                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; data_mem:data_mem_inst|state[0]                           ; data_mem:data_mem_inst|state[0]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; cpu:processor|ex_mem:ex_mem_reg|data_out[0]               ; cpu:processor|ex_mem:ex_mem_reg|data_out[0]                                                                                               ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; cpu:processor|distribution_unit:DU_inst0|state[1]         ; cpu:processor|distribution_unit:DU_inst0|state[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; data_mem:data_mem_inst|state[1]                           ; data_mem:data_mem_inst|state[1]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.519      ;
; 0.326 ; data_mem:data_mem_inst|addr_buf[11]                       ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a4~porta_address_reg0                         ; clk12        ; clk12       ; 0.000        ; 0.343      ; 0.838      ;
; 0.326 ; data_mem:data_mem_inst|addr_buf[11]                       ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a7~porta_address_reg0                         ; clk12        ; clk12       ; 0.000        ; 0.342      ; 0.837      ;
; 0.350 ; data_mem:data_mem_inst|line_buf[181]                      ; data_mem:data_mem_inst|dist_out[181]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.550      ;
; 0.355 ; cpu:processor|program_counter:PC|outAddr[30]              ; cpu:processor|if_id:if_id_reg|data_out[30]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; cpu:processor|program_counter:PC|outAddr[15]              ; cpu:processor|if_id:if_id_reg|data_out[15]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; cpu:processor|program_counter:PC|outAddr[21]              ; cpu:processor|if_id:if_id_reg|data_out[21]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; data_mem:data_mem_inst|line_buf[223]                      ; data_mem:data_mem_inst|dist_out[223]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.556      ;
; 0.361 ; cpu:processor|program_counter:PC|outAddr[8]               ; cpu:processor|if_id:if_id_reg|data_out[8]                                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.562      ;
; 0.396 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[247] ; data_mem:data_mem_inst|dist_in_buf[243]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.720      ; 1.260      ;
; 0.398 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[52]  ; data_mem:data_mem_inst|dist_in_buf[48]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.721      ; 1.263      ;
; 0.410 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[137] ; data_mem:data_mem_inst|dist_in_buf[133]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.713      ; 1.267      ;
; 0.417 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[184] ; data_mem:data_mem_inst|dist_in_buf[180]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.720      ; 1.281      ;
; 0.418 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[470]       ; data_mem:data_mem_inst|line_buf[227]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.618      ;
; 0.419 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[65]  ; data_mem:data_mem_inst|dist_in_buf[61]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.712      ; 1.275      ;
; 0.419 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[2]   ; data_mem:data_mem_inst|DMemWrite_buf                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.706      ; 1.269      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[478]       ; data_mem:data_mem_inst|line_buf[231]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[430]       ; data_mem:data_mem_inst|line_buf[207]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[515]       ; data_mem:data_mem_inst|line_buf[250]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[386]       ; data_mem:data_mem_inst|line_buf[185]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[517]       ; data_mem:data_mem_inst|line_buf[251]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[345]       ; data_mem:data_mem_inst|line_buf[165]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[192]       ; data_mem:data_mem_inst|line_buf[88]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[103]       ; data_mem:data_mem_inst|line_buf[44]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[399]       ; data_mem:data_mem_inst|line_buf[192]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.419 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[355]       ; data_mem:data_mem_inst|line_buf[170]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.619      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[348]       ; data_mem:data_mem_inst|line_buf[166]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[219]       ; data_mem:data_mem_inst|line_buf[102]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[276]       ; data_mem:data_mem_inst|line_buf[130]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[86]        ; data_mem:data_mem_inst|line_buf[35]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[22]        ; data_mem:data_mem_inst|line_buf[3]                                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[447]       ; data_mem:data_mem_inst|line_buf[216]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.619      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[232]       ; data_mem:data_mem_inst|line_buf[108]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.420 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[483]       ; data_mem:data_mem_inst|line_buf[234]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.620      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[279]       ; data_mem:data_mem_inst|line_buf[132]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.621      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[325]       ; data_mem:data_mem_inst|line_buf[155]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.621      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[273]       ; data_mem:data_mem_inst|line_buf[129]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.621      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[209]       ; data_mem:data_mem_inst|line_buf[97]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.621      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[387]       ; data_mem:data_mem_inst|line_buf[186]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.621      ;
; 0.421 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[367]       ; data_mem:data_mem_inst|line_buf[176]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.621      ;
; 0.422 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[75]  ; data_mem:data_mem_inst|dist_in_buf[71]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.712      ; 1.278      ;
; 0.422 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[312]       ; data_mem:data_mem_inst|line_buf[148]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.622      ;
; 0.422 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[329]       ; data_mem:data_mem_inst|line_buf[157]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.622      ;
; 0.422 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[366]       ; data_mem:data_mem_inst|line_buf[175]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.622      ;
; 0.422 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[342]       ; data_mem:data_mem_inst|line_buf[163]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.622      ;
; 0.422 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[79]        ; data_mem:data_mem_inst|line_buf[32]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.621      ;
; 0.423 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[219] ; data_mem:data_mem_inst|dist_in_buf[215]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.712      ; 1.279      ;
; 0.424 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[218] ; data_mem:data_mem_inst|dist_in_buf[214]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.709      ; 1.277      ;
; 0.426 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[54]  ; data_mem:data_mem_inst|dist_in_buf[50]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.721      ; 1.291      ;
; 0.428 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[23]  ; data_mem:data_mem_inst|dist_in_buf[19]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.721      ; 1.293      ;
; 0.429 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[154] ; data_mem:data_mem_inst|dist_in_buf[150]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.711      ; 1.284      ;
; 0.429 ; cpu:processor|ex_mem:ex_mem_reg|data_out[118]             ; cpu:processor|mem_wb:mem_wb_reg|data_out[48]                                                                                              ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.629      ;
; 0.430 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[211] ; data_mem:data_mem_inst|dist_in_buf[207]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.720      ; 1.294      ;
; 0.430 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[96]  ; data_mem:data_mem_inst|dist_in_buf[92]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.721      ; 1.295      ;
; 0.430 ; data_mem:data_mem_inst|dist_in_buf[187]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[389]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.631      ;
; 0.431 ; data_mem:data_mem_inst|dist_in_buf[188]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[391]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.631      ;
; 0.434 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[35]  ; data_mem:data_mem_inst|dist_in_buf[31]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.719      ; 1.297      ;
; 0.434 ; data_mem:data_mem_inst|dist_in_buf[117]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[249]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.634      ;
; 0.435 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[79]  ; data_mem:data_mem_inst|dist_in_buf[75]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.713      ; 1.292      ;
; 0.437 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[166] ; data_mem:data_mem_inst|dist_in_buf[162]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.712      ; 1.293      ;
; 0.437 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[227] ; data_mem:data_mem_inst|dist_in_buf[223]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.711      ; 1.292      ;
; 0.437 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[64]  ; data_mem:data_mem_inst|dist_in_buf[60]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.720      ; 1.301      ;
; 0.438 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[73]  ; data_mem:data_mem_inst|dist_in_buf[69]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.710      ; 1.292      ;
; 0.443 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[81]  ; data_mem:data_mem_inst|dist_in_buf[77]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.713      ; 1.300      ;
; 0.444 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[246] ; data_mem:data_mem_inst|dist_in_buf[242]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.723      ; 1.311      ;
; 0.444 ; data_mem:data_mem_inst|dist_in_buf[190]                   ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a7~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.345      ; 0.958      ;
; 0.446 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[194] ; data_mem:data_mem_inst|dist_in_buf[190]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.720      ; 1.310      ;
; 0.447 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[116] ; data_mem:data_mem_inst|dist_in_buf[112]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.722      ; 1.313      ;
; 0.448 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[243] ; data_mem:data_mem_inst|dist_in_buf[239]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.719      ; 1.311      ;
; 0.448 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[31]  ; data_mem:data_mem_inst|dist_in_buf[27]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.712      ; 1.304      ;
; 0.450 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[13]  ; data_mem:data_mem_inst|dist_in_buf[9]                                                                                                     ; clk12        ; clk12       ; 0.000        ; 0.716      ; 1.310      ;
; 0.450 ; data_mem:data_mem_inst|dist_in_buf[205]                   ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a9~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.342      ; 0.961      ;
; 0.451 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[47]  ; data_mem:data_mem_inst|dist_in_buf[43]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.712      ; 1.307      ;
; 0.451 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[195] ; data_mem:data_mem_inst|dist_in_buf[191]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.711      ; 1.306      ;
; 0.452 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[221] ; data_mem:data_mem_inst|dist_in_buf[217]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.704      ; 1.300      ;
; 0.452 ; cpu:processor|mem_wb:mem_wb_reg|data_out[1]               ; cpu:processor|ex_mem:ex_mem_reg|data_out[107]                                                                                             ; clk12        ; clk12       ; 0.000        ; 0.405      ; 1.001      ;
; 0.452 ; cpu:processor|mem_wb:mem_wb_reg|data_out[30]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.348      ; 0.969      ;
; 0.452 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[168]       ; data_mem:data_mem_inst|line_buf[76]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.652      ;
; 0.453 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[510]       ; data_mem:data_mem_inst|line_buf[247]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.653      ;
; 0.453 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[294]       ; data_mem:data_mem_inst|line_buf[139]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.652      ;
; 0.454 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[113] ; data_mem:data_mem_inst|dist_in_buf[109]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.714      ; 1.312      ;
; 0.454 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[262]       ; data_mem:data_mem_inst|line_buf[123]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.654      ;
; 0.454 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[374]       ; data_mem:data_mem_inst|line_buf[179]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.654      ;
; 0.455 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[111] ; data_mem:data_mem_inst|dist_in_buf[107]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.713      ; 1.312      ;
; 0.455 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[422]       ; data_mem:data_mem_inst|line_buf[203]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.654      ;
; 0.456 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[45]  ; data_mem:data_mem_inst|dist_in_buf[41]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.716      ; 1.316      ;
; 0.456 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[26]  ; data_mem:data_mem_inst|dist_in_buf[22]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.711      ; 1.311      ;
; 0.456 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[496]       ; data_mem:data_mem_inst|line_buf[240]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.656      ;
; 0.457 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[438]       ; data_mem:data_mem_inst|line_buf[211]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.658      ;
; 0.458 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[218]       ; data_mem:data_mem_inst|line_buf[101]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.055      ; 0.657      ;
; 0.459 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[210] ; data_mem:data_mem_inst|dist_in_buf[206]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.707      ; 1.310      ;
; 0.460 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[451]       ; data_mem:data_mem_inst|line_buf[218]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.660      ;
; 0.460 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[317]       ; data_mem:data_mem_inst|line_buf[151]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.660      ;
; 0.461 ; cpu:processor|distReg:distReg_inst0|wrData_buf[167]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[171]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.661      ;
; 0.461 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[19]  ; data_mem:data_mem_inst|dist_in_buf[15]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.709      ; 1.314      ;
; 0.461 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[442]       ; data_mem:data_mem_inst|line_buf[213]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.057      ; 0.662      ;
; 0.462 ; cpu:processor|distReg:distReg_inst0|wrData_buf[236]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[240]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.056      ; 0.662      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk24'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.464 ; clk12     ; clk12   ; clk12        ; clk24       ; 0.000        ; 0.872      ; 1.670      ;
; 0.991 ; clk12     ; clk12   ; clk12        ; clk24       ; -0.500       ; 0.872      ; 1.697      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk12 ; -5.728 ; -3678.511         ;
; clk48 ; 0.032  ; 0.000             ;
; clk24 ; 0.041  ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk48 ; 0.121 ; 0.000             ;
; clk12 ; 0.181 ; 0.000             ;
; clk24 ; 0.285 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk48 ; -3.000 ; -4.000                          ;
; clk12 ; -1.000 ; -2446.000                       ;
; clk24 ; -1.000 ; -1.000                          ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk12'                                                                                                                                  ;
+--------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -5.728 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 7.161      ;
; -5.649 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 7.077      ;
; -5.649 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 7.077      ;
; -5.649 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 7.077      ;
; -5.649 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 7.077      ;
; -5.649 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 7.077      ;
; -5.649 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 7.077      ;
; -5.649 ; cpu:processor|mem_wb:mem_wb_reg|data_out[106]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 7.077      ;
; -5.637 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 7.070      ;
; -5.585 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 7.018      ;
; -5.579 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 7.012      ;
; -5.558 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.986      ;
; -5.558 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.986      ;
; -5.558 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.986      ;
; -5.558 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.986      ;
; -5.558 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.986      ;
; -5.558 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.986      ;
; -5.558 ; cpu:processor|id_ex:id_ex_reg|data_out[169]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.986      ;
; -5.525 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 6.958      ;
; -5.522 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 6.955      ;
; -5.506 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.934      ;
; -5.506 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.934      ;
; -5.506 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.934      ;
; -5.506 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.934      ;
; -5.506 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.934      ;
; -5.506 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.934      ;
; -5.506 ; cpu:processor|ex_mem:ex_mem_reg|data_out[147]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.934      ;
; -5.500 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.928      ;
; -5.500 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.928      ;
; -5.500 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.928      ;
; -5.500 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.928      ;
; -5.500 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.928      ;
; -5.500 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.928      ;
; -5.500 ; cpu:processor|ex_mem:ex_mem_reg|data_out[153]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.928      ;
; -5.467 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 6.900      ;
; -5.459 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.445      ; 6.891      ;
; -5.453 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.445      ; 6.885      ;
; -5.446 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.874      ;
; -5.446 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.874      ;
; -5.446 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.874      ;
; -5.446 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.874      ;
; -5.446 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.874      ;
; -5.446 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.874      ;
; -5.446 ; cpu:processor|id_ex:id_ex_reg|data_out[170]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.874      ;
; -5.443 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.871      ;
; -5.443 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.871      ;
; -5.443 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.871      ;
; -5.443 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.871      ;
; -5.443 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.871      ;
; -5.443 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.871      ;
; -5.443 ; cpu:processor|id_ex:id_ex_reg|data_out[176]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.871      ;
; -5.440 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.174      ; 6.601      ;
; -5.438 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 6.871      ;
; -5.422 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 6.855      ;
; -5.415 ; cpu:processor|mem_wb:mem_wb_reg|data_out[37]      ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.444      ; 6.846      ;
; -5.391 ; data_mem:data_mem_inst|read_data[1]               ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.175      ; 6.553      ;
; -5.388 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.816      ;
; -5.388 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.816      ;
; -5.388 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.816      ;
; -5.388 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.816      ;
; -5.388 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.816      ;
; -5.388 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.816      ;
; -5.388 ; cpu:processor|id_ex:id_ex_reg|data_out[168]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.816      ;
; -5.382 ; cpu:processor|mem_wb:mem_wb_reg|data_out[109]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 6.815      ;
; -5.380 ; cpu:processor|ex_mem:ex_mem_reg|data_out[138]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.445      ; 6.812      ;
; -5.380 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.807      ;
; -5.380 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.807      ;
; -5.380 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.807      ;
; -5.380 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.807      ;
; -5.380 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.807      ;
; -5.380 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.807      ;
; -5.380 ; cpu:processor|ex_mem:ex_mem_reg|data_out[139]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.807      ;
; -5.375 ; cpu:processor|ex_mem:ex_mem_reg|data_out[146]     ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.446      ; 6.808      ;
; -5.374 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.801      ;
; -5.374 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.801      ;
; -5.374 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.801      ;
; -5.374 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.801      ;
; -5.374 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.801      ;
; -5.374 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.801      ;
; -5.374 ; cpu:processor|id_ex:id_ex_reg|data_out[163]       ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.440      ; 6.801      ;
; -5.369 ; data_mem:data_mem_inst|read_data[17]              ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.175      ; 6.531      ;
; -5.361 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.169      ; 6.517      ;
; -5.361 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.169      ; 6.517      ;
; -5.361 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.169      ; 6.517      ;
; -5.361 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.169      ; 6.517      ;
; -5.361 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.169      ; 6.517      ;
; -5.361 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.169      ; 6.517      ;
; -5.361 ; data_mem:data_mem_inst|read_data[13]              ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.169      ; 6.517      ;
; -5.359 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.787      ;
; -5.359 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.787      ;
; -5.359 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.787      ;
; -5.359 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[3] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.787      ;
; -5.359 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[5] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.787      ;
; -5.359 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[6] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.787      ;
; -5.359 ; cpu:processor|mem_wb:mem_wb_reg|data_out[105]     ; data_mem:data_mem_inst|led_reg[7] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.787      ;
; -5.359 ; cpu:processor|ex_mem:ex_mem_reg|data_out[2]       ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.445      ; 6.791      ;
; -5.352 ; cpu:processor|distReg:distReg_inst0|wrAddr_buf[3] ; data_mem:data_mem_inst|led_reg[4] ; clk12        ; clk12       ; 1.000        ; 0.445      ; 6.784      ;
; -5.343 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[0] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.771      ;
; -5.343 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[1] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.771      ;
; -5.343 ; cpu:processor|mem_wb:mem_wb_reg|data_out[115]     ; data_mem:data_mem_inst|led_reg[2] ; clk12        ; clk12       ; 1.000        ; 0.441      ; 6.771      ;
+--------+---------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk48'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.032 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.500        ; 1.333      ; 1.893      ;
; 0.533 ; clk24     ; clk24   ; clk24        ; clk48       ; 1.000        ; 1.333      ; 1.892      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk24'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.041 ; clk12     ; clk12   ; clk12        ; clk24       ; 0.500        ; 0.489      ; 1.050      ;
; 0.536 ; clk12     ; clk12   ; clk12        ; clk24       ; 1.000        ; 0.489      ; 1.055      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk48'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.121 ; clk24     ; clk24   ; clk24        ; clk48       ; 0.000        ; 1.390      ; 1.720      ;
; 0.635 ; clk24     ; clk24   ; clk24        ; clk48       ; -0.500       ; 1.390      ; 1.734      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk12'                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; data_mem:data_mem_inst|addr_buf[11]                       ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a7~porta_address_reg0                         ; clk12        ; clk12       ; 0.000        ; 0.223      ; 0.508      ;
; 0.182 ; data_mem:data_mem_inst|addr_buf[11]                       ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a4~porta_address_reg0                         ; clk12        ; clk12       ; 0.000        ; 0.223      ; 0.509      ;
; 0.187 ; data_mem:data_mem_inst|state[0]                           ; data_mem:data_mem_inst|state[0]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; cpu:processor|ex_mem:ex_mem_reg|data_out[0]               ; cpu:processor|ex_mem:ex_mem_reg|data_out[0]                                                                                               ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cpu:processor|distribution_unit:DU_inst0|state[1]         ; cpu:processor|distribution_unit:DU_inst0|state[1]                                                                                         ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; data_mem:data_mem_inst|state[1]                           ; data_mem:data_mem_inst|state[1]                                                                                                           ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; data_mem:data_mem_inst|line_buf[181]                      ; data_mem:data_mem_inst|dist_out[181]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.321      ;
; 0.205 ; cpu:processor|program_counter:PC|outAddr[15]              ; cpu:processor|if_id:if_id_reg|data_out[15]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; cpu:processor|program_counter:PC|outAddr[30]              ; cpu:processor|if_id:if_id_reg|data_out[30]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; cpu:processor|program_counter:PC|outAddr[21]              ; cpu:processor|if_id:if_id_reg|data_out[21]                                                                                                ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; data_mem:data_mem_inst|line_buf[223]                      ; data_mem:data_mem_inst|dist_out[223]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.326      ;
; 0.210 ; cpu:processor|program_counter:PC|outAddr[8]               ; cpu:processor|if_id:if_id_reg|data_out[8]                                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.331      ;
; 0.214 ; data_mem:data_mem_inst|dist_in_buf[190]                   ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a7~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.225      ; 0.543      ;
; 0.218 ; data_mem:data_mem_inst|dist_in_buf[205]                   ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a9~porta_datain_reg0                          ; clk12        ; clk12       ; 0.000        ; 0.221      ; 0.543      ;
; 0.232 ; cpu:processor|mem_wb:mem_wb_reg|data_out[30]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.227      ; 0.563      ;
; 0.237 ; cpu:processor|mem_wb:mem_wb_reg|data_out[14]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.224      ; 0.565      ;
; 0.241 ; cpu:processor|mem_wb:mem_wb_reg|data_out[11]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.222      ; 0.567      ;
; 0.247 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[137] ; data_mem:data_mem_inst|dist_in_buf[133]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.411      ; 0.742      ;
; 0.248 ; cpu:processor|mem_wb:mem_wb_reg|data_out[5]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.224      ; 0.576      ;
; 0.249 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[65]  ; data_mem:data_mem_inst|dist_in_buf[61]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.410      ; 0.743      ;
; 0.250 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[470]       ; data_mem:data_mem_inst|line_buf[227]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.371      ;
; 0.250 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[345]       ; data_mem:data_mem_inst|line_buf[165]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.371      ;
; 0.251 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[348]       ; data_mem:data_mem_inst|line_buf[166]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[386]       ; data_mem:data_mem_inst|line_buf[185]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.371      ;
; 0.251 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[517]       ; data_mem:data_mem_inst|line_buf[251]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[399]       ; data_mem:data_mem_inst|line_buf[192]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[103]       ; data_mem:data_mem_inst|line_buf[44]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[478]       ; data_mem:data_mem_inst|line_buf[231]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[430]       ; data_mem:data_mem_inst|line_buf[207]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[515]       ; data_mem:data_mem_inst|line_buf[250]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[276]       ; data_mem:data_mem_inst|line_buf[130]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[86]        ; data_mem:data_mem_inst|line_buf[35]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[22]        ; data_mem:data_mem_inst|line_buf[3]                                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[367]       ; data_mem:data_mem_inst|line_buf[176]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[355]       ; data_mem:data_mem_inst|line_buf[170]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[483]       ; data_mem:data_mem_inst|line_buf[234]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[192]       ; data_mem:data_mem_inst|line_buf[88]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[447]       ; data_mem:data_mem_inst|line_buf[216]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[232]       ; data_mem:data_mem_inst|line_buf[108]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; cpu:processor|ex_mem:ex_mem_reg|data_out[118]             ; cpu:processor|mem_wb:mem_wb_reg|data_out[48]                                                                                              ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[279]       ; data_mem:data_mem_inst|line_buf[132]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[325]       ; data_mem:data_mem_inst|line_buf[155]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[366]       ; data_mem:data_mem_inst|line_buf[175]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[219]       ; data_mem:data_mem_inst|line_buf[102]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[387]       ; data_mem:data_mem_inst|line_buf[186]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[79]        ; data_mem:data_mem_inst|line_buf[32]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[52]  ; data_mem:data_mem_inst|dist_in_buf[48]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.416      ; 0.754      ;
; 0.254 ; cpu:processor|mem_wb:mem_wb_reg|data_out[19]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.224      ; 0.582      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[329]       ; data_mem:data_mem_inst|line_buf[157]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[273]       ; data_mem:data_mem_inst|line_buf[129]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[209]       ; data_mem:data_mem_inst|line_buf[97]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; data_mem:data_mem_inst|dist_in_buf[187]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[389]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; data_mem:data_mem_inst|dist_in_buf[188]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[391]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[342]       ; data_mem:data_mem_inst|line_buf[163]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[75]  ; data_mem:data_mem_inst|dist_in_buf[71]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.410      ; 0.749      ;
; 0.255 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[219] ; data_mem:data_mem_inst|dist_in_buf[215]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.410      ; 0.749      ;
; 0.255 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[312]       ; data_mem:data_mem_inst|line_buf[148]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[317]       ; data_mem:data_mem_inst|line_buf[151]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; data_mem:data_mem_inst|dist_in_buf[117]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[249]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; cpu:processor|mem_wb:mem_wb_reg|data_out[27]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.227      ; 0.587      ;
; 0.257 ; cpu:processor|mem_wb:mem_wb_reg|data_out[13]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.222      ; 0.583      ;
; 0.257 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[374]       ; data_mem:data_mem_inst|line_buf[179]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; data_mem:data_mem_inst|dist_in_buf[24]                    ; data_mem:data_mem_inst|data_block_rtl_0_bypass[63]                                                                                        ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[510]       ; data_mem:data_mem_inst|line_buf[247]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[79]  ; data_mem:data_mem_inst|dist_in_buf[75]                                                                                                    ; clk12        ; clk12       ; 0.000        ; 0.410      ; 0.752      ;
; 0.258 ; data_mem:data_mem_inst|dist_in_buf[190]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[395]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; cpu:processor|distReg:distReg_inst0|wrData_buf[184]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[188]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; cpu:processor|distReg:distReg_inst0|wrData_buf[167]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[171]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; cpu:processor|mem_wb:mem_wb_reg|data_out[6]               ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.222      ; 0.585      ;
; 0.259 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[227] ; data_mem:data_mem_inst|dist_in_buf[223]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.410      ; 0.753      ;
; 0.259 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[294]       ; data_mem:data_mem_inst|line_buf[139]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[247] ; data_mem:data_mem_inst|dist_in_buf[243]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.415      ; 0.759      ;
; 0.260 ; cpu:processor|distReg:distReg_inst0|wrData_buf[232]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[236]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; cpu:processor|distReg:distReg_inst0|wrData_buf[236]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[240]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; cpu:processor|distReg:distReg_inst0|wrData_buf[63]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[67]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; cpu:processor|distReg:distReg_inst0|wrData_buf[255]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[259]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; cpu:processor|mem_wb:mem_wb_reg|data_out[20]              ; cpu:processor|csr_file:ControlAndStatus_registers|altsyncram:csr_file_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk12        ; clk12       ; 0.000        ; 0.224      ; 0.588      ;
; 0.260 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[126]       ; data_mem:data_mem_inst|line_buf[55]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; data_mem:data_mem_inst|dist_in_buf[155]                   ; data_mem:data_mem_inst|altsyncram:data_block_rtl_0|altsyncram_2sn1:auto_generated|ram_block1a22~porta_datain_reg0                         ; clk12        ; clk12       ; 0.000        ; 0.220      ; 0.584      ;
; 0.260 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[406]       ; data_mem:data_mem_inst|line_buf[195]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[390]       ; data_mem:data_mem_inst|line_buf[187]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[250]       ; data_mem:data_mem_inst|line_buf[117]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; data_mem:data_mem_inst|dist_in_buf[205]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[425]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[422]       ; data_mem:data_mem_inst|line_buf[203]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[64]        ; data_mem:data_mem_inst|line_buf[24]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[168]       ; data_mem:data_mem_inst|line_buf[76]                                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; cpu:processor|distReg:distReg_inst0|wrData_buf[233]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[237]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; cpu:processor|distReg:distReg_inst0|wrData_buf[21]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[25]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; cpu:processor|distReg:distReg_inst0|wrData_buf[14]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[18]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; cpu:processor|distReg:distReg_inst0|wrData_buf[80]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[84]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; cpu:processor|distReg:distReg_inst0|wrData_buf[224]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[228]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[166] ; data_mem:data_mem_inst|dist_in_buf[162]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.409      ; 0.754      ;
; 0.261 ; cpu:processor|distReg:distReg_inst0|wrData_buf[214]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[218]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[154] ; data_mem:data_mem_inst|dist_in_buf[150]                                                                                                   ; clk12        ; clk12       ; 0.000        ; 0.408      ; 0.753      ;
; 0.261 ; cpu:processor|distReg:distReg_inst0|wrData_buf[149]       ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[153]                                                                                 ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; cpu:processor|distReg:distReg_inst0|wrData_buf[87]        ; cpu:processor|id_ex_dregs:id_ex_dregs_inst0|data_out[91]                                                                                  ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[262]       ; data_mem:data_mem_inst|line_buf[123]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; data_mem:data_mem_inst|dist_in_buf[243]                   ; data_mem:data_mem_inst|data_block_rtl_0_bypass[501]                                                                                       ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[442]       ; data_mem:data_mem_inst|line_buf[213]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; data_mem:data_mem_inst|data_block_rtl_0_bypass[323]       ; data_mem:data_mem_inst|line_buf[154]                                                                                                      ; clk12        ; clk12       ; 0.000        ; 0.037      ; 0.382      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk24'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.285 ; clk12     ; clk12   ; clk12        ; clk24       ; 0.000        ; 0.520      ; 1.004      ;
; 0.786 ; clk12     ; clk12   ; clk12        ; clk24       ; -0.500       ; 0.520      ; 1.005      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.596   ; 0.121 ; N/A      ; N/A     ; -3.000              ;
;  clk12           ; -10.596   ; 0.181 ; N/A      ; N/A     ; -2.174              ;
;  clk24           ; -0.352    ; 0.285 ; N/A      ; N/A     ; -1.000              ;
;  clk48           ; -0.358    ; 0.121 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -7760.198 ; 0.0   ; 0.0      ; 0.0     ; -2544.92            ;
;  clk12           ; -7759.488 ; 0.000 ; N/A      ; N/A     ; -2539.920           ;
;  clk24           ; -0.352    ; 0.000 ; N/A      ; N/A     ; -1.000              ;
;  clk48           ; -0.358    ; 0.000 ; N/A      ; N/A     ; -4.000              ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk48                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk12      ; clk12    ; 2077380  ; 0        ; 0        ; 0        ;
; clk12      ; clk24    ; 1        ; 1        ; 0        ; 0        ;
; clk24      ; clk48    ; 1        ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk12      ; clk12    ; 2077380  ; 0        ; 0        ; 0        ;
; clk12      ; clk24    ; 1        ; 1        ; 0        ; 0        ;
; clk24      ; clk48    ; 1        ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk12  ; clk12 ; Base ; Constrained ;
; clk24  ; clk24 ; Base ; Constrained ;
; clk48  ; clk48 ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri May 24 13:21:18 2019
Info: Command: quartus_sta distribution -c distribution
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'distribution.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk12 clk12
    Info (332105): create_clock -period 1.000 -name clk24 clk24
    Info (332105): create_clock -period 1.000 -name clk48 clk48
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.596           -7759.488 clk12 
    Info (332119):    -0.358              -0.358 clk48 
    Info (332119):    -0.352              -0.352 clk24 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 clk48 
    Info (332119):     0.343               0.000 clk12 
    Info (332119):     0.528               0.000 clk24 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk48 
    Info (332119):    -2.174           -2539.920 clk12 
    Info (332119):    -1.000              -1.000 clk24 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.410           -6755.847 clk12 
    Info (332119):    -0.269              -0.269 clk24 
    Info (332119):    -0.232              -0.232 clk48 
Info (332146): Worst-case hold slack is 0.212
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.212               0.000 clk48 
    Info (332119):     0.311               0.000 clk12 
    Info (332119):     0.464               0.000 clk24 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk48 
    Info (332119):    -2.174           -2539.920 clk12 
    Info (332119):    -1.000              -1.000 clk24 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.728           -3678.511 clk12 
    Info (332119):     0.032               0.000 clk48 
    Info (332119):     0.041               0.000 clk24 
Info (332146): Worst-case hold slack is 0.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.121               0.000 clk48 
    Info (332119):     0.181               0.000 clk12 
    Info (332119):     0.285               0.000 clk24 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk48 
    Info (332119):    -1.000           -2446.000 clk12 
    Info (332119):    -1.000              -1.000 clk24 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 880 megabytes
    Info: Processing ended: Fri May 24 13:21:25 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


