Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: uart_verification_return.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_verification_return.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_verification_return"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : uart_verification_return
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\uart_components.vhd" into library work
Parsing package <uart_components>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\transmitter.vhd" into library work
Parsing entity <transmitter>.
Parsing architecture <Behavioral> of entity <transmitter>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\reciver.vhd" into library work
Parsing entity <reciver>.
Parsing architecture <Behavioral> of entity <reciver>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <Behavioral> of entity <fifo>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\baud_freq_div.vhd" into library work
Parsing entity <baud_freq_div>.
Parsing architecture <Behavioral> of entity <baud_freq_div>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\uart.vhd" into library work
Parsing entity <uart>.
Parsing architecture <Behavioral> of entity <uart>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\ipcore_dir\dcm24_to_50.vhd" into library work
Parsing entity <dcm24_to_50>.
Parsing architecture <xilinx> of entity <dcm24_to_50>.
Parsing VHDL file "D:\BSc_workspace\Bachelor_work\UART_communication\uart_verification_return.vhd" into library work
Parsing entity <uart_verification_return>.
Parsing architecture <Behavioral> of entity <uart_verification_return>.
WARNING:HDLCompiler:946 - "D:\BSc_workspace\Bachelor_work\UART_communication\uart_verification_return.vhd" Line 99: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <uart_verification_return> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dcm24_to_50> (architecture <xilinx>) from library <work>.

Elaborating entity <uart> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <baud_freq_div> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reciver> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fifo> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <transmitter> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_verification_return>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\uart_verification_return.vhd".
        BAUD_RATE_SEL = 3
        DATA_BIT_SEL = 2
        DATA_WIDTH = 8
INFO:Xst:3210 - "D:\BSc_workspace\Bachelor_work\UART_communication\uart_verification_return.vhd" line 104: Output port <oUART_FULL> of the instance <eUART> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <sOUART_DATA>.
    Found 2-bit register for signal <sCURRENT_STATE>.
    Found finite state machine <FSM_0> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | sCLK (rising_edge)                             |
    | Reset              | snRST_INV_77_o (positive)                      |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_verification_return> synthesized.

Synthesizing Unit <dcm24_to_50>.
    Related source file is "D:\BSc_workspace\Bachelor_work\I2C_Emulation_Via_Serial\ipcore_dir\dcm24_to_50.vhd".
    Summary:
	no macro.
Unit <dcm24_to_50> synthesized.

Synthesizing Unit <uart>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\uart.vhd".
        BAUD_RATE_SEL = 3
        DATA_BIT_SEL = 2
        DATA_WIDTH = 8
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <baud_freq_div>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\baud_freq_div.vhd".
        CLK_FREQUENCY = 50000000
        BAUD_RATE_SEL = 3
        CLK_CNT_WIDTH = 11
    Found 11-bit register for signal <sCLK_CNT>.
    Found 11-bit register for signal <sBAUD_RATE_REG>.
    Found 11-bit adder for signal <sCLK_CNT[10]_GND_15_o_add_2_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_6_OUT<10:0>> created at line 1308.
    Found 8x11-bit Read Only RAM for signal <sBAUD_RATE>
    Found 11-bit comparator equal for signal <oTC> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <baud_freq_div> synthesized.

Synthesizing Unit <reciver>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\reciver.vhd".
        DATA_WIDTH = 8
        START_TC_PERIOD = 8
        TC_PERIOD = 16
        DATA_CNT_WIDTH = 3
        TC_CNT_WIDTH = 5
        DATA_BIT_SEL = 2
    Found 3-bit register for signal <sDATA_BIT_REG>.
    Found 5-bit register for signal <sTC_CNT>.
    Found 3-bit register for signal <sDATA_CNT>.
    Found 3-bit register for signal <sCURRENT_STATE>.
    Found 9-bit register for signal <sSHW_REG>.
    Found finite state machine <FSM_1> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <sTC_CNT[4]_GND_17_o_add_15_OUT> created at line 1241.
    Found 3-bit adder for signal <sDATA_CNT[2]_GND_17_o_add_22_OUT> created at line 1241.
    Found 4x3-bit Read Only RAM for signal <sDATA_BIT>
    Found 3-bit comparator equal for signal <sDATA_CNT[2]_sDATA_BIT_REG[2]_equal_22_o> created at line 189
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reciver> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\fifo.vhd".
        DATA_WIDTH = 8
        NUM_OF_WORDS = 4
    Found 1-bit register for signal <sEMPTY>.
    Found 1-bit register for signal <sFULL>.
    Found 8-bit register for signal <sFIFO<14>>.
    Found 8-bit register for signal <sFIFO<13>>.
    Found 8-bit register for signal <sFIFO<12>>.
    Found 8-bit register for signal <sFIFO<11>>.
    Found 8-bit register for signal <sFIFO<10>>.
    Found 8-bit register for signal <sFIFO<9>>.
    Found 8-bit register for signal <sFIFO<8>>.
    Found 8-bit register for signal <sFIFO<7>>.
    Found 8-bit register for signal <sFIFO<6>>.
    Found 8-bit register for signal <sFIFO<5>>.
    Found 8-bit register for signal <sFIFO<4>>.
    Found 8-bit register for signal <sFIFO<3>>.
    Found 8-bit register for signal <sFIFO<2>>.
    Found 8-bit register for signal <sFIFO<1>>.
    Found 8-bit register for signal <sFIFO<0>>.
    Found 8-bit register for signal <sFIFO<15>>.
    Found 4-bit register for signal <sWR_PTR>.
    Found 4-bit register for signal <sRD_PTR>.
    Found 5-bit adder for signal <n0167> created at line 83.
    Found 5-bit adder for signal <n0169> created at line 91.
    Found 8-bit 16-to-1 multiplexer for signal <sRD_PTR[3]_sFIFO[15][7]_wide_mux_49_OUT> created at line 69.
    Found 5-bit comparator not equal for signal <BUS_0003_GND_19_o_equal_68_o> created at line 111
    Found 5-bit comparator not equal for signal <BUS_0004_GND_19_o_equal_72_o> created at line 123
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <fifo> synthesized.

Synthesizing Unit <transmitter>.
    Related source file is "D:\BSc_workspace\Bachelor_work\UART_communication\transmitter.vhd".
        DATA_WIDTH = 8
        TC_PERIOD = 16
        DATA_CNT_WIDTH = 3
        TC_CNT_WIDTH = 5
        DATA_BIT_SEL = 2
    Found 3-bit register for signal <sDATA_BIT_REG>.
    Found 5-bit register for signal <sTC_CNT>.
    Found 3-bit register for signal <sDATA_CNT>.
    Found 3-bit register for signal <sCURRENT_STATE>.
    Found 8-bit register for signal <sSHW_REG>.
    Found 8-bit register for signal <sPARITY_REG>.
    Found finite state machine <FSM_2> for signal <sCURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <sTC_CNT[4]_GND_21_o_add_19_OUT> created at line 1241.
    Found 3-bit adder for signal <sDATA_CNT[2]_GND_21_o_add_25_OUT> created at line 1241.
    Found 4x3-bit Read Only RAM for signal <sDATA_BIT>
    Found 3-bit comparator equal for signal <sDATA_CNT[2]_sDATA_BIT_REG[2]_equal_25_o> created at line 193
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transmitter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x3-bit single-port Read Only RAM                     : 2
 8x11-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 10
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 3-bit adder                                           : 2
 5-bit adder                                           : 6
# Registers                                            : 52
 1-bit register                                        : 4
 11-bit register                                       : 2
 3-bit register                                        : 4
 4-bit register                                        : 4
 5-bit register                                        : 2
 8-bit register                                        : 35
 9-bit register                                        : 1
# Comparators                                          : 7
 11-bit comparator equal                               : 1
 3-bit comparator equal                                : 2
 5-bit comparator not equal                            : 4
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 26
 11-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 3
# Xors                                                 : 14
 1-bit xor2                                            : 11
 1-bit xor4                                            : 1
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <baud_freq_div>.
The following registers are absorbed into counter <sCLK_CNT>: 1 register on signal <sCLK_CNT>.
INFO:Xst:3217 - HDL ADVISOR - Register <sBAUD_RATE_REG> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_sBAUD_RATE> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iBAUD_SEL>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sBAUD_RATE>    |          |
    -----------------------------------------------------------------------
Unit <baud_freq_div> synthesized (advanced).

Synthesizing (advanced) Unit <reciver>.
The following registers are absorbed into counter <sTC_CNT>: 1 register on signal <sTC_CNT>.
The following registers are absorbed into counter <sDATA_CNT>: 1 register on signal <sDATA_CNT>.
INFO:Xst:3217 - HDL ADVISOR - Register <sDATA_BIT_REG> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_sDATA_BIT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iDATA_SEL>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sDATA_BIT>     |          |
    -----------------------------------------------------------------------
Unit <reciver> synthesized (advanced).

Synthesizing (advanced) Unit <transmitter>.
The following registers are absorbed into counter <sTC_CNT>: 1 register on signal <sTC_CNT>.
The following registers are absorbed into counter <sDATA_CNT>: 1 register on signal <sDATA_CNT>.
INFO:Xst:3217 - HDL ADVISOR - Register <sDATA_BIT_REG> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_sDATA_BIT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iDATA_SEL>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sDATA_BIT>     |          |
    -----------------------------------------------------------------------
Unit <transmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x3-bit single-port distributed Read Only RAM         : 2
 8x11-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 5
 11-bit subtractor                                     : 1
 5-bit adder                                           : 4
# Counters                                             : 5
 11-bit up counter                                     : 1
 3-bit up counter                                      : 2
 5-bit up counter                                      : 2
# Registers                                            : 326
 Flip-Flops                                            : 326
# Comparators                                          : 7
 11-bit comparator equal                               : 1
 3-bit comparator equal                                : 2
 5-bit comparator not equal                            : 4
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 34
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 3
# Xors                                                 : 14
 1-bit xor2                                            : 11
 1-bit xor4                                            : 1
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <sCURRENT_STATE[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 recive | 01
 send   | 10
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eUART/eUART_RECIVER/FSM_1> on signal <sCURRENT_STATE[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 start  | 001
 data   | 011
 parity | 110
 stop   | 010
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eUART/eUART_TRANSMITTER/FSM_2> on signal <sCURRENT_STATE[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 handshake | 001
 start     | 010
 data      | 011
 parity    | 100
 stop      | 101
-----------------------
WARNING:Xst:1710 - FF/Latch <sDATA_BIT_REG_2> (without init value) has a constant value of 1 in block <reciver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sDATA_BIT_REG_2> (without init value) has a constant value of 1 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_verification_return> ...

Optimizing unit <reciver> ...

Optimizing unit <transmitter> ...

Optimizing unit <baud_freq_div> ...

Optimizing unit <fifo> ...
INFO:Xst:3203 - The FF/Latch <eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6> in Unit <uart_verification_return> is the opposite to the following FF/Latch, which will be removed : <eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_verification_return, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 358
 Flip-Flops                                            : 358

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_verification_return.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 489
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 16
#      LUT3                        : 138
#      LUT4                        : 20
#      LUT5                        : 54
#      LUT6                        : 173
#      MUXCY                       : 10
#      MUXF7                       : 43
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 358
#      FDC                         : 31
#      FDCE                        : 317
#      FDP                         : 2
#      FDPE                        : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 22
#      IBUF                        : 11
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             358  out of  54576     0%  
 Number of Slice LUTs:                  407  out of  27288     1%  
    Number used as Logic:               407  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    495
   Number with an unused Flip Flop:     137  out of    495    27%  
   Number with an unused LUT:            88  out of    495    17%  
   Number of fully used LUT-FF pairs:   270  out of    495    54%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    358     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | DCM_SP:CLKFX           | 358   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.536ns (Maximum Frequency: 64.368MHz)
   Minimum input arrival time before clock: 7.131ns
   Maximum output required time after clock: 6.880ns
   Maximum combinational path delay: 7.153ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 15.536ns (frequency: 64.368MHz)
  Total number of paths / destination ports: 15490 / 668
-------------------------------------------------------------------------
Delay:               7.457ns (Levels of Logic = 6)
  Source:            eUART/eUART_RECIVER/sDATA_BIT_REG_0 (FF)
  Destination:       eUART/eRECV_FIFO/sFIFO_15_6 (FF)
  Source Clock:      iCLK rising 2.1X
  Destination Clock: iCLK rising 2.1X

  Data Path: eUART/eUART_RECIVER/sDATA_BIT_REG_0 to eUART/eRECV_FIFO/sFIFO_15_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            21   0.525   1.310  eUART/eUART_RECIVER/sDATA_BIT_REG_0 (eUART/eUART_RECIVER/sDATA_BIT_REG_0)
     LUT2:I1->O            1   0.254   0.790  eUART/eUART_RECIVER/Mmux_sPARITY_OK_3_SW0 (N12)
     LUT6:I4->O            1   0.250   0.000  eUART/eUART_RECIVER/Mmux_sPARITY_OK_3 (eUART/eUART_RECIVER/Mmux_sPARITY_OK_3)
     MUXF7:I1->O          28   0.175   1.453  eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7 (eUART/eUART_RECIVER/sPARITY_OK)
     LUT5:I4->O            1   0.254   0.682  eUART/eUART_RECIVER/oDATA<6>_SW3 (N67)
     LUT6:I5->O           16   0.254   1.182  eUART/eUART_RECIVER/oDATA<6> (eUART/sRECV_DATA<6>)
     LUT3:I2->O            1   0.254   0.000  eUART/eRECV_FIFO/sFIFO_0_6_dpot (eUART/eRECV_FIFO/sFIFO_0_6_dpot)
     FDCE:D                    0.074          eUART/eRECV_FIFO/sFIFO_0_6
    ----------------------------------------
    Total                      7.457ns (2.040ns logic, 5.417ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 1054 / 505
-------------------------------------------------------------------------
Offset:              7.131ns (Levels of Logic = 6)
  Source:            iPARITY_SW (PAD)
  Destination:       eUART/eRECV_FIFO/sFIFO_15_6 (FF)
  Destination Clock: iCLK rising 2.1X

  Data Path: iPARITY_SW to eUART/eRECV_FIFO/sFIFO_15_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.221  iPARITY_SW_IBUF (iPARITY_SW_IBUF)
     LUT6:I0->O            1   0.254   0.000  eUART/eUART_RECIVER/Mmux_sPARITY_OK_3 (eUART/eUART_RECIVER/Mmux_sPARITY_OK_3)
     MUXF7:I1->O          28   0.175   1.453  eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7 (eUART/eUART_RECIVER/sPARITY_OK)
     LUT5:I4->O            1   0.254   0.682  eUART/eUART_RECIVER/oDATA<6>_SW3 (N67)
     LUT6:I5->O           16   0.254   1.182  eUART/eUART_RECIVER/oDATA<6> (eUART/sRECV_DATA<6>)
     LUT3:I2->O            1   0.254   0.000  eUART/eRECV_FIFO/sFIFO_0_6_dpot (eUART/eRECV_FIFO/sFIFO_0_6_dpot)
     FDCE:D                    0.074          eUART/eRECV_FIFO/sFIFO_0_6
    ----------------------------------------
    Total                      7.131ns (2.593ns logic, 4.538ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 23 / 10
-------------------------------------------------------------------------
Offset:              6.880ns (Levels of Logic = 3)
  Source:            eUART/eUART_TRANSMITTER/sDATA_BIT_REG_1 (FF)
  Destination:       oTX (PAD)
  Source Clock:      iCLK rising 2.1X

  Data Path: eUART/eUART_TRANSMITTER/sDATA_BIT_REG_1 to oTX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             5   0.525   1.296  eUART/eUART_TRANSMITTER/sDATA_BIT_REG_1 (eUART/eUART_TRANSMITTER/sDATA_BIT_REG_1)
     LUT6:I0->O            1   0.254   0.958  eUART/eUART_TRANSMITTER/oTX_SW0 (N10)
     LUT6:I2->O            1   0.254   0.681  eUART/eUART_TRANSMITTER/oTX (oTX_OBUF)
     OBUF:I->O                 2.912          oTX_OBUF (oTX)
    ----------------------------------------
    Total                      6.880ns (3.945ns logic, 2.935ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.153ns (Levels of Logic = 4)
  Source:            iPARITY_SW (PAD)
  Destination:       oTX (PAD)

  Data Path: iPARITY_SW to oTX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  iPARITY_SW_IBUF (iPARITY_SW_IBUF)
     LUT6:I5->O            1   0.254   0.958  eUART/eUART_TRANSMITTER/oTX_SW0 (N10)
     LUT6:I2->O            1   0.254   0.681  eUART/eUART_TRANSMITTER/oTX (oTX_OBUF)
     OBUF:I->O                 2.912          oTX_OBUF (oTX)
    ----------------------------------------
    Total                      7.153ns (4.748ns logic, 2.405ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.457|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.50 secs
 
--> 

Total memory usage is 257676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    5 (   0 filtered)

