

================================================================
== Vitis HLS Report for 'svd_3_1_Pipeline_VITIS_LOOP_605_46'
================================================================
* Date:           Sun Feb  5 16:53:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  10.372 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_605_46  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2561|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      64|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       34|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|       34|    2661|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U609  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    |mux_32_64_1_1_U608          |mux_32_64_1_1          |        0|   0|  0|  14|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|  15|  0|  64|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln605_fu_150_p2    |         +|   0|  0|    39|          32|           1|
    |add_ln606_1_fu_212_p2  |         +|   0|  0|    39|          39|          39|
    |add_ln606_2_fu_333_p2  |         +|   0|  0|    64|          64|          64|
    |add_ln606_3_fu_339_p2  |         +|   0|  0|    46|          39|          39|
    |add_ln606_4_fu_349_p2  |         +|   0|  0|    56|          56|          10|
    |add_ln606_5_fu_355_p2  |         +|   0|  0|    56|          56|          56|
    |add_ln606_fu_206_p2    |         +|   0|  0|    39|          39|          10|
    |sub_ln606_1_fu_321_p2  |         -|   0|  0|    64|          64|          64|
    |sub_ln606_2_fu_327_p2  |         -|   0|  0|    63|          56|          56|
    |sub_ln606_fu_196_p2    |         -|   0|  0|    45|          38|          38|
    |icmp_ln605_fu_144_p2   |      icmp|   0|  0|    20|          32|          32|
    |epnp_d0                |       shl|   0|  0|  1865|         448|         448|
    |shl_ln606_fu_361_p2    |       shl|   0|  0|   165|           8|          56|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  2561|         971|         913|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_105  |   9|          2|   32|         64|
    |epnp_we0                |   9|          2|   56|        112|
    |k_fu_86                 |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|  121|        242|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |k_fu_86      |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  34|   0|   34|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_605_46|  return value|
|l              |   in|   32|     ap_none|                                   l|        scalar|
|sv_0_2_reload  |   in|   64|     ap_none|                       sv_0_2_reload|        scalar|
|sv_1_2_reload  |   in|   64|     ap_none|                       sv_1_2_reload|        scalar|
|sv_2_2_reload  |   in|   64|     ap_none|                       sv_2_2_reload|        scalar|
|sext_ln606     |   in|   35|     ap_none|                          sext_ln606|        scalar|
|epnp_address0  |  out|    8|   ap_memory|                                epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                epnp|         array|
+---------------+-----+-----+------------+------------------------------------+--------------+

