|DE1_SoC_ADC
ADC_CONVST <= DE1_SoC_QSYS:u_top.adc_ltc2308_conduit_end_CONVST
ADC_DIN <= DE1_SoC_QSYS:u_top.adc_ltc2308_conduit_end_SDI
ADC_DOUT => ADC_DOUT.IN1
ADC_SCLK <= DE1_SoC_QSYS:u_top.adc_ltc2308_conduit_end_SCK
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => SW[8].IN2
SW[9] => SW[9].IN1
CLOCK_50 => CLOCK_50.IN2
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>
HEX0[0] <= Seg7:s0.seg
HEX0[1] <= Seg7:s0.seg
HEX0[2] <= Seg7:s0.seg
HEX0[3] <= Seg7:s0.seg
HEX0[4] <= Seg7:s0.seg
HEX0[5] <= Seg7:s0.seg
HEX0[6] <= Seg7:s0.seg
HEX1[0] <= Seg7:s1.seg
HEX1[1] <= Seg7:s1.seg
HEX1[2] <= Seg7:s1.seg
HEX1[3] <= Seg7:s1.seg
HEX1[4] <= Seg7:s1.seg
HEX1[5] <= Seg7:s1.seg
HEX1[6] <= Seg7:s1.seg
HEX2[0] <= Seg7:s2.seg
HEX2[1] <= Seg7:s2.seg
HEX2[2] <= Seg7:s2.seg
HEX2[3] <= Seg7:s2.seg
HEX2[4] <= Seg7:s2.seg
HEX2[5] <= Seg7:s2.seg
HEX2[6] <= Seg7:s2.seg
HEX3[0] <= Seg7:s3.seg
HEX3[1] <= Seg7:s3.seg
HEX3[2] <= Seg7:s3.seg
HEX3[3] <= Seg7:s3.seg
HEX3[4] <= Seg7:s3.seg
HEX3[5] <= Seg7:s3.seg
HEX3[6] <= Seg7:s3.seg
HEX4[0] <= Seg7:s4.seg
HEX4[1] <= Seg7:s4.seg
HEX4[2] <= Seg7:s4.seg
HEX4[3] <= Seg7:s4.seg
HEX4[4] <= Seg7:s4.seg
HEX4[5] <= Seg7:s4.seg
HEX4[6] <= Seg7:s4.seg
HEX5[0] <= Seg7:s5.seg
HEX5[1] <= Seg7:s5.seg
HEX5[2] <= Seg7:s5.seg
HEX5[3] <= Seg7:s5.seg
HEX5[4] <= Seg7:s5.seg
HEX5[5] <= Seg7:s5.seg
HEX5[6] <= Seg7:s5.seg


|DE1_SoC_ADC|Binary2Decimal:transfer
wait_measure_done => ~NO_FANOUT~
bindata[0] => Mult0.IN30
bindata[1] => Mult0.IN29
bindata[2] => Mult0.IN28
bindata[3] => Mult0.IN27
bindata[4] => Mult0.IN26
bindata[5] => Mult0.IN25
bindata[6] => Mult0.IN24
bindata[7] => Mult0.IN23
bindata[8] => Mult0.IN22
bindata[9] => Mult0.IN21
bindata[10] => Mult0.IN20
bindata[11] => Mult0.IN19
run_stop => dig_5[3]$latch.LATCH_ENABLE
run_stop => dig_5[2]$latch.LATCH_ENABLE
run_stop => dig_5[1]$latch.LATCH_ENABLE
run_stop => dig_5[0]$latch.LATCH_ENABLE
run_stop => dig_4[3]$latch.LATCH_ENABLE
run_stop => dig_4[2]$latch.LATCH_ENABLE
run_stop => dig_4[1]$latch.LATCH_ENABLE
run_stop => dig_4[0]$latch.LATCH_ENABLE
run_stop => dig_3[3]$latch.LATCH_ENABLE
run_stop => dig_3[2]$latch.LATCH_ENABLE
run_stop => dig_3[1]$latch.LATCH_ENABLE
run_stop => dig_3[0]$latch.LATCH_ENABLE
run_stop => dig_2[3]$latch.LATCH_ENABLE
run_stop => dig_2[2]$latch.LATCH_ENABLE
run_stop => dig_2[1]$latch.LATCH_ENABLE
run_stop => dig_2[0]$latch.LATCH_ENABLE
run_stop => dig_1[3]$latch.LATCH_ENABLE
run_stop => dig_1[2]$latch.LATCH_ENABLE
run_stop => dig_1[1]$latch.LATCH_ENABLE
run_stop => dig_1[0]$latch.LATCH_ENABLE
run_stop => dig_0[3]$latch.LATCH_ENABLE
run_stop => dig_0[2]$latch.LATCH_ENABLE
run_stop => dig_0[1]$latch.LATCH_ENABLE
run_stop => dig_0[0]$latch.LATCH_ENABLE
dig_5[0] <= dig_5[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_5[1] <= dig_5[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_5[2] <= dig_5[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_5[3] <= dig_5[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_4[0] <= dig_4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_4[1] <= dig_4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_4[2] <= dig_4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_4[3] <= dig_4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_3[0] <= dig_3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_3[1] <= dig_3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_3[2] <= dig_3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_3[3] <= dig_3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_2[0] <= dig_2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_2[1] <= dig_2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_2[2] <= dig_2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_2[3] <= dig_2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_1[0] <= dig_1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_1[1] <= dig_1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_1[2] <= dig_1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_1[3] <= dig_1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_0[0] <= dig_0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_0[1] <= dig_0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_0[2] <= dig_0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dig_0[3] <= dig_0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|ADC_Measure_time:ADC_con
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => adc_reset_n~reg0.CLK
adc_reset_n <= adc_reset_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|ADC_frequency_measurement:frequency
ADC_clk => Measure_result_freq[0].CLK
ADC_clk => Measure_result_freq[1].CLK
ADC_clk => Measure_result_freq[2].CLK
ADC_clk => Measure_result_freq[3].CLK
ADC_clk => Measure_result_freq[4].CLK
ADC_clk => Measure_result_freq[5].CLK
ADC_clk => Measure_result_freq[6].CLK
ADC_clk => Measure_result_freq[7].CLK
ADC_clk => Measure_result_freq[8].CLK
ADC_clk => Measure_result_freq[9].CLK
ADC_clk => Measure_result_freq[10].CLK
ADC_clk => Measure_result_freq[11].CLK
ADC_clk => Measure_result_freq[12].CLK
ADC_clk => Measure_result_freq[13].CLK
ADC_clk => Measure_result_freq[14].CLK
ADC_clk => Measure_result_freq[15].CLK
ADC_clk => Measure_result_freq[16].CLK
ADC_clk => Measure_result_freq[17].CLK
ADC_clk => Measure_result_freq[18].CLK
ADC_clk => Measure_result_freq[19].CLK
ADC_clk => Measure_result_freq[20].CLK
ADC_clk => Measure_result_freq[21].CLK
ADC_clk => Measure_result_freq[22].CLK
ADC_clk => Measure_result_freq[23].CLK
ADC_clk => Measure_result_freq[24].CLK
ADC_clk => Measure_result_freq[25].CLK
ADC_clk => Measure_result_freq[26].CLK
ADC_clk => Measure_result_freq[27].CLK
ADC_clk => Measure_result_freq[28].CLK
ADC_clk => Measure_result_freq[29].CLK
ADC_clk => Measure_result_freq[30].CLK
ADC_clk => Measure_result_freq[31].CLK
ADC_clk => Measure_result_freq[32].CLK
ADC_clk => Measure_result_freq[33].CLK
ADC_clk => Measure_result_freq[34].CLK
ADC_clk => Measure_result_freq[35].CLK
ADC_clk => Measure_result_freq[36].CLK
ADC_clk => Measure_result_freq[37].CLK
ADC_clk => Measure_result_freq[38].CLK
ADC_clk => Measure_result_freq[39].CLK
ADC_clk => Measure_result_freq[40].CLK
ADC_clk => Measure_result_freq[41].CLK
ADC_clk => Measure_result_freq[42].CLK
ADC_clk => Measure_result_freq[43].CLK
ADC_clk => Measure_result_freq[44].CLK
ADC_clk => Measure_result_freq[45].CLK
ADC_clk => Measure_result_freq[46].CLK
ADC_clk => Measure_result_freq[47].CLK
ADC_clk => Measure_result_freq[48].CLK
ADC_clk => Measure_result_freq[49].CLK
ADC_clk => Measure_result_freq[50].CLK
ADC_clk => Measure_result_freq[51].CLK
ADC_clk => Measure_result_freq[52].CLK
ADC_clk => Measure_result_freq[53].CLK
ADC_clk => Measure_result_freq[54].CLK
ADC_clk => Measure_result_freq[55].CLK
ADC_clk => Measure_result_freq[56].CLK
ADC_clk => Measure_result_freq[57].CLK
ADC_clk => Measure_result_freq[58].CLK
ADC_clk => Measure_result_freq[59].CLK
ADC_clk => Measure_result_freq[60].CLK
ADC_clk => Measure_result_freq[61].CLK
ADC_clk => Measure_result_freq[62].CLK
ADC_clk => Measure_result_freq[63].CLK
ADC_clk => clk_value[0].CLK
ADC_clk => clk_value[1].CLK
ADC_clk => clk_value[2].CLK
ADC_clk => clk_value[3].CLK
ADC_clk => clk_value[4].CLK
ADC_clk => clk_value[5].CLK
ADC_clk => clk_value[6].CLK
ADC_clk => clk_value[7].CLK
ADC_clk => clk_value[8].CLK
ADC_clk => clk_value[9].CLK
ADC_clk => clk_value[10].CLK
ADC_clk => clk_value[11].CLK
ADC_clk => clk_value[12].CLK
ADC_clk => clk_value[13].CLK
ADC_clk => clk_value[14].CLK
ADC_clk => clk_value[15].CLK
ADC_clk => clk_value[16].CLK
ADC_clk => clk_value[17].CLK
ADC_clk => clk_value[18].CLK
ADC_clk => clk_value[19].CLK
ADC_clk => clk_value[20].CLK
ADC_clk => clk_value[21].CLK
ADC_clk => clk_value[22].CLK
ADC_clk => clk_value[23].CLK
ADC_clk => clk_value[24].CLK
ADC_clk => clk_value[25].CLK
ADC_clk => clk_value[26].CLK
ADC_clk => clk_value[27].CLK
ADC_clk => clk_value[28].CLK
ADC_clk => clk_value[29].CLK
ADC_clk => clk_value[30].CLK
ADC_clk => clk_value[31].CLK
ADC_clk => clk_value[32].CLK
ADC_clk => clk_value[33].CLK
ADC_clk => clk_value[34].CLK
ADC_clk => clk_value[35].CLK
ADC_clk => clk_value[36].CLK
ADC_clk => clk_value[37].CLK
ADC_clk => clk_value[38].CLK
ADC_clk => clk_value[39].CLK
ADC_clk => clk_value[40].CLK
ADC_clk => clk_value[41].CLK
ADC_clk => clk_value[42].CLK
ADC_clk => clk_value[43].CLK
ADC_clk => clk_value[44].CLK
ADC_clk => clk_value[45].CLK
ADC_clk => clk_value[46].CLK
ADC_clk => clk_value[47].CLK
ADC_clk => clk_value[48].CLK
ADC_clk => clk_value[49].CLK
ADC_clk => clk_value[50].CLK
ADC_clk => clk_value[51].CLK
ADC_clk => clk_value[52].CLK
ADC_clk => clk_value[53].CLK
ADC_clk => clk_value[54].CLK
ADC_clk => clk_value[55].CLK
ADC_clk => clk_value[56].CLK
ADC_clk => clk_value[57].CLK
ADC_clk => clk_value[58].CLK
ADC_clk => clk_value[59].CLK
ADC_clk => clk_value[60].CLK
ADC_clk => clk_value[61].CLK
ADC_clk => clk_value[62].CLK
ADC_clk => clk_value[63].CLK
ADC_clk => delay_finish_flag.CLK
ADC_clk => Measure_freq_temp[0].CLK
ADC_clk => Measure_freq_temp[1].CLK
ADC_clk => Measure_freq_temp[2].CLK
ADC_clk => Measure_freq_temp[3].CLK
ADC_clk => Measure_freq_temp[4].CLK
ADC_clk => Measure_freq_temp[5].CLK
ADC_clk => Measure_freq_temp[6].CLK
ADC_clk => Measure_freq_temp[7].CLK
ADC_clk => Measure_freq_temp[8].CLK
ADC_clk => Measure_freq_temp[9].CLK
ADC_clk => Measure_freq_temp[10].CLK
ADC_clk => Measure_freq_temp[11].CLK
ADC_clk => Measure_freq_temp[12].CLK
ADC_clk => Measure_freq_temp[13].CLK
ADC_clk => Measure_freq_temp[14].CLK
ADC_clk => Measure_freq_temp[15].CLK
ADC_clk => Measure_freq_temp[16].CLK
ADC_clk => Measure_freq_temp[17].CLK
ADC_clk => Measure_freq_temp[18].CLK
ADC_clk => Measure_freq_temp[19].CLK
ADC_clk => Measure_freq_temp[20].CLK
ADC_clk => Measure_freq_temp[21].CLK
ADC_clk => Measure_freq_temp[22].CLK
ADC_clk => Measure_freq_temp[23].CLK
ADC_clk => Measure_freq_temp[24].CLK
ADC_clk => Measure_freq_temp[25].CLK
ADC_clk => Measure_freq_temp[26].CLK
ADC_clk => Measure_freq_temp[27].CLK
ADC_clk => Measure_freq_temp[28].CLK
ADC_clk => Measure_freq_temp[29].CLK
ADC_clk => Measure_freq_temp[30].CLK
ADC_clk => Measure_freq_temp[31].CLK
ADC_clk => Measure_freq_temp[32].CLK
ADC_clk => Measure_freq_temp[33].CLK
ADC_clk => Measure_freq_temp[34].CLK
ADC_clk => Measure_freq_temp[35].CLK
ADC_clk => Measure_freq_temp[36].CLK
ADC_clk => Measure_freq_temp[37].CLK
ADC_clk => Measure_freq_temp[38].CLK
ADC_clk => Measure_freq_temp[39].CLK
ADC_clk => Measure_freq_temp[40].CLK
ADC_clk => Measure_freq_temp[41].CLK
ADC_clk => Measure_freq_temp[42].CLK
ADC_clk => Measure_freq_temp[43].CLK
ADC_clk => Measure_freq_temp[44].CLK
ADC_clk => Measure_freq_temp[45].CLK
ADC_clk => Measure_freq_temp[46].CLK
ADC_clk => Measure_freq_temp[47].CLK
ADC_clk => Measure_freq_temp[48].CLK
ADC_clk => Measure_freq_temp[49].CLK
ADC_clk => Measure_freq_temp[50].CLK
ADC_clk => Measure_freq_temp[51].CLK
ADC_clk => Measure_freq_temp[52].CLK
ADC_clk => Measure_freq_temp[53].CLK
ADC_clk => Measure_freq_temp[54].CLK
ADC_clk => Measure_freq_temp[55].CLK
ADC_clk => Measure_freq_temp[56].CLK
ADC_clk => Measure_freq_temp[57].CLK
ADC_clk => Measure_freq_temp[58].CLK
ADC_clk => Measure_freq_temp[59].CLK
ADC_clk => Measure_freq_temp[60].CLK
ADC_clk => Measure_freq_temp[61].CLK
ADC_clk => Measure_freq_temp[62].CLK
ADC_clk => Measure_freq_temp[63].CLK
ADC_clk => trigger_voltage_12_low[0].CLK
ADC_clk => trigger_voltage_12_low[1].CLK
ADC_clk => trigger_voltage_12_low[2].CLK
ADC_clk => trigger_voltage_12_low[3].CLK
ADC_clk => trigger_voltage_12_low[4].CLK
ADC_clk => trigger_voltage_12_low[5].CLK
ADC_clk => trigger_voltage_12_low[6].CLK
ADC_clk => trigger_voltage_12_low[7].CLK
ADC_clk => trigger_voltage_12_low[8].CLK
ADC_clk => trigger_voltage_12_low[9].CLK
ADC_clk => trigger_voltage_12_low[10].CLK
ADC_clk => trigger_voltage_12_low[11].CLK
ADC_clk => trigger_voltage_12_high[0].CLK
ADC_clk => trigger_voltage_12_high[1].CLK
ADC_clk => trigger_voltage_12_high[2].CLK
ADC_clk => trigger_voltage_12_high[3].CLK
ADC_clk => trigger_voltage_12_high[4].CLK
ADC_clk => trigger_voltage_12_high[5].CLK
ADC_clk => trigger_voltage_12_high[6].CLK
ADC_clk => trigger_voltage_12_high[7].CLK
ADC_clk => trigger_voltage_12_high[8].CLK
ADC_clk => trigger_voltage_12_high[9].CLK
ADC_clk => trigger_voltage_12_high[10].CLK
ADC_clk => trigger_voltage_12_high[11].CLK
ADC_clk => Measure_result_ready_flag.CLK
ADC_clk => Measure_result_count[0].CLK
ADC_clk => Measure_result_count[1].CLK
ADC_clk => Measure_result_count[2].CLK
ADC_clk => Measure_result_count[3].CLK
ADC_clk => Measure_result_count[4].CLK
ADC_clk => Measure_result_count[5].CLK
ADC_clk => Measure_result_count[6].CLK
ADC_clk => Measure_result_count[7].CLK
ADC_clk => Measure_result_count[8].CLK
ADC_clk => Measure_result_count[9].CLK
ADC_clk => Measure_result_count[10].CLK
ADC_clk => Measure_result_count[11].CLK
ADC_clk => Measure_result_count[12].CLK
ADC_clk => Measure_result_count[13].CLK
ADC_clk => Measure_result_count[14].CLK
ADC_clk => Measure_result_count[15].CLK
ADC_clk => Measure_result_count[16].CLK
ADC_clk => Measure_result_count[17].CLK
ADC_clk => Measure_result_count[18].CLK
ADC_clk => Measure_result_count[19].CLK
ADC_clk => Measure_result_count[20].CLK
ADC_clk => Measure_result_count[21].CLK
ADC_clk => Measure_result_count[22].CLK
ADC_clk => Measure_result_count[23].CLK
ADC_clk => Measure_result_count[24].CLK
ADC_clk => Measure_result_count[25].CLK
ADC_clk => Measure_result_count[26].CLK
ADC_clk => Measure_result_count[27].CLK
ADC_clk => Measure_result_count[28].CLK
ADC_clk => Measure_result_count[29].CLK
ADC_clk => Measure_result_count[30].CLK
ADC_clk => Measure_result_count[31].CLK
ADC_clk => Measure_result_count[32].CLK
ADC_clk => Measure_result_count[33].CLK
ADC_clk => Measure_result_count[34].CLK
ADC_clk => Measure_result_count[35].CLK
ADC_clk => Measure_result_count[36].CLK
ADC_clk => Measure_result_count[37].CLK
ADC_clk => Measure_result_count[38].CLK
ADC_clk => Measure_result_count[39].CLK
ADC_clk => Measure_result_count[40].CLK
ADC_clk => Measure_result_count[41].CLK
ADC_clk => Measure_result_count[42].CLK
ADC_clk => Measure_result_count[43].CLK
ADC_clk => Measure_result_count[44].CLK
ADC_clk => Measure_result_count[45].CLK
ADC_clk => Measure_result_count[46].CLK
ADC_clk => Measure_result_count[47].CLK
ADC_clk => Measure_result_count[48].CLK
ADC_clk => Measure_result_count[49].CLK
ADC_clk => Measure_result_count[50].CLK
ADC_clk => Measure_result_count[51].CLK
ADC_clk => Measure_result_count[52].CLK
ADC_clk => Measure_result_count[53].CLK
ADC_clk => Measure_result_count[54].CLK
ADC_clk => Measure_result_count[55].CLK
ADC_clk => Measure_result_count[56].CLK
ADC_clk => Measure_result_count[57].CLK
ADC_clk => Measure_result_count[58].CLK
ADC_clk => Measure_result_count[59].CLK
ADC_clk => Measure_result_count[60].CLK
ADC_clk => Measure_result_count[61].CLK
ADC_clk => Measure_result_count[62].CLK
ADC_clk => Measure_result_count[63].CLK
ADC_clk => Measure_counter_start_flag.CLK
ADC_clk => mem_start_flag.CLK
ADC_clk => Measure_counter[0].CLK
ADC_clk => Measure_counter[1].CLK
ADC_clk => Measure_counter[2].CLK
ADC_clk => Measure_counter[3].CLK
ADC_clk => Measure_counter[4].CLK
ADC_clk => Measure_counter[5].CLK
ADC_clk => Measure_counter[6].CLK
ADC_clk => Measure_counter[7].CLK
ADC_clk => Measure_counter[8].CLK
ADC_clk => Measure_counter[9].CLK
ADC_clk => Measure_counter[10].CLK
ADC_clk => Measure_counter[11].CLK
ADC_clk => Measure_counter[12].CLK
ADC_clk => Measure_counter[13].CLK
ADC_clk => Measure_counter[14].CLK
ADC_clk => Measure_counter[15].CLK
ADC_clk => Measure_counter[16].CLK
ADC_clk => Measure_counter[17].CLK
ADC_clk => Measure_counter[18].CLK
ADC_clk => Measure_counter[19].CLK
ADC_clk => Measure_counter[20].CLK
ADC_clk => Measure_counter[21].CLK
ADC_clk => Measure_counter[22].CLK
ADC_clk => Measure_counter[23].CLK
ADC_clk => Measure_counter[24].CLK
ADC_clk => Measure_counter[25].CLK
ADC_clk => Measure_counter[26].CLK
ADC_clk => Measure_counter[27].CLK
ADC_clk => Measure_counter[28].CLK
ADC_clk => Measure_counter[29].CLK
ADC_clk => Measure_counter[30].CLK
ADC_clk => Measure_counter[31].CLK
ADC_clk => Measure_counter[32].CLK
ADC_clk => Measure_counter[33].CLK
ADC_clk => Measure_counter[34].CLK
ADC_clk => Measure_counter[35].CLK
ADC_clk => Measure_counter[36].CLK
ADC_clk => Measure_counter[37].CLK
ADC_clk => Measure_counter[38].CLK
ADC_clk => Measure_counter[39].CLK
ADC_clk => Measure_counter[40].CLK
ADC_clk => Measure_counter[41].CLK
ADC_clk => Measure_counter[42].CLK
ADC_clk => Measure_counter[43].CLK
ADC_clk => Measure_counter[44].CLK
ADC_clk => Measure_counter[45].CLK
ADC_clk => Measure_counter[46].CLK
ADC_clk => Measure_counter[47].CLK
ADC_clk => Measure_counter[48].CLK
ADC_clk => Measure_counter[49].CLK
ADC_clk => Measure_counter[50].CLK
ADC_clk => Measure_counter[51].CLK
ADC_clk => Measure_counter[52].CLK
ADC_clk => Measure_counter[53].CLK
ADC_clk => Measure_counter[54].CLK
ADC_clk => Measure_counter[55].CLK
ADC_clk => Measure_counter[56].CLK
ADC_clk => Measure_counter[57].CLK
ADC_clk => Measure_counter[58].CLK
ADC_clk => Measure_counter[59].CLK
ADC_clk => Measure_counter[60].CLK
ADC_clk => Measure_counter[61].CLK
ADC_clk => Measure_counter[62].CLK
ADC_clk => Measure_counter[63].CLK
ADC_clk => ADCmem[0].CLK
ADC_clk => ADCmem[1].CLK
ADC_clk => ADCmem[2].CLK
ADC_clk => ADCmem[3].CLK
ADC_clk => ADCmem[4].CLK
ADC_clk => ADCmem[5].CLK
ADC_clk => ADCmem[6].CLK
ADC_clk => ADCmem[7].CLK
ADC_clk => ADCmem[8].CLK
ADC_clk => ADCmem[9].CLK
ADC_clk => ADCmem[10].CLK
ADC_clk => ADCmem[11].CLK
ADC_clk => ADCdata_ready_flag.CLK
ADC_clk => trigger_finish_flag.CLK
ADC_clk => trigger_counter[0].CLK
ADC_clk => trigger_counter[1].CLK
ADC_clk => trigger_counter[2].CLK
ADC_clk => trigger_counter[3].CLK
ADC_clk => trigger_voltage_12_temp[0].CLK
ADC_clk => trigger_voltage_12_temp[1].CLK
ADC_clk => trigger_voltage_12_temp[2].CLK
ADC_clk => trigger_voltage_12_temp[3].CLK
ADC_clk => trigger_voltage_12_temp[4].CLK
ADC_clk => trigger_voltage_12_temp[5].CLK
ADC_clk => trigger_voltage_12_temp[6].CLK
ADC_clk => trigger_voltage_12_temp[7].CLK
ADC_clk => trigger_voltage_12_temp[8].CLK
ADC_clk => trigger_voltage_12_temp[9].CLK
ADC_clk => trigger_voltage_12_temp[10].CLK
ADC_clk => trigger_voltage_12_temp[11].CLK
ADC_clk => state~1.DATAIN
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => Measure_freq_temp.OUTPUTSELECT
rst => delay_finish_flag.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => clk_value.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_voltage_12_temp.OUTPUTSELECT
rst => trigger_counter.OUTPUTSELECT
rst => trigger_counter.OUTPUTSELECT
rst => trigger_counter.OUTPUTSELECT
rst => trigger_counter.OUTPUTSELECT
rst => trigger_finish_flag.OUTPUTSELECT
rst => ADCdata_ready_flag.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => Measure_counter.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => mem_start_flag.OUTPUTSELECT
rst => Measure_counter_start_flag.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_count.OUTPUTSELECT
rst => Measure_result_ready_flag.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_high.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => trigger_voltage_12_low.OUTPUTSELECT
rst => Measure_result_freq[5].ENA
rst => ADCmem[0].ENA
rst => Measure_result_freq[4].ENA
rst => Measure_result_freq[3].ENA
rst => Measure_result_freq[2].ENA
rst => Measure_result_freq[1].ENA
rst => Measure_result_freq[0].ENA
rst => Measure_result_freq[6].ENA
rst => Measure_result_freq[7].ENA
rst => Measure_result_freq[8].ENA
rst => Measure_result_freq[9].ENA
rst => Measure_result_freq[10].ENA
rst => Measure_result_freq[11].ENA
rst => Measure_result_freq[12].ENA
rst => Measure_result_freq[13].ENA
rst => Measure_result_freq[14].ENA
rst => Measure_result_freq[15].ENA
rst => Measure_result_freq[16].ENA
rst => Measure_result_freq[17].ENA
rst => Measure_result_freq[18].ENA
rst => Measure_result_freq[19].ENA
rst => Measure_result_freq[20].ENA
rst => Measure_result_freq[21].ENA
rst => Measure_result_freq[22].ENA
rst => Measure_result_freq[23].ENA
rst => Measure_result_freq[24].ENA
rst => Measure_result_freq[25].ENA
rst => Measure_result_freq[26].ENA
rst => Measure_result_freq[27].ENA
rst => Measure_result_freq[28].ENA
rst => Measure_result_freq[29].ENA
rst => Measure_result_freq[30].ENA
rst => Measure_result_freq[31].ENA
rst => Measure_result_freq[32].ENA
rst => Measure_result_freq[33].ENA
rst => Measure_result_freq[34].ENA
rst => Measure_result_freq[35].ENA
rst => Measure_result_freq[36].ENA
rst => Measure_result_freq[37].ENA
rst => Measure_result_freq[38].ENA
rst => Measure_result_freq[39].ENA
rst => Measure_result_freq[40].ENA
rst => Measure_result_freq[41].ENA
rst => Measure_result_freq[42].ENA
rst => Measure_result_freq[43].ENA
rst => Measure_result_freq[44].ENA
rst => Measure_result_freq[45].ENA
rst => Measure_result_freq[46].ENA
rst => Measure_result_freq[47].ENA
rst => Measure_result_freq[48].ENA
rst => Measure_result_freq[49].ENA
rst => Measure_result_freq[50].ENA
rst => Measure_result_freq[51].ENA
rst => Measure_result_freq[52].ENA
rst => Measure_result_freq[53].ENA
rst => Measure_result_freq[54].ENA
rst => Measure_result_freq[55].ENA
rst => Measure_result_freq[56].ENA
rst => Measure_result_freq[57].ENA
rst => Measure_result_freq[58].ENA
rst => Measure_result_freq[59].ENA
rst => Measure_result_freq[60].ENA
rst => Measure_result_freq[61].ENA
rst => Measure_result_freq[62].ENA
rst => Measure_result_freq[63].ENA
rst => ADCmem[1].ENA
rst => ADCmem[2].ENA
rst => ADCmem[3].ENA
rst => ADCmem[4].ENA
rst => ADCmem[5].ENA
rst => ADCmem[6].ENA
rst => ADCmem[7].ENA
rst => ADCmem[8].ENA
rst => ADCmem[9].ENA
rst => ADCmem[10].ENA
rst => ADCmem[11].ENA
DC_or_AC => Selector1.IN3
DC_or_AC => Selector0.IN1
wait_measure_done => always1.IN1
ADC_source_data[0] => ADCmem.DATAB
ADC_source_data[1] => ADCmem.DATAB
ADC_source_data[2] => ADCmem.DATAB
ADC_source_data[3] => ADCmem.DATAB
ADC_source_data[4] => ADCmem.DATAB
ADC_source_data[5] => ADCmem.DATAB
ADC_source_data[6] => ADCmem.DATAB
ADC_source_data[7] => ADCmem.DATAB
ADC_source_data[8] => ADCmem.DATAB
ADC_source_data[9] => ADCmem.DATAB
ADC_source_data[10] => ADCmem.DATAB
ADC_source_data[11] => ADCmem.DATAB
trigger_voltage[0] => Add0.IN12
trigger_voltage[1] => Add0.IN11
trigger_voltage[2] => Add0.IN10
trigger_voltage[3] => Add0.IN9
trigger_voltage[4] => Add0.IN8
trigger_voltage[5] => Add0.IN7
trigger_voltage[6] => Add0.IN6
trigger_voltage[7] => Add0.IN5
trigger_voltage[8] => Add0.IN4
trigger_voltage[9] => Add0.IN3
run_stop => Selector0.IN3
run_stop => Measure_result_ready_flag.OUTPUTSELECT
run_stop => Selector10.IN1
unit[0] <= unit.DB_MAX_OUTPUT_PORT_TYPE
unit[1] <= unit.DB_MAX_OUTPUT_PORT_TYPE
unit[2] <= unit.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_5[0] <= freq_dig_5.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_5[1] <= freq_dig_5.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_5[2] <= freq_dig_5.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_5[3] <= freq_dig_5.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_4[0] <= freq_dig_4.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_4[1] <= freq_dig_4.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_4[2] <= freq_dig_4.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_4[3] <= freq_dig_4.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_3[0] <= freq_dig_3.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_3[1] <= freq_dig_3.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_3[2] <= freq_dig_3.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_3[3] <= freq_dig_3.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_2[0] <= freq_dig_2.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_2[1] <= freq_dig_2.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_2[2] <= freq_dig_2.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_2[3] <= freq_dig_2.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_1[0] <= freq_dig_1.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_1[1] <= freq_dig_1.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_1[2] <= freq_dig_1.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_1[3] <= freq_dig_1.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_0[0] <= freq_dig_0.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_0[1] <= freq_dig_0.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_0[2] <= freq_dig_0.DB_MAX_OUTPUT_PORT_TYPE
freq_dig_0[3] <= freq_dig_0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|Seg7:s0
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
seg[7] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= <GND>


|DE1_SoC_ADC|Seg7:s1
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
seg[7] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= <GND>


|DE1_SoC_ADC|Seg7:s2
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
seg[7] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= <GND>


|DE1_SoC_ADC|Seg7:s3
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
seg[7] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= <GND>


|DE1_SoC_ADC|Seg7:s4
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
seg[7] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= <GND>


|DE1_SoC_ADC|Seg7:s5
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
rst => oSEG.OUTPUTSELECT
seg[7] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= oSEG.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= <GND>


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top
clk_clk => clk_clk.IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1
sw_external_connection_export[0] => sw_external_connection_export[0].IN1
sw_external_connection_export[1] => sw_external_connection_export[1].IN1
sw_external_connection_export[2] => sw_external_connection_export[2].IN1
sw_external_connection_export[3] => sw_external_connection_export[3].IN1
sw_external_connection_export[4] => sw_external_connection_export[4].IN1
sw_external_connection_export[5] => sw_external_connection_export[5].IN1
sw_external_connection_export[6] => sw_external_connection_export[6].IN1
sw_external_connection_export[7] => sw_external_connection_export[7].IN1
sw_external_connection_export[8] => sw_external_connection_export[8].IN1
sw_external_connection_export[9] => sw_external_connection_export[9].IN1
sw_ADC_pin_select[0] => sw_ADC_pin_select[0].IN1
sw_ADC_pin_select[1] => sw_ADC_pin_select[1].IN1
sw_ADC_pin_select[2] => sw_ADC_pin_select[2].IN1
pll_sys_locked_export <= DE1_SoC_QSYS_pll_sys:pll_sys.locked
adc_reset_n => adc_reset_n.IN1
ADCout[0] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[1] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[2] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[3] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[4] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[5] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[6] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[7] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[8] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[9] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[10] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
ADCout[11] <= adc_ltc2308_fifo:adc_ltc2308.ADCout
wait_measure_done <= adc_ltc2308_fifo:adc_ltc2308.wait_measure_done
pll_sys_outclk1_clk <= pll_sys_outclk1_clk.DB_MAX_OUTPUT_PORT_TYPE
adc_ltc2308_conduit_end_CONVST <= adc_ltc2308_fifo:adc_ltc2308.ADC_CONVST
adc_ltc2308_conduit_end_SCK <= adc_ltc2308_fifo:adc_ltc2308.ADC_SCK
adc_ltc2308_conduit_end_SDI <= adc_ltc2308_fifo:adc_ltc2308.ADC_SDI
adc_ltc2308_conduit_end_SDO => adc_ltc2308_conduit_end_SDO.IN1
pll_sys_outclk0_clk <= pll_sys_outclk0_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_sys_outclk2_clk <= DE1_SoC_QSYS_pll_sys:pll_sys.outclk_2


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308
slave_clk => slave_clk.IN1
slave_reset_n => pre_slave_read_data.ACLR
slave_chipselect_n => slave_read_data.IN0
slave_addr => slave_read_data.IN1
slave_addr => slave_read_status.IN1
slave_read_n => slave_read_data.IN1
slave_wrtie_n => ~NO_FANOUT~
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_wriredata[0] => ~NO_FANOUT~
slave_wriredata[1] => ~NO_FANOUT~
slave_wriredata[2] => ~NO_FANOUT~
slave_wriredata[3] => ~NO_FANOUT~
slave_wriredata[4] => ~NO_FANOUT~
slave_wriredata[5] => ~NO_FANOUT~
slave_wriredata[6] => ~NO_FANOUT~
slave_wriredata[7] => ~NO_FANOUT~
slave_wriredata[8] => ~NO_FANOUT~
slave_wriredata[9] => ~NO_FANOUT~
slave_wriredata[10] => ~NO_FANOUT~
slave_wriredata[11] => ~NO_FANOUT~
slave_wriredata[12] => ~NO_FANOUT~
slave_wriredata[13] => ~NO_FANOUT~
slave_wriredata[14] => ~NO_FANOUT~
slave_wriredata[15] => ~NO_FANOUT~
adc_clk => adc_clk.IN2
ADC_CONVST <= adc_ltc2308:adc_ltc2308_inst.ADC_CONVST
ADC_SCK <= adc_ltc2308:adc_ltc2308_inst.ADC_SCK
ADC_SDI <= adc_ltc2308:adc_ltc2308_inst.ADC_SDI
ADC_SDO => ADC_SDO.IN1
ADCout[0] <= ADCout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[1] <= ADCout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[2] <= ADCout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[3] <= ADCout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[4] <= ADCout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[5] <= ADCout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[6] <= ADCout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[7] <= ADCout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[8] <= ADCout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[9] <= ADCout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[10] <= ADCout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADCout[11] <= ADCout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_reset_n => wait_measure_done~reg0.ACLR
adc_reset_n => measure_fifo_done.ACLR
adc_reset_n => measure_count[0].ACLR
adc_reset_n => measure_count[1].ACLR
adc_reset_n => measure_count[2].ACLR
adc_reset_n => measure_count[3].ACLR
adc_reset_n => measure_count[4].ACLR
adc_reset_n => measure_count[5].ACLR
adc_reset_n => measure_count[6].ACLR
adc_reset_n => measure_count[7].ACLR
adc_reset_n => measure_count[8].ACLR
adc_reset_n => measure_count[9].ACLR
adc_reset_n => measure_count[10].ACLR
adc_reset_n => measure_count[11].ACLR
adc_reset_n => config_first.PRESET
adc_reset_n => measure_start.ACLR
adc_reset_n => pre_measure_done.ACLR
adc_reset_n => _.IN1
adc_reset_n => ADCout[0]~reg0.ENA
adc_reset_n => ADCout[11]~reg0.ENA
adc_reset_n => ADCout[10]~reg0.ENA
adc_reset_n => ADCout[9]~reg0.ENA
adc_reset_n => ADCout[8]~reg0.ENA
adc_reset_n => ADCout[7]~reg0.ENA
adc_reset_n => ADCout[6]~reg0.ENA
adc_reset_n => ADCout[5]~reg0.ENA
adc_reset_n => ADCout[4]~reg0.ENA
adc_reset_n => ADCout[3]~reg0.ENA
adc_reset_n => ADCout[2]~reg0.ENA
adc_reset_n => ADCout[1]~reg0.ENA
sw_ADC_pin_select[0] => measure_fifo_ch[0].IN1
sw_ADC_pin_select[1] => measure_fifo_ch[1].IN1
sw_ADC_pin_select[2] => measure_fifo_ch[2].IN1
wait_measure_done <= wait_measure_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst
clk => ADC_SCK.DATAB
clk => measure_done~reg0.CLK
clk => tick[0].CLK
clk => tick[1].CLK
clk => tick[2].CLK
clk => tick[3].CLK
clk => tick[4].CLK
clk => tick[5].CLK
clk => tick[6].CLK
clk => tick[7].CLK
clk => tick[8].CLK
clk => tick[9].CLK
clk => tick[10].CLK
clk => tick[11].CLK
clk => tick[12].CLK
clk => tick[13].CLK
clk => tick[14].CLK
clk => tick[15].CLK
clk => pre_measure_start.CLK
clk => write_pos[0].CLK
clk => write_pos[1].CLK
clk => write_pos[2].CLK
clk => write_pos[3].CLK
clk => read_data[0].CLK
clk => read_data[1].CLK
clk => read_data[2].CLK
clk => read_data[3].CLK
clk => read_data[4].CLK
clk => read_data[5].CLK
clk => read_data[6].CLK
clk => read_data[7].CLK
clk => read_data[8].CLK
clk => read_data[9].CLK
clk => read_data[10].CLK
clk => read_data[11].CLK
clk => sdi_index[0].CLK
clk => sdi_index[1].CLK
clk => sdi_index[2].CLK
clk => ADC_SDI~reg0.CLK
clk => clk_enable.CLK
measure_start => reset_n.IN1
measure_start => pre_measure_start.DATAIN
measure_ch[0] => config_cmd[4].DATAIN
measure_ch[1] => config_cmd[2].DATAIN
measure_ch[2] => config_cmd[3].DATAIN
measure_done <= measure_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
measure_dataread[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
ADC_CONVST <= ADC_CONVST.DB_MAX_OUTPUT_PORT_TYPE
ADC_SCK <= ADC_SCK.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDI <= ADC_SDI~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB
ADC_SDO => read_data.DATAB


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_s7q1:auto_generated.data[0]
data[1] => dcfifo_s7q1:auto_generated.data[1]
data[2] => dcfifo_s7q1:auto_generated.data[2]
data[3] => dcfifo_s7q1:auto_generated.data[3]
data[4] => dcfifo_s7q1:auto_generated.data[4]
data[5] => dcfifo_s7q1:auto_generated.data[5]
data[6] => dcfifo_s7q1:auto_generated.data[6]
data[7] => dcfifo_s7q1:auto_generated.data[7]
data[8] => dcfifo_s7q1:auto_generated.data[8]
data[9] => dcfifo_s7q1:auto_generated.data[9]
data[10] => dcfifo_s7q1:auto_generated.data[10]
data[11] => dcfifo_s7q1:auto_generated.data[11]
q[0] <= dcfifo_s7q1:auto_generated.q[0]
q[1] <= dcfifo_s7q1:auto_generated.q[1]
q[2] <= dcfifo_s7q1:auto_generated.q[2]
q[3] <= dcfifo_s7q1:auto_generated.q[3]
q[4] <= dcfifo_s7q1:auto_generated.q[4]
q[5] <= dcfifo_s7q1:auto_generated.q[5]
q[6] <= dcfifo_s7q1:auto_generated.q[6]
q[7] <= dcfifo_s7q1:auto_generated.q[7]
q[8] <= dcfifo_s7q1:auto_generated.q[8]
q[9] <= dcfifo_s7q1:auto_generated.q[9]
q[10] <= dcfifo_s7q1:auto_generated.q[10]
q[11] <= dcfifo_s7q1:auto_generated.q[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_s7q1:auto_generated.rdclk
rdreq => dcfifo_s7q1:auto_generated.rdreq
wrclk => dcfifo_s7q1:auto_generated.wrclk
wrreq => dcfifo_s7q1:auto_generated.wrreq
aclr => dcfifo_s7q1:auto_generated.aclr
rdempty <= dcfifo_s7q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_s7q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated
aclr => a_graycounter_pv6:rdptr_g1p.aclr
aclr => a_graycounter_ldc:wrptr_g1p.aclr
aclr => altsyncram_91b1:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_91b1:fifo_ram.data_a[0]
data[1] => altsyncram_91b1:fifo_ram.data_a[1]
data[2] => altsyncram_91b1:fifo_ram.data_a[2]
data[3] => altsyncram_91b1:fifo_ram.data_a[3]
data[4] => altsyncram_91b1:fifo_ram.data_a[4]
data[5] => altsyncram_91b1:fifo_ram.data_a[5]
data[6] => altsyncram_91b1:fifo_ram.data_a[6]
data[7] => altsyncram_91b1:fifo_ram.data_a[7]
data[8] => altsyncram_91b1:fifo_ram.data_a[8]
data[9] => altsyncram_91b1:fifo_ram.data_a[9]
data[10] => altsyncram_91b1:fifo_ram.data_a[10]
data[11] => altsyncram_91b1:fifo_ram.data_a[11]
q[0] <= altsyncram_91b1:fifo_ram.q_b[0]
q[1] <= altsyncram_91b1:fifo_ram.q_b[1]
q[2] <= altsyncram_91b1:fifo_ram.q_b[2]
q[3] <= altsyncram_91b1:fifo_ram.q_b[3]
q[4] <= altsyncram_91b1:fifo_ram.q_b[4]
q[5] <= altsyncram_91b1:fifo_ram.q_b[5]
q[6] <= altsyncram_91b1:fifo_ram.q_b[6]
q[7] <= altsyncram_91b1:fifo_ram.q_b[7]
q[8] <= altsyncram_91b1:fifo_ram.q_b[8]
q[9] <= altsyncram_91b1:fifo_ram.q_b[9]
q[10] <= altsyncram_91b1:fifo_ram.q_b[10]
q[11] <= altsyncram_91b1:fifo_ram.q_b[11]
rdclk => a_graycounter_pv6:rdptr_g1p.clock
rdclk => altsyncram_91b1:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ldc:wrptr_g1p.clock
wrclk => altsyncram_91b1:fifo_ram.clock0
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe12.clock
clrn => dffpipe_re9:dffpipe12.clrn
d[0] => dffpipe_re9:dffpipe12.d[0]
d[1] => dffpipe_re9:dffpipe12.d[1]
d[2] => dffpipe_re9:dffpipe12.d[2]
d[3] => dffpipe_re9:dffpipe12.d[3]
d[4] => dffpipe_re9:dffpipe12.d[4]
d[5] => dffpipe_re9:dffpipe12.d[5]
d[6] => dffpipe_re9:dffpipe12.d[6]
d[7] => dffpipe_re9:dffpipe12.d[7]
d[8] => dffpipe_re9:dffpipe12.d[8]
d[9] => dffpipe_re9:dffpipe12.d[9]
d[10] => dffpipe_re9:dffpipe12.d[10]
d[11] => dffpipe_re9:dffpipe12.d[11]
q[0] <= dffpipe_re9:dffpipe12.q[0]
q[1] <= dffpipe_re9:dffpipe12.q[1]
q[2] <= dffpipe_re9:dffpipe12.q[2]
q[3] <= dffpipe_re9:dffpipe12.q[3]
q[4] <= dffpipe_re9:dffpipe12.q[4]
q[5] <= dffpipe_re9:dffpipe12.q[5]
q[6] <= dffpipe_re9:dffpipe12.q[6]
q[7] <= dffpipe_re9:dffpipe12.q[7]
q[8] <= dffpipe_re9:dffpipe12.q[8]
q[9] <= dffpipe_re9:dffpipe12.q[9]
q[10] <= dffpipe_re9:dffpipe12.q[10]
q[11] <= dffpipe_re9:dffpipe12.q[11]


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe15.clock
clrn => dffpipe_se9:dffpipe15.clrn
d[0] => dffpipe_se9:dffpipe15.d[0]
d[1] => dffpipe_se9:dffpipe15.d[1]
d[2] => dffpipe_se9:dffpipe15.d[2]
d[3] => dffpipe_se9:dffpipe15.d[3]
d[4] => dffpipe_se9:dffpipe15.d[4]
d[5] => dffpipe_se9:dffpipe15.d[5]
d[6] => dffpipe_se9:dffpipe15.d[6]
d[7] => dffpipe_se9:dffpipe15.d[7]
d[8] => dffpipe_se9:dffpipe15.d[8]
d[9] => dffpipe_se9:dffpipe15.d[9]
d[10] => dffpipe_se9:dffpipe15.d[10]
d[11] => dffpipe_se9:dffpipe15.d[11]
q[0] <= dffpipe_se9:dffpipe15.q[0]
q[1] <= dffpipe_se9:dffpipe15.q[1]
q[2] <= dffpipe_se9:dffpipe15.q[2]
q[3] <= dffpipe_se9:dffpipe15.q[3]
q[4] <= dffpipe_se9:dffpipe15.q[4]
q[5] <= dffpipe_se9:dffpipe15.q[5]
q[6] <= dffpipe_se9:dffpipe15.q[6]
q[7] <= dffpipe_se9:dffpipe15.q[7]
q[8] <= dffpipe_se9:dffpipe15.q[8]
q[9] <= dffpipe_se9:dffpipe15.q[9]
q[10] <= dffpipe_se9:dffpipe15.q[10]
q[11] <= dffpipe_se9:dffpipe15.q[11]


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
zdbfbclk <> <GND>


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sw:sw
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d2_data_in[4].CLK
clk => d2_data_in[5].CLK
clk => d2_data_in[6].CLK
clk => d2_data_in[7].CLK
clk => d2_data_in[8].CLK
clk => d2_data_in[9].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => d1_data_in[4].CLK
clk => d1_data_in[5].CLK
clk => d1_data_in[6].CLK
clk => d1_data_in[7].CLK
clk => d1_data_in[8].CLK
clk => d1_data_in[9].CLK
clk => edge_capture[9].CLK
clk => edge_capture[8].CLK
clk => edge_capture[7].CLK
clk => edge_capture[6].CLK
clk => edge_capture[5].CLK
clk => edge_capture[4].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => irq_mask[4].CLK
clk => irq_mask[5].CLK
clk => irq_mask[6].CLK
clk => irq_mask[7].CLK
clk => irq_mask[8].CLK
clk => irq_mask[9].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
in_port[4] => read_mux_out.IN1
in_port[4] => d1_data_in[4].DATAIN
in_port[5] => read_mux_out.IN1
in_port[5] => d1_data_in[5].DATAIN
in_port[6] => read_mux_out.IN1
in_port[6] => d1_data_in[6].DATAIN
in_port[7] => read_mux_out.IN1
in_port[7] => d1_data_in[7].DATAIN
in_port[8] => read_mux_out.IN1
in_port[8] => d1_data_in[8].DATAIN
in_port[9] => read_mux_out.IN1
in_port[9] => d1_data_in[9].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => irq_mask[4].ACLR
reset_n => irq_mask[5].ACLR
reset_n => irq_mask[6].ACLR
reset_n => irq_mask[7].ACLR
reset_n => irq_mask[8].ACLR
reset_n => irq_mask[9].ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
reset_n => edge_capture[4].ACLR
reset_n => edge_capture[5].ACLR
reset_n => edge_capture[6].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d2_data_in[4].ACLR
reset_n => d2_data_in[5].ACLR
reset_n => d2_data_in[6].ACLR
reset_n => d2_data_in[7].ACLR
reset_n => d2_data_in[8].ACLR
reset_n => d2_data_in[9].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => d1_data_in[4].ACLR
reset_n => d1_data_in[5].ACLR
reset_n => d1_data_in[6].ACLR
reset_n => d1_data_in[7].ACLR
reset_n => d1_data_in[8].ACLR
reset_n => d1_data_in[9].ACLR
reset_n => edge_capture[7].ACLR
reset_n => edge_capture[8].ACLR
reset_n => edge_capture[9].ACLR
write_n => always1.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => irq_mask[3].DATAIN
writedata[4] => irq_mask[4].DATAIN
writedata[5] => irq_mask[5].DATAIN
writedata[6] => irq_mask[6].DATAIN
writedata[7] => irq_mask[7].DATAIN
writedata[8] => irq_mask[8].DATAIN
writedata[9] => irq_mask[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sysid_qsys:sysid_qsys
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[26].DATAIN
address => readdata[25].DATAIN
address => readdata[23].DATAIN
address => readdata[22].DATAIN
address => readdata[18].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[11].DATAIN
address => readdata[10].DATAIN
address => readdata[5].DATAIN
address => readdata[3].DATAIN
address => readdata[1].DATAIN
address => readdata[0].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= <GND>
readdata[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= <GND>
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= <GND>
readdata[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_ADC|DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


