$comment
	File created using the following command:
		vcd file FlipFlopTipoDComClockSubidaReseteAssinc.msim.vcd -direction
$end
$date
	Tue Sep 27 21:17:31 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipfloptipodcomclocksubidareseteassinc_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ rst $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_d $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_rst $end
$var wire 1 1 ww_q $end
$var wire 1 2 \q~output_o\ $end
$var wire 1 3 \clk~input_o\ $end
$var wire 1 4 \d~input_o\ $end
$var wire 1 5 \rst~input_o\ $end
$var wire 1 6 \q~reg0_q\ $end
$var wire 1 7 \ALT_INV_rst~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
10
01
02
03
04
15
06
07
$end
#50000
1!
1/
13
#100000
0!
0/
03
#105000
1"
1.
14
#150000
1!
1/
13
#200000
0!
0$
0/
00
05
03
17
#210000
0"
0.
04
#250000
1!
1/
13
#300000
0!
0/
03
#315000
1"
1.
14
#350000
1!
1/
13
16
12
11
1#
#400000
0!
1$
0/
10
15
03
07
06
02
01
0#
#420000
0"
0.
04
#450000
1!
1/
13
#500000
0!
0/
03
#525000
1"
1.
14
#550000
1!
1/
13
#600000
0!
0$
0/
00
05
03
17
#630000
0"
0.
04
#650000
1!
1/
13
#700000
0!
0/
03
#735000
1"
1.
14
#750000
1!
1/
13
16
12
11
1#
#800000
0!
1$
0/
10
15
03
07
06
02
01
0#
#840000
0"
0.
04
#850000
1!
1/
13
#900000
0!
0/
03
#945000
1"
1.
14
#950000
1!
1/
13
#1000000
