{
  "design": {
    "design_info": {
      "boundary_crc": "0x5EBD7E3DE94FFD6C",
      "device": "xc7z035ifbg676-2L",
      "gen_directory": "../../../../adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "AMModulate": {
        "angleLUT_0": "",
        "baseBandLUT": "",
        "amModulator_0": "",
        "xlslice_0": ""
      },
      "ProcessorSystem": {
        "sys_ps7": "",
        "sys_rstgen": "",
        "axi_gpio_0": "",
        "sys_ps7_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        }
      },
      "LVDSIF": {
        "dataPackager_0": "",
        "selectio_wiz_0": "",
        "xlconcat_0": "",
        "xlconcat_1": "",
        "xlconstant_0": "",
        "xlconstant_1": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "xlslice_3": "",
        "xlslice_4": ""
      },
      "I2SSystem": {
        "i2sController_1": "",
        "levelShift_0": "",
        "axi_iic_0": ""
      },
      "AMDemodulate": {
        "decimation_0": "",
        "envelopDetector_0": "",
        "fir_compiler_0": ""
      },
      "clk_wiz_0": "",
      "vio_0": "",
      "system_ila_0": ""
    },
    "interface_ports": {
      "ddr": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "fixed_io": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "spi0_csn_2_o": {
        "direction": "O"
      },
      "spi0_csn_1_o": {
        "direction": "O"
      },
      "spi0_csn_0_o": {
        "direction": "O"
      },
      "spi0_csn_i": {
        "direction": "I"
      },
      "spi0_clk_i": {
        "direction": "I"
      },
      "spi0_clk_o": {
        "direction": "O"
      },
      "spi0_sdo_i": {
        "direction": "I"
      },
      "spi0_sdo_o": {
        "direction": "O"
      },
      "spi0_sdi_i": {
        "direction": "I"
      },
      "spi1_csn_2_o": {
        "direction": "O"
      },
      "spi1_csn_1_o": {
        "direction": "O"
      },
      "spi1_csn_0_o": {
        "direction": "O"
      },
      "spi1_csn_i": {
        "direction": "I"
      },
      "spi1_clk_i": {
        "direction": "I"
      },
      "spi1_clk_o": {
        "direction": "O"
      },
      "spi1_sdo_i": {
        "direction": "I"
      },
      "spi1_sdo_o": {
        "direction": "O"
      },
      "spi1_sdi_i": {
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "gpio_t": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "gp_in_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gp_in_1": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gp_out_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gp_out_1": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "clk_0": {
        "direction": "I"
      },
      "clk_1": {
        "direction": "I"
      },
      "gt_ref_clk_1": {
        "direction": "I"
      },
      "rx_clk_in_p": {
        "direction": "I"
      },
      "rx_clk_in_n": {
        "direction": "I"
      },
      "rx_frame_in_p": {
        "direction": "I"
      },
      "rx_frame_in_n": {
        "direction": "I"
      },
      "rx_data_in_p": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "rx_data_in_n": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "tx_clk_out_p": {
        "direction": "O"
      },
      "tx_clk_out_n": {
        "direction": "O"
      },
      "tx_frame_out_p": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "tx_frame_out_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "tx_data_out_p": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "tx_data_out_n": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "sys_cpu_clk_out": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_sys_ps7_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "o_bit_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_i2sController_1_0_o_bit_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "o_lrc": {
        "direction": "O"
      },
      "o_sda": {
        "direction": "O"
      },
      "i_sda": {
        "direction": "I"
      },
      "sda_o": {
        "direction": "O"
      },
      "sda_i": {
        "direction": "I"
      },
      "sda_t": {
        "direction": "O"
      },
      "scl_i": {
        "direction": "I"
      },
      "scl_o": {
        "direction": "O"
      },
      "scl_t": {
        "direction": "O"
      },
      "o_mclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12290167",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "AMModulate": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "30",
            "right": "0"
          },
          "i_clk": {
            "type": "clk",
            "direction": "I"
          },
          "o_amSignal": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "o_angle": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "i_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "o_angle1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        },
        "components": {
          "angleLUT_0": {
            "vlnv": "xilinx.com:module_ref:angleLUT:1.0",
            "xci_name": "system_angleLUT_0_0",
            "xci_path": "ip\\system_angleLUT_0_0\\system_angleLUT_0_0.xci",
            "inst_hier_path": "AMModulate/angleLUT_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "angleLUT",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "128125000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "o_angle": {
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            }
          },
          "baseBandLUT": {
            "vlnv": "xilinx.com:module_ref:angleLUT:1.0",
            "xci_name": "system_angleLUT_0_1",
            "xci_path": "ip\\system_angleLUT_0_1\\system_angleLUT_0_1.xci",
            "inst_hier_path": "AMModulate/baseBandLUT",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "angleLUT",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "5004882",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "o_angle": {
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            }
          },
          "amModulator_0": {
            "vlnv": "xilinx.com:module_ref:amModulator:1.0",
            "xci_name": "system_amModulator_0_0",
            "xci_path": "ip\\system_amModulator_0_0\\system_amModulator_0_0.xci",
            "inst_hier_path": "AMModulate/amModulator_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "amModulator",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_carrier": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "i_baseband": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "o_amSignal": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "enable": {
                "direction": "I"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_0",
            "xci_path": "ip\\system_xlslice_0_0\\system_xlslice_0_0.xci",
            "inst_hier_path": "AMModulate/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "30"
              },
              "DIN_TO": {
                "value": "19"
              },
              "DIN_WIDTH": {
                "value": "31"
              },
              "DOUT_WIDTH": {
                "value": "12"
              }
            }
          }
        },
        "nets": {
          "amModulator_0_o_amSignal": {
            "ports": [
              "amModulator_0/o_amSignal",
              "o_amSignal"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "angleLUT_0_o_angle": {
            "ports": [
              "angleLUT_0/o_angle",
              "o_angle",
              "amModulator_0/i_carrier"
            ]
          },
          "baseBandLUT_o_angle": {
            "ports": [
              "baseBandLUT/o_angle",
              "amModulator_0/i_baseband",
              "o_angle1"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "i_clk",
              "angleLUT_0/i_clk"
            ]
          },
          "enable_1": {
            "ports": [
              "enable",
              "amModulator_0/enable"
            ]
          },
          "i2sController_1_out_rght_chnl_data": {
            "ports": [
              "Din",
              "xlslice_0/Din"
            ]
          },
          "i_clk1_1": {
            "ports": [
              "i_clk1",
              "baseBandLUT/i_clk"
            ]
          }
        }
      },
      "ProcessorSystem": {
        "interface_ports": {
          "ddr": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "fixed_io": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "gpio_i": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "gpio_o": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "gpio_t": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "spi0_clk_i": {
            "direction": "I"
          },
          "spi0_clk_o": {
            "direction": "O"
          },
          "spi0_sdo_i": {
            "direction": "I"
          },
          "spi0_sdo_o": {
            "direction": "O"
          },
          "spi0_sdi_i": {
            "direction": "I"
          },
          "spi0_csn_i": {
            "direction": "I"
          },
          "spi0_csn_0_o": {
            "direction": "O"
          },
          "spi0_csn_1_o": {
            "direction": "O"
          },
          "spi0_csn_2_o": {
            "direction": "O"
          },
          "spi1_clk_i": {
            "direction": "I"
          },
          "spi1_clk_o": {
            "direction": "O"
          },
          "spi1_sdo_i": {
            "direction": "I"
          },
          "spi1_sdo_o": {
            "direction": "O"
          },
          "spi1_sdi_i": {
            "direction": "I"
          },
          "spi1_csn_i": {
            "direction": "I"
          },
          "spi1_csn_0_o": {
            "direction": "O"
          },
          "spi1_csn_1_o": {
            "direction": "O"
          },
          "spi1_csn_2_o": {
            "direction": "O"
          },
          "sys_cpu_clk_out": {
            "type": "clk",
            "direction": "O"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gpio_io_o": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "sys_ps7": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "system_sys_ps7_0",
            "xci_path": "ip\\system_sys_ps7_0\\system_sys_ps7_0.xci",
            "inst_hier_path": "ProcessorSystem/sys_ps7",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666672"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_CLK0_FREQ": {
                "value": "100000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x3FFFFFFF"
              },
              "PCW_DM_WIDTH": {
                "value": "4"
              },
              "PCW_DQS_WIDTH": {
                "value": "4"
              },
              "PCW_DQ_WIDTH": {
                "value": "32"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "1"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "1"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "1"
              },
              "PCW_EN_ENET0": {
                "value": "0"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_RST1_PORT": {
                "value": "1"
              },
              "PCW_EN_RST2_PORT": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SPI0": {
                "value": "1"
              },
              "PCW_EN_SPI1": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "0"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100.0"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "200.0"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "200.0"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_IO": {
                "value": "64"
              },
              "PCW_GPIO_EMIO_GPIO_WIDTH": {
                "value": "64"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "REVERSE"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_PRIMITIVE": {
                "value": "54"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#UART 1#UART 1#SD 0#GPIO#GPIO#GPIO"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#tx#rx#cd#gpio[51]#gpio[52]#gpio[53]"
              },
              "PCW_PACKAGE_NAME": {
                "value": "fbg676"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 50"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI0_SPI0_IO": {
                "value": "EMIO"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI1_SPI1_IO": {
                "value": "EMIO"
              },
              "PCW_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666666"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 48 .. 49"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.264"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.265"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.330"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.330"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "32 Bit"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.053"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.059"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.065"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.066"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41K256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USE_DMA0": {
                "value": "0"
              },
              "PCW_USE_DMA1": {
                "value": "0"
              },
              "PCW_USE_DMA2": {
                "value": "0"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP2": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "arm > system axi_bram_ctrl_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "sys_rstgen": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_sys_rstgen_0",
            "xci_path": "ip\\system_sys_rstgen_0\\system_sys_rstgen_0.xci",
            "inst_hier_path": "ProcessorSystem/sys_rstgen",
            "parameters": {
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_0",
            "xci_path": "ip\\system_axi_gpio_0_0\\system_axi_gpio_0_0.xci",
            "inst_hier_path": "ProcessorSystem/axi_gpio_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000001"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "sys_ps7_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\system_sys_ps7_axi_periph_0\\system_sys_ps7_axi_periph_0.xci",
            "inst_hier_path": "ProcessorSystem/sys_ps7_axi_periph",
            "xci_name": "system_sys_ps7_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_0",
                "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
                "inst_hier_path": "ProcessorSystem/sys_ps7_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                    "inst_hier_path": "ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_sys_ps7_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_sys_ps7_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_sys_ps7_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "sys_ps7_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "sys_ps7_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "sys_ps7_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "sys_ps7_DDR": {
            "interface_ports": [
              "ddr",
              "sys_ps7/DDR"
            ]
          },
          "sys_ps7_FIXED_IO": {
            "interface_ports": [
              "fixed_io",
              "sys_ps7/FIXED_IO"
            ]
          },
          "sys_ps7_M_AXI_GP0": {
            "interface_ports": [
              "sys_ps7/M_AXI_GP0",
              "sys_ps7_axi_periph/S00_AXI"
            ]
          },
          "sys_ps7_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "sys_ps7_axi_periph/M00_AXI"
            ]
          },
          "sys_ps7_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "sys_ps7_axi_periph/M01_AXI"
            ]
          },
          "sys_ps7_axi_periph_M02_AXI": {
            "interface_ports": [
              "sys_ps7_axi_periph/M02_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "gpio_io_o"
            ]
          },
          "gpio_i_1": {
            "ports": [
              "gpio_i",
              "sys_ps7/GPIO_I"
            ]
          },
          "spi0_clk_i_1": {
            "ports": [
              "spi0_clk_i",
              "sys_ps7/SPI0_SCLK_I"
            ]
          },
          "spi0_csn_i_1": {
            "ports": [
              "spi0_csn_i",
              "sys_ps7/SPI0_SS_I"
            ]
          },
          "spi0_sdi_i_1": {
            "ports": [
              "spi0_sdi_i",
              "sys_ps7/SPI0_MISO_I"
            ]
          },
          "spi0_sdo_i_1": {
            "ports": [
              "spi0_sdo_i",
              "sys_ps7/SPI0_MOSI_I"
            ]
          },
          "spi1_clk_i_1": {
            "ports": [
              "spi1_clk_i",
              "sys_ps7/SPI1_SCLK_I"
            ]
          },
          "spi1_csn_i_1": {
            "ports": [
              "spi1_csn_i",
              "sys_ps7/SPI1_SS_I"
            ]
          },
          "spi1_sdi_i_1": {
            "ports": [
              "spi1_sdi_i",
              "sys_ps7/SPI1_MISO_I"
            ]
          },
          "spi1_sdo_i_1": {
            "ports": [
              "spi1_sdo_i",
              "sys_ps7/SPI1_MOSI_I"
            ]
          },
          "sys_cpu_clk": {
            "ports": [
              "sys_ps7/FCLK_CLK0",
              "sys_cpu_clk_out",
              "sys_rstgen/slowest_sync_clk",
              "sys_ps7/M_AXI_GP0_ACLK",
              "axi_gpio_0/s_axi_aclk",
              "sys_ps7_axi_periph/ACLK",
              "sys_ps7_axi_periph/S00_ACLK",
              "sys_ps7_axi_periph/M00_ACLK",
              "sys_ps7_axi_periph/M01_ACLK",
              "sys_ps7_axi_periph/M02_ACLK"
            ]
          },
          "sys_cpu_resetn": {
            "ports": [
              "sys_rstgen/peripheral_aresetn",
              "S00_ARESETN",
              "axi_gpio_0/s_axi_aresetn",
              "sys_ps7_axi_periph/ARESETN",
              "sys_ps7_axi_periph/S00_ARESETN",
              "sys_ps7_axi_periph/M00_ARESETN",
              "sys_ps7_axi_periph/M01_ARESETN",
              "sys_ps7_axi_periph/M02_ARESETN"
            ]
          },
          "sys_ps7_FCLK_RESET0_N": {
            "ports": [
              "sys_ps7/FCLK_RESET0_N",
              "sys_rstgen/ext_reset_in"
            ]
          },
          "sys_ps7_GPIO_O": {
            "ports": [
              "sys_ps7/GPIO_O",
              "gpio_o"
            ]
          },
          "sys_ps7_GPIO_T": {
            "ports": [
              "sys_ps7/GPIO_T",
              "gpio_t"
            ]
          },
          "sys_ps7_SPI0_MOSI_O": {
            "ports": [
              "sys_ps7/SPI0_MOSI_O",
              "spi0_sdo_o"
            ]
          },
          "sys_ps7_SPI0_SCLK_O": {
            "ports": [
              "sys_ps7/SPI0_SCLK_O",
              "spi0_clk_o"
            ]
          },
          "sys_ps7_SPI0_SS1_O": {
            "ports": [
              "sys_ps7/SPI0_SS1_O",
              "spi0_csn_1_o"
            ]
          },
          "sys_ps7_SPI0_SS2_O": {
            "ports": [
              "sys_ps7/SPI0_SS2_O",
              "spi0_csn_2_o"
            ]
          },
          "sys_ps7_SPI0_SS_O": {
            "ports": [
              "sys_ps7/SPI0_SS_O",
              "spi0_csn_0_o"
            ]
          },
          "sys_ps7_SPI1_MOSI_O": {
            "ports": [
              "sys_ps7/SPI1_MOSI_O",
              "spi1_sdo_o"
            ]
          },
          "sys_ps7_SPI1_SCLK_O": {
            "ports": [
              "sys_ps7/SPI1_SCLK_O",
              "spi1_clk_o"
            ]
          },
          "sys_ps7_SPI1_SS1_O": {
            "ports": [
              "sys_ps7/SPI1_SS1_O",
              "spi1_csn_1_o"
            ]
          },
          "sys_ps7_SPI1_SS2_O": {
            "ports": [
              "sys_ps7/SPI1_SS2_O",
              "spi1_csn_2_o"
            ]
          },
          "sys_ps7_SPI1_SS_O": {
            "ports": [
              "sys_ps7/SPI1_SS_O",
              "spi1_csn_0_o"
            ]
          }
        }
      },
      "LVDSIF": {
        "ports": {
          "rx_data_in_p": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "rx_frame_in_p": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rx_data_in_n": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "rx_frame_in_n": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "i_Channel_1_I_Value": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "rx_clk_in_p": {
            "type": "clk",
            "direction": "I"
          },
          "rx_clk_in_n": {
            "type": "clk",
            "direction": "I"
          },
          "tx_clk_out_p": {
            "type": "clk",
            "direction": "O"
          },
          "tx_clk_out_n": {
            "type": "clk",
            "direction": "O"
          },
          "tx_frame_out_p": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "tx_data_out_p": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "tx_data_out_n": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "tx_frame_out_n": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "o_Channel_1_I_Value": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "o_Channel_1_I_Valid": {
            "direction": "O"
          },
          "clk_out": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "dataPackager_0": {
            "vlnv": "xilinx.com:module_ref:dataPackager:1.0",
            "xci_name": "system_dataPackager_0_0",
            "xci_path": "ip\\system_dataPackager_0_0\\system_dataPackager_0_0.xci",
            "inst_hier_path": "LVDSIF/dataPackager_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dataPackager",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_selectio_wiz_0_0_clk_out",
                    "value_src": "default_prop"
                  }
                }
              },
              "i_data": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "o_data": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "o_Channel_1_I_Value": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "o_Channel_1_Q_Value": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "o_Channel_2_I_Value": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "o_Channel_2_Q_Value": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "o_Channel_1_I_Valid": {
                "direction": "O"
              },
              "o_Channel_1_Q_Valid": {
                "direction": "O"
              },
              "o_Channel_2_I_Valid": {
                "direction": "O"
              },
              "o_Channel_2_Q_Valid": {
                "direction": "O"
              },
              "i_Channel_1_I_Value": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "i_Channel_1_Q_Value": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "i_Channel_2_I_Value": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "i_Channel_2_Q_Value": {
                "direction": "I",
                "left": "11",
                "right": "0"
              }
            }
          },
          "selectio_wiz_0": {
            "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
            "xci_name": "system_selectio_wiz_0_0",
            "xci_path": "ip\\system_selectio_wiz_0_0\\system_selectio_wiz_0_0.xci",
            "inst_hier_path": "LVDSIF/selectio_wiz_0",
            "parameters": {
              "BUS_DIR": {
                "value": "SEPARATE"
              },
              "BUS_IO_STD": {
                "value": "LVDS"
              },
              "BUS_SIG_TYPE": {
                "value": "DIFF"
              },
              "CLK_FWD": {
                "value": "true"
              },
              "CLK_FWD_IO_STD": {
                "value": "LVDS"
              },
              "CLK_FWD_SIG_TYPE": {
                "value": "DIFF"
              },
              "SELIO_ACTIVE_EDGE": {
                "value": "DDR"
              },
              "SELIO_BUS_IN_DELAY": {
                "value": "NONE"
              },
              "SELIO_CLK_IO_STD": {
                "value": "LVDS"
              },
              "SELIO_CLK_SIG_TYPE": {
                "value": "DIFF"
              },
              "SELIO_INTERFACE_TYPE": {
                "value": "NETWORKING"
              },
              "SERIALIZATION_FACTOR": {
                "value": "4"
              },
              "SYSTEM_DATA_WIDTH": {
                "value": "7"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_0",
            "xci_path": "ip\\system_xlconcat_0_0\\system_xlconcat_0_0.xci",
            "inst_hier_path": "LVDSIF/xlconcat_0",
            "parameters": {
              "dout_width": {
                "value": "7"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_1_0",
            "xci_path": "ip\\system_xlconcat_1_0\\system_xlconcat_1_0.xci",
            "inst_hier_path": "LVDSIF/xlconcat_1",
            "parameters": {
              "dout_width": {
                "value": "7"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_0",
            "xci_path": "ip\\system_xlconstant_0_0\\system_xlconstant_0_0.xci",
            "inst_hier_path": "LVDSIF/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "12"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_1_0",
            "xci_path": "ip\\system_xlconstant_1_0\\system_xlconstant_1_0.xci",
            "inst_hier_path": "LVDSIF/xlconstant_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_1_0",
            "xci_path": "ip\\system_xlslice_1_0\\system_xlslice_1_0.xci",
            "inst_hier_path": "LVDSIF/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "6"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_1_1",
            "xci_path": "ip\\system_xlslice_1_1\\system_xlslice_1_1.xci",
            "inst_hier_path": "LVDSIF/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "6"
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_3_0",
            "xci_path": "ip\\system_xlslice_3_0\\system_xlslice_3_0.xci",
            "inst_hier_path": "LVDSIF/xlslice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_3_1",
            "xci_path": "ip\\system_xlslice_3_1\\system_xlslice_3_1.xci",
            "inst_hier_path": "LVDSIF/xlslice_4",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "amModulator_0_o_amSignal": {
            "ports": [
              "i_Channel_1_I_Value",
              "dataPackager_0/i_Channel_1_I_Value"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "dataPackager_0_o_Channel_1_I_Valid": {
            "ports": [
              "dataPackager_0/o_Channel_1_I_Valid",
              "o_Channel_1_I_Valid"
            ]
          },
          "dataPackager_0_o_Channel_1_I_Value": {
            "ports": [
              "dataPackager_0/o_Channel_1_I_Value",
              "o_Channel_1_I_Value"
            ]
          },
          "dataPackager_0_o_data": {
            "ports": [
              "dataPackager_0/o_data",
              "selectio_wiz_0/data_out_from_device"
            ]
          },
          "rx_clk_in_n_1": {
            "ports": [
              "rx_clk_in_n",
              "selectio_wiz_0/clk_in_n"
            ]
          },
          "rx_clk_in_p_1": {
            "ports": [
              "rx_clk_in_p",
              "selectio_wiz_0/clk_in_p"
            ]
          },
          "rx_data_in_n_1": {
            "ports": [
              "rx_data_in_n",
              "xlconcat_1/In1"
            ]
          },
          "rx_data_in_p_1": {
            "ports": [
              "rx_data_in_p",
              "xlconcat_0/In1"
            ]
          },
          "rx_frame_in_n_1": {
            "ports": [
              "rx_frame_in_n",
              "xlconcat_1/In0"
            ]
          },
          "rx_frame_in_p_1": {
            "ports": [
              "rx_frame_in_p",
              "xlconcat_0/In0"
            ]
          },
          "selectio_wiz_0_clk_out": {
            "ports": [
              "selectio_wiz_0/clk_out",
              "dataPackager_0/i_clk",
              "clk_out"
            ]
          },
          "selectio_wiz_0_clk_to_pins_n": {
            "ports": [
              "selectio_wiz_0/clk_to_pins_n",
              "tx_clk_out_n"
            ]
          },
          "selectio_wiz_0_clk_to_pins_p": {
            "ports": [
              "selectio_wiz_0/clk_to_pins_p",
              "tx_clk_out_p"
            ]
          },
          "selectio_wiz_0_data_in_to_device": {
            "ports": [
              "selectio_wiz_0/data_in_to_device",
              "dataPackager_0/i_data"
            ]
          },
          "selectio_wiz_0_data_out_to_pins_n": {
            "ports": [
              "selectio_wiz_0/data_out_to_pins_n",
              "xlslice_2/Din",
              "xlslice_4/Din"
            ]
          },
          "selectio_wiz_0_data_out_to_pins_p": {
            "ports": [
              "selectio_wiz_0/data_out_to_pins_p",
              "xlslice_1/Din",
              "xlslice_3/Din"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "selectio_wiz_0/data_in_from_pins_p"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "selectio_wiz_0/data_in_from_pins_n"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "dataPackager_0/i_Channel_1_Q_Value",
              "dataPackager_0/i_Channel_2_I_Value",
              "dataPackager_0/i_Channel_2_Q_Value"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "selectio_wiz_0/clk_reset",
              "selectio_wiz_0/io_reset"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "tx_data_out_p"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "tx_data_out_n"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "tx_frame_out_p"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "xlslice_4/Dout",
              "tx_frame_out_n"
            ]
          }
        }
      },
      "I2SSystem": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "sys_cpu_clk_out": {
            "type": "clk",
            "direction": "I"
          },
          "i_reset_n": {
            "direction": "I"
          },
          "i_mclk": {
            "direction": "I"
          },
          "o_bit_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "o_lrc_0": {
            "direction": "O"
          },
          "o_sda_0": {
            "direction": "O"
          },
          "i_sda_0": {
            "direction": "I"
          },
          "out_rght_chnl_data": {
            "direction": "O",
            "left": "30",
            "right": "0"
          },
          "in_aud_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sda_o_0": {
            "direction": "O"
          },
          "sda_i_0": {
            "direction": "I"
          },
          "sda_t_0": {
            "direction": "O"
          },
          "scl_i_0": {
            "direction": "I"
          },
          "scl_o_0": {
            "direction": "O"
          },
          "scl_t_0": {
            "direction": "O"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "o_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "i2sController_1": {
            "vlnv": "xilinx.com:module_ref:i2sController:1.0",
            "xci_name": "system_i2sController_1_0",
            "xci_path": "ip\\system_i2sController_1_0\\system_i2sController_1_0.xci",
            "inst_hier_path": "I2SSystem/i2sController_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2sController",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_sys_ps7_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "i_reset_n": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "i_mclk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "12290167",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "o_bit_clk": {
                "type": "clk",
                "direction": "O"
              },
              "o_lrc": {
                "direction": "O"
              },
              "o_sda": {
                "direction": "O"
              },
              "i_sda": {
                "direction": "I"
              },
              "in_aud_data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "out_lft_chnl_data": {
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "out_rght_chnl_data": {
                "direction": "O",
                "left": "30",
                "right": "0"
              }
            }
          },
          "levelShift_0": {
            "vlnv": "xilinx.com:module_ref:levelShift:1.0",
            "xci_name": "system_levelShift_0_0",
            "xci_path": "ip\\system_levelShift_0_0\\system_levelShift_0_0.xci",
            "inst_hier_path": "I2SSystem/levelShift_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "levelShift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "o_data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "system_axi_iic_0_0",
            "xci_path": "ip\\system_axi_iic_0_0\\system_axi_iic_0_0.xci",
            "inst_hier_path": "I2SSystem/axi_iic_0"
          }
        },
        "interface_nets": {
          "sys_ps7_axi_periph_M01_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_iic_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_iic_0_scl_o": {
            "ports": [
              "axi_iic_0/scl_o",
              "scl_o_0"
            ]
          },
          "axi_iic_0_scl_t": {
            "ports": [
              "axi_iic_0/scl_t",
              "scl_t_0"
            ]
          },
          "axi_iic_0_sda_o": {
            "ports": [
              "axi_iic_0/sda_o",
              "sda_o_0"
            ]
          },
          "axi_iic_0_sda_t": {
            "ports": [
              "axi_iic_0/sda_t",
              "sda_t_0"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "i_mclk",
              "i2sController_1/i_mclk"
            ]
          },
          "i2sController_1_o_bit_clk": {
            "ports": [
              "i2sController_1/o_bit_clk",
              "o_bit_clk_0"
            ]
          },
          "i2sController_1_o_lrc": {
            "ports": [
              "i2sController_1/o_lrc",
              "o_lrc_0"
            ]
          },
          "i2sController_1_o_sda": {
            "ports": [
              "i2sController_1/o_sda",
              "o_sda_0"
            ]
          },
          "i2sController_1_out_rght_chnl_data": {
            "ports": [
              "i2sController_1/out_rght_chnl_data",
              "out_rght_chnl_data"
            ]
          },
          "i_sda_0_1": {
            "ports": [
              "i_sda_0",
              "i2sController_1/i_sda"
            ]
          },
          "in_aud_data_1": {
            "ports": [
              "in_aud_data",
              "levelShift_0/i_data"
            ]
          },
          "levelShift_0_o_data": {
            "ports": [
              "levelShift_0/o_data",
              "i2sController_1/in_aud_data",
              "o_data"
            ]
          },
          "s_axi_aresetn1_1": {
            "ports": [
              "s_axi_aresetn1",
              "axi_iic_0/s_axi_aresetn"
            ]
          },
          "scl_i_0_1": {
            "ports": [
              "scl_i_0",
              "axi_iic_0/scl_i"
            ]
          },
          "sda_i_0_1": {
            "ports": [
              "sda_i_0",
              "axi_iic_0/sda_i"
            ]
          },
          "sys_cpu_clk": {
            "ports": [
              "sys_cpu_clk_out",
              "i2sController_1/i_clk",
              "axi_iic_0/s_axi_aclk"
            ]
          },
          "sys_cpu_resetn": {
            "ports": [
              "i_reset_n",
              "i2sController_1/i_reset_n"
            ]
          }
        }
      },
      "AMDemodulate": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axis_data_tdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "i_data": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "i_data_valid": {
            "direction": "I"
          },
          "o_data": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "o_data_valid": {
            "direction": "O"
          },
          "o_data_valid1": {
            "direction": "O"
          },
          "o_data1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        },
        "components": {
          "decimation_0": {
            "vlnv": "xilinx.com:module_ref:decimation:1.0",
            "xci_name": "system_decimation_0_0",
            "xci_path": "ip\\system_decimation_0_0\\system_decimation_0_0.xci",
            "inst_hier_path": "AMDemodulate/decimation_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "decimation",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_selectio_wiz_0_0_clk_out",
                    "value_src": "default_prop"
                  }
                }
              },
              "i_data": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "i_data_valid": {
                "direction": "I"
              },
              "o_data": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "o_data_valid": {
                "direction": "O"
              }
            }
          },
          "envelopDetector_0": {
            "vlnv": "xilinx.com:module_ref:envelopDetector:1.0",
            "xci_name": "system_envelopDetector_0_0",
            "xci_path": "ip\\system_envelopDetector_0_0\\system_envelopDetector_0_0.xci",
            "inst_hier_path": "AMDemodulate/envelopDetector_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "envelopDetector",
              "boundary_crc": "0x0"
            },
            "ports": {
              "i_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_selectio_wiz_0_0_clk_out",
                    "value_src": "default_prop"
                  }
                }
              },
              "i_data": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "i_data_valid": {
                "direction": "I"
              },
              "o_data": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "o_data_valid": {
                "direction": "O"
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "system_fir_compiler_0_0",
            "xci_path": "ip\\system_fir_compiler_0_0\\system_fir_compiler_0_0.xci",
            "inst_hier_path": "AMDemodulate/fir_compiler_0",
            "parameters": {
              "BestPrecision": {
                "value": "true"
              },
              "Clock_Frequency": {
                "value": "122.88"
              },
              "CoefficientVector": {
                "value": "0.000487710741391075,-0.000508816950674201,-0.00104822484168360,-0.00192567674621829,-0.00308323970114223,-0.00443010163862952,-0.00582447341555451,-0.00707649402825221,-0.00796555883241129,-0.00826954258707117,-0.00780125435344659,-0.00644951853980462,-0.00421300112942214,-0.00122591042538750,0.00223547606579511,0.00576862676704503,0.00888271032574615,0.0110594111974403,0.0118276605630954,0.0108448187271138,0.00797186782368044,0.00332940581420623,-0.00267449907766213,-0.00935498796127952,-0.0158012250426092,-0.0209654687235344,-0.0237830537530012,-0.0233074586014071,-0.0188447670348683,-0.0100693683690272,0.00289822965588207,0.0194612840081002,0.0385767175862738,0.0588407067818272,0.0786207273681262,0.0962306544355398,0.110104990377869,0.118979410862409,0.122032201280881,0.118979410862409,0.110104990377869,0.0962306544355398,0.0786207273681262,0.0588407067818272,0.0385767175862738,0.0194612840081002,0.00289822965588207,-0.0100693683690272,-0.0188447670348683,-0.0233074586014071,-0.0237830537530012,-0.0209654687235344,-0.0158012250426092,-0.00935498796127952,-0.00267449907766213,0.00332940581420623,0.00797186782368044,0.0108448187271138,0.0118276605630954,0.0110594111974403,0.00888271032574615,0.00576862676704503,0.00223547606579511,-0.00122591042538750,-0.00421300112942214,-0.00644951853980462,-0.00780125435344659,-0.00826954258707117,-0.00796555883241129,-0.00707649402825221,-0.00582447341555451,-0.00443010163862952,-0.00308323970114223,-0.00192567674621829,-0.00104822484168360,-0.000508816950674201,0.000487710741391075"
              },
              "Coefficient_Fractional_Bits": {
                "value": "18"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "1"
              },
              "Data_Fractional_Bits": {
                "value": "0"
              },
              "Data_Sign": {
                "value": "Signed"
              },
              "Data_Width": {
                "value": "12"
              },
              "Decimation_Rate": {
                "value": "8"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Full_Precision"
              },
              "Output_Width": {
                "value": "31"
              },
              "Quantization": {
                "value": "Quantize_Only"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "Sample_Frequency": {
                "value": "0.384"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "LVDSIF_clk_out": {
            "ports": [
              "aclk",
              "decimation_0/i_clk",
              "envelopDetector_0/i_clk",
              "fir_compiler_0/aclk"
            ]
          },
          "decimation_0_o_data": {
            "ports": [
              "decimation_0/o_data",
              "o_data1",
              "envelopDetector_0/i_data"
            ]
          },
          "decimation_0_o_data_valid": {
            "ports": [
              "decimation_0/o_data_valid",
              "o_data_valid1",
              "envelopDetector_0/i_data_valid"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "envelopDetector_0_o_data": {
            "ports": [
              "envelopDetector_0/o_data",
              "o_data",
              "fir_compiler_0/s_axis_data_tdata"
            ]
          },
          "envelopDetector_0_o_data_valid": {
            "ports": [
              "envelopDetector_0/o_data_valid",
              "o_data_valid",
              "fir_compiler_0/s_axis_data_tvalid"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fir_compiler_0_m_axis_data_tdata": {
            "ports": [
              "fir_compiler_0/m_axis_data_tdata",
              "m_axis_data_tdata"
            ]
          },
          "i_data_1": {
            "ports": [
              "i_data",
              "decimation_0/i_data"
            ]
          },
          "i_data_valid_1": {
            "ports": [
              "i_data_valid",
              "decimation_0/i_data_valid"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_0",
        "xci_path": "ip\\system_clk_wiz_0_0\\system_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "455.129"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "318.151"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "CLKOUT2_JITTER": {
            "value": "287.104"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "318.151"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "128"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "535.299"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "318.151"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "25.625"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "52.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "128"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "4"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "system_vio_0_0",
        "xci_path": "ip\\system_vio_0_0\\system_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "1"
          },
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0x1"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "system_system_ila_0_0",
        "xci_path": "ip\\system_system_ila_0_0\\system_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "32768"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "sys_ps7_DDR": {
        "interface_ports": [
          "ddr",
          "ProcessorSystem/ddr"
        ]
      },
      "sys_ps7_FIXED_IO": {
        "interface_ports": [
          "fixed_io",
          "ProcessorSystem/fixed_io"
        ]
      },
      "sys_ps7_axi_periph_M01_AXI": {
        "interface_ports": [
          "ProcessorSystem/M01_AXI",
          "I2SSystem/S_AXI"
        ]
      }
    },
    "nets": {
      "AMModulate_o_angle": {
        "ports": [
          "AMModulate/o_angle",
          "system_ila_0/probe1"
        ]
      },
      "AMModulate_o_angle1": {
        "ports": [
          "AMModulate/o_angle1",
          "system_ila_0/probe2"
        ]
      },
      "I2SSystem_scl_o_0": {
        "ports": [
          "I2SSystem/scl_o_0",
          "scl_o"
        ]
      },
      "I2SSystem_scl_t_0": {
        "ports": [
          "I2SSystem/scl_t_0",
          "scl_t"
        ]
      },
      "I2SSystem_sda_o_0": {
        "ports": [
          "I2SSystem/sda_o_0",
          "sda_o"
        ]
      },
      "I2SSystem_sda_t_0": {
        "ports": [
          "I2SSystem/sda_t_0",
          "sda_t"
        ]
      },
      "LVDSIF_clk_out": {
        "ports": [
          "LVDSIF/clk_out",
          "AMDemodulate/aclk",
          "system_ila_0/clk"
        ]
      },
      "LVDSIF_o_Channel_1_I_Valid": {
        "ports": [
          "LVDSIF/o_Channel_1_I_Valid",
          "AMDemodulate/i_data_valid"
        ]
      },
      "LVDSIF_o_Channel_1_I_Value": {
        "ports": [
          "LVDSIF/o_Channel_1_I_Value",
          "AMDemodulate/i_data"
        ]
      },
      "LVDSIF_tx_data_out_n": {
        "ports": [
          "LVDSIF/tx_data_out_n",
          "tx_data_out_n"
        ]
      },
      "LVDSIF_tx_data_out_p": {
        "ports": [
          "LVDSIF/tx_data_out_p",
          "tx_data_out_p"
        ]
      },
      "LVDSIF_tx_frame_out_n": {
        "ports": [
          "LVDSIF/tx_frame_out_n",
          "tx_frame_out_n"
        ]
      },
      "LVDSIF_tx_frame_out_p": {
        "ports": [
          "LVDSIF/tx_frame_out_p",
          "tx_frame_out_p"
        ]
      },
      "ProcessorSystem_gpio_io_o": {
        "ports": [
          "ProcessorSystem/gpio_io_o",
          "I2SSystem/s_axi_aresetn1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "I2SSystem/i_mclk",
          "o_mclk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "AMModulate/i_clk"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "AMModulate/i_clk1"
        ]
      },
      "fir_compiler_0_m_axis_data_tdata": {
        "ports": [
          "AMDemodulate/m_axis_data_tdata",
          "I2SSystem/in_aud_data"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "ProcessorSystem/gpio_i"
        ]
      },
      "i2sController_1_o_bit_clk": {
        "ports": [
          "I2SSystem/o_bit_clk_0",
          "o_bit_clk"
        ]
      },
      "i2sController_1_o_lrc": {
        "ports": [
          "I2SSystem/o_lrc_0",
          "o_lrc"
        ]
      },
      "i2sController_1_o_sda": {
        "ports": [
          "I2SSystem/o_sda_0",
          "o_sda"
        ]
      },
      "i2sController_1_out_rght_chnl_data": {
        "ports": [
          "I2SSystem/out_rght_chnl_data",
          "AMModulate/Din"
        ]
      },
      "i_Channel_1_I_Value_1": {
        "ports": [
          "AMModulate/o_amSignal",
          "LVDSIF/i_Channel_1_I_Value",
          "system_ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "i_sda_0_1": {
        "ports": [
          "i_sda",
          "I2SSystem/i_sda_0"
        ]
      },
      "rx_clk_in_n_1": {
        "ports": [
          "rx_clk_in_n",
          "LVDSIF/rx_clk_in_n"
        ]
      },
      "rx_clk_in_p_1": {
        "ports": [
          "rx_clk_in_p",
          "LVDSIF/rx_clk_in_p"
        ]
      },
      "rx_data_in_n_1": {
        "ports": [
          "rx_data_in_n",
          "LVDSIF/rx_data_in_n"
        ]
      },
      "rx_data_in_p_1": {
        "ports": [
          "rx_data_in_p",
          "LVDSIF/rx_data_in_p"
        ]
      },
      "rx_frame_in_n_1": {
        "ports": [
          "rx_frame_in_n",
          "LVDSIF/rx_frame_in_n"
        ]
      },
      "rx_frame_in_p_1": {
        "ports": [
          "rx_frame_in_p",
          "LVDSIF/rx_frame_in_p"
        ]
      },
      "scl_i_0_1": {
        "ports": [
          "scl_i",
          "I2SSystem/scl_i_0"
        ]
      },
      "sda_i_0_1": {
        "ports": [
          "sda_i",
          "I2SSystem/sda_i_0"
        ]
      },
      "selectio_wiz_0_clk_to_pins_n": {
        "ports": [
          "LVDSIF/tx_clk_out_n",
          "tx_clk_out_n"
        ]
      },
      "selectio_wiz_0_clk_to_pins_p": {
        "ports": [
          "LVDSIF/tx_clk_out_p",
          "tx_clk_out_p"
        ]
      },
      "spi0_clk_i_1": {
        "ports": [
          "spi0_clk_i",
          "ProcessorSystem/spi0_clk_i"
        ]
      },
      "spi0_csn_i_1": {
        "ports": [
          "spi0_csn_i",
          "ProcessorSystem/spi0_csn_i"
        ]
      },
      "spi0_sdi_i_1": {
        "ports": [
          "spi0_sdi_i",
          "ProcessorSystem/spi0_sdi_i"
        ]
      },
      "spi0_sdo_i_1": {
        "ports": [
          "spi0_sdo_i",
          "ProcessorSystem/spi0_sdo_i"
        ]
      },
      "spi1_clk_i_1": {
        "ports": [
          "spi1_clk_i",
          "ProcessorSystem/spi1_clk_i"
        ]
      },
      "spi1_csn_i_1": {
        "ports": [
          "spi1_csn_i",
          "ProcessorSystem/spi1_csn_i"
        ]
      },
      "spi1_sdi_i_1": {
        "ports": [
          "spi1_sdi_i",
          "ProcessorSystem/spi1_sdi_i"
        ]
      },
      "spi1_sdo_i_1": {
        "ports": [
          "spi1_sdo_i",
          "ProcessorSystem/spi1_sdo_i"
        ]
      },
      "sys_cpu_clk": {
        "ports": [
          "ProcessorSystem/sys_cpu_clk_out",
          "sys_cpu_clk_out",
          "I2SSystem/sys_cpu_clk_out",
          "clk_wiz_0/clk_in1",
          "vio_0/clk"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "ProcessorSystem/S00_ARESETN",
          "I2SSystem/i_reset_n"
        ]
      },
      "sys_ps7_GPIO_O": {
        "ports": [
          "ProcessorSystem/gpio_o",
          "gpio_o"
        ]
      },
      "sys_ps7_GPIO_T": {
        "ports": [
          "ProcessorSystem/gpio_t",
          "gpio_t"
        ]
      },
      "sys_ps7_SPI0_MOSI_O": {
        "ports": [
          "ProcessorSystem/spi0_sdo_o",
          "spi0_sdo_o"
        ]
      },
      "sys_ps7_SPI0_SCLK_O": {
        "ports": [
          "ProcessorSystem/spi0_clk_o",
          "spi0_clk_o"
        ]
      },
      "sys_ps7_SPI0_SS1_O": {
        "ports": [
          "ProcessorSystem/spi0_csn_1_o",
          "spi0_csn_1_o"
        ]
      },
      "sys_ps7_SPI0_SS2_O": {
        "ports": [
          "ProcessorSystem/spi0_csn_2_o",
          "spi0_csn_2_o"
        ]
      },
      "sys_ps7_SPI0_SS_O": {
        "ports": [
          "ProcessorSystem/spi0_csn_0_o",
          "spi0_csn_0_o"
        ]
      },
      "sys_ps7_SPI1_MOSI_O": {
        "ports": [
          "ProcessorSystem/spi1_sdo_o",
          "spi1_sdo_o"
        ]
      },
      "sys_ps7_SPI1_SCLK_O": {
        "ports": [
          "ProcessorSystem/spi1_clk_o",
          "spi1_clk_o"
        ]
      },
      "sys_ps7_SPI1_SS1_O": {
        "ports": [
          "ProcessorSystem/spi1_csn_1_o",
          "spi1_csn_1_o"
        ]
      },
      "sys_ps7_SPI1_SS2_O": {
        "ports": [
          "ProcessorSystem/spi1_csn_2_o",
          "spi1_csn_2_o"
        ]
      },
      "sys_ps7_SPI1_SS_O": {
        "ports": [
          "ProcessorSystem/spi1_csn_0_o",
          "spi1_csn_0_o"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "AMModulate/enable"
        ]
      }
    },
    "addressing": {
      "/ProcessorSystem/sys_ps7": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/ProcessorSystem/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/I2SSystem/axi_iic_0/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}