
		<pb_type name="io">			<input name="outpad" num_pins="1"/>
			<output name="inpad" num_pins="1"/>
			<output name="clock" num_pins="1"/>
		<mode name="inpad">
        <pb_type name="inpad" blif_model=".input" num_pb="1">
          <output name="inpad" num_pins="1" />
        </pb_type>
        <interconnect>
          <direct name="inpad" input="inpad.inpad" output="io.inpad">
            <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad" />
          </direct>
        </interconnect>
      </mode>
      <mode name="outpad">
        <pb_type name="outpad" blif_model=".output" num_pb="1">
          <input name="outpad" num_pins="1" />
        </pb_type>
        <interconnect>
          <direct name="outpad" input="io.outpad" output="outpad.outpad">
            <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad" />
          </direct>
        </interconnect>
      </mode>
      		</pb_type>
		<pb_type name="clb">			<input name="I1" num_pins="10" equivalent="full"/>
			<input name="I2" num_pins="10" equivalent="full"/>
			<input name="I3" num_pins="10" equivalent="full"/>
			<input name="I4" num_pins="10" equivalent="full"/>
			<output name="O1" num_pins="2" equivalent="full"/>
			<output name="O2" num_pins="2" equivalent="full"/>
			<output name="O3" num_pins="2" equivalent="full"/>
			<output name="O4" num_pins="2" equivalent="full"/>
			<output name="O5" num_pins="2" equivalent="full"/>
			<output name="O6" num_pins="2" equivalent="full"/>
			<output name="O7" num_pins="2" equivalent="full"/>
			<output name="O8" num_pins="2" equivalent="full"/>
			<output name="O9" num_pins="2" equivalent="full"/>
			<output name="O10" num_pins="2" equivalent="full"/>
			<output name="clk" num_pins="1"/>
				<pb_type name="ble6" num_pb="10">
        <input name="in_A" num_pins="1" equivalent="false" />
        <input name="in_B" num_pins="1" equivalent="false" />
        <input name="in_C" num_pins="1" equivalent="false" />
        <input name="in_D" num_pins="1" equivalent="false" />
        <input name="in_E" num_pins="1" equivalent="false" />
        <input name="in_F" num_pins="1" equivalent="false" />
        <output name="out_local" num_pins="1" equivalent="false" />
        <output name="out_routing" num_pins="2" equivalent="true" />
        <clock name="clk" num_pins="1" />
        <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
          <input name="in" num_pins="6" port_class="lut_in" />
          <output name="out" num_pins="1" port_class="lut_out" />
          
          <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
     0
     0
     0
     0
     0
     0
  </delay_matrix>
    </pb_type>
        <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
          <input name="D" num_pins="1" port_class="D" />
          <output name="Q" num_pins="1" port_class="Q" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="1.891e-11" port="ff.D" clock="clk" />
          <T_clock_to_Q max="6.032e-11" port="ff.Q" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="direct0" input="ble6.in_A" output="lut6.in[0:0]">
            <delay_constant max="1.8985000000000002e-10" in_port="ble6.in_A" out_port="lut6.in[0:0]" />
          </direct>
          <direct name="direct1" input="ble6.in_B" output="lut6.in[1:1]">
            <delay_constant max="1.8949e-10" in_port="ble6.in_B" out_port="lut6.in[1:1]" />
          </direct>
          <direct name="direct3" input="ble6.in_D" output="lut6.in[3:3]">
            <delay_constant max="1.0878999999999999e-10" in_port="ble6.in_D" out_port="lut6.in[3:3]" />
          </direct>
          <direct name="direct4" input="ble6.in_E" output="lut6.in[4:4]">
            <delay_constant max="1.0827e-10" in_port="ble6.in_E" out_port="lut6.in[4:4]" />
          </direct>
          <direct name="direct5" input="ble6.in_F" output="lut6.in[5:5]">
            <delay_constant max="9.64e-11" in_port="ble6.in_F" out_port="lut6.in[5:5]" />
          </direct>
          
          <direct name="direct6" input="ble6.clk" output="ff.clk" />
          
          <mux name="mux1" input="ble6.in_C ff.Q" output="lut6.in[2:2]">
            <delay_constant max="1.8102e-10" in_port="ble6.in_C" out_port="lut6.in[2:2]" />
            <delay_constant max="1.8102e-10" in_port="ff.Q" out_port="lut6.in[2:2]" />
          </mux>
          
          <mux name="2" input="lut6.out ble6.in_C" output="ff.D">
            <delay_constant max="1.74588e-11" in_port="lut6.out" out_port="ff.D" />
            <delay_constant max="1.74588e-11" in_port="ble6.in_C" out_port="ff.D" />
          </mux>
          
          <mux name="mux3" input="ff.Q lut6.out" output="ble6.out_local">
            <delay_constant max="1.098e-10" in_port="ff.Q" out_port="ble6.out_local" />
            <delay_constant max="1.098e-10" in_port="lut6.out" out_port="ble6.out_local" />
          </mux>
          
          <mux name="mux4" input="ff.Q lut6.out" output="ble6.out_routing[0:0]">
            <delay_constant max="3.631e-11" in_port="ff.Q" out_port="ble6.out_routing[0:0]" />
            <delay_constant max="3.631e-11" in_port="lut6.out" out_port="ble6.out_routing[0:0]" />
          </mux>
          
          <mux name="mux5" input="ff.Q lut6.out" output="ble6.out_routing[1:1]">
            <delay_constant max="3.631e-11" in_port="ff.Q" out_port="ble6.out_routing[1:1]" />
            <delay_constant max="3.631e-11" in_port="lut6.out" out_port="ble6.out_routing[1:1]" />
          </mux>
        </interconnect>
      </pb_type>
      </pb_type>
		<pb_type name="mult_36">			<input name="a" num_pins="36"/>
			<input name="b" num_pins="36"/>
			<output name="out" num_pins="72"/>
		<mode name="two_divisible_mult_18x18">
        <pb_type name="divisible_mult_18x18" num_pb="2">
          <input name="a" num_pins="18" />
          <input name="b" num_pins="18" />
          <output name="out" num_pins="36" />
          <mode name="two_mult_9x9">
            <pb_type name="mult_9x9_slice" num_pb="2">
              <input name="A_cfg" num_pins="9" />
              <input name="B_cfg" num_pins="9" />
              <output name="OUT_cfg" num_pins="18" />
              <pb_type name="mult_9x9" blif_model=".subckt multiply" num_pb="1">
                <input name="a" num_pins="9" />
                <input name="b" num_pins="9" />
                <output name="out" num_pins="18" />
                <delay_constant max="1.667e-9" in_port="mult_9x9.a" out_port="mult_9x9.out" />
                <delay_constant max="1.667e-9" in_port="mult_9x9.b" out_port="mult_9x9.out" />
              </pb_type>
              <interconnect>
                <direct name="a2a" input="mult_9x9_slice.A_cfg" output="mult_9x9.a">
                </direct>
                <direct name="b2b" input="mult_9x9_slice.B_cfg" output="mult_9x9.b">
                </direct>
                <direct name="out2out" input="mult_9x9.out" output="mult_9x9_slice.OUT_cfg">
                </direct>
              </interconnect>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="divisible_mult_18x18.a" output="mult_9x9_slice[1:0].A_cfg">
              </direct>
              <direct name="b2b" input="divisible_mult_18x18.b" output="mult_9x9_slice[1:0].B_cfg">
              </direct>
              <direct name="out2out" input="mult_9x9_slice[1:0].OUT_cfg" output="divisible_mult_18x18.out">
              </direct>
            </interconnect>
          </mode>
          <mode name="mult_18x18">
            <pb_type name="mult_18x18_slice" num_pb="1">
              <input name="A_cfg" num_pins="18" />
              <input name="B_cfg" num_pins="18" />
              <output name="OUT_cfg" num_pins="36" />
              <pb_type name="mult_18x18" blif_model=".subckt multiply" num_pb="1">
                <input name="a" num_pins="18" />
                <input name="b" num_pins="18" />
                <output name="out" num_pins="36" />
                <delay_constant max="1.667e-9" in_port="mult_18x18.a" out_port="mult_18x18.out" />
                <delay_constant max="1.667e-9" in_port="mult_18x18.b" out_port="mult_18x18.out" />
              </pb_type>
              <interconnect>
                <direct name="a2a" input="mult_18x18_slice.A_cfg" output="mult_18x18.a">
                </direct>
                <direct name="b2b" input="mult_18x18_slice.B_cfg" output="mult_18x18.b">
                </direct>
                <direct name="out2out" input="mult_18x18.out" output="mult_18x18_slice.OUT_cfg">
                </direct>
              </interconnect>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="divisible_mult_18x18.a" output="mult_18x18_slice.A_cfg">
              </direct>
              <direct name="b2b" input="divisible_mult_18x18.b" output="mult_18x18_slice.B_cfg">
              </direct>
              <direct name="out2out" input="mult_18x18_slice.OUT_cfg" output="divisible_mult_18x18.out">
              </direct>
            </interconnect>
          </mode>
        </pb_type>
        <interconnect>
          <direct name="a2a" input="mult_36.a" output="divisible_mult_18x18[1:0].a">
          </direct>
          <direct name="b2b" input="mult_36.b" output="divisible_mult_18x18[1:0].b">
          </direct>
          <direct name="out2out" input="divisible_mult_18x18[1:0].out" output="mult_36.out">
          </direct>
        </interconnect>
      </mode>
      <mode name="mult_36x36">
        <pb_type name="mult_36x36_slice" num_pb="1">
          <input name="A_cfg" num_pins="36" />
          <input name="B_cfg" num_pins="36" />
          <output name="OUT_cfg" num_pins="72" />
          <pb_type name="mult_36x36" blif_model=".subckt multiply" num_pb="1">
            <input name="a" num_pins="36" />
            <input name="b" num_pins="36" />
            <output name="out" num_pins="72" />
            <delay_constant max="1.667e-9" in_port="mult_36x36.a" out_port="mult_36x36.out" />
            <delay_constant max="1.667e-9" in_port="mult_36x36.b" out_port="mult_36x36.out" />
          </pb_type>
          <interconnect>
            <direct name="a2a" input="mult_36x36_slice.A_cfg" output="mult_36x36.a">
            </direct>
            <direct name="b2b" input="mult_36x36_slice.B_cfg" output="mult_36x36.b">
            </direct>
            <direct name="out2out" input="mult_36x36.out" output="mult_36x36_slice.OUT_cfg">
            </direct>
          </interconnect>
        </pb_type>
        <interconnect>
          <direct name="a2a" input="mult_36.a" output="mult_36x36_slice.A_cfg">
          </direct>
          <direct name="b2b" input="mult_36.b" output="mult_36x36_slice.B_cfg">
          </direct>
          <direct name="out2out" input="mult_36x36_slice.OUT_cfg" output="mult_36.out">
          </direct>
        </interconnect>
      </mode>
      		</pb_type>
		<pb_type name="memory">			<input name="addr1" num_pins="15"/>
			<input name="addr2" num_pins="15"/>
			<input name="data" num_pins="32"/>
			<input name="we1" num_pins="1"/>
			<input name="we2" num_pins="1"/>
			<output name="out" num_pins="32"/>
			<output name="clk" num_pins="1"/>
		<mode name="mem_1024.0x32_sp">
        <pb_type name="mem_1024.0x32_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="9" port_class="address" />
          <input name="data" num_pins="32" port_class="data_in" />
          <input name="we" num_pins="1" port_class="write_en" />
          <output name="out" num_pins="32" port_class="data_out" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_1024.0x32_sp.addr" clock="clk" />
          <T_setup value="8.668e-11" port="mem_1024.0x32_sp.data" clock="clk" />
          <T_setup value="8.668e-11" port="mem_1024.0x32_sp.we" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_1024.0x32_sp.out" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[8:0]" output="mem_1024.0x32_sp.addr">
          </direct>
          <direct name="data1" input="memory.data[31:0]" output="mem_1024.0x32_sp.data">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_1024.0x32_sp.we">
          </direct>
          <direct name="dataout1" input="mem_1024.0x32_sp.out" output="memory.out[31:0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_1024.0x32_sp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_2048.0x16.0_sp">
        <pb_type name="mem_2048.0x16.0_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="10" port_class="address" />
          <input name="data" num_pins="16.0" port_class="data_in" />
          <input name="we" num_pins="1" port_class="write_en" />
          <output name="out" num_pins="16.0" port_class="data_out" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_sp.addr" clock="clk" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_sp.data" clock="clk" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_sp.we" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_2048.0x16.0_sp.out" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[9:0]" output="mem_2048.0x16.0_sp.addr">
          </direct>
          <direct name="data1" input="memory.data[15.0:0]" output="mem_2048.0x16.0_sp.data">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_2048.0x16.0_sp.we">
          </direct>
          <direct name="dataout1" input="mem_2048.0x16.0_sp.out" output="memory.out[15.0:0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_2048.0x16.0_sp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_4096.0x8.0_sp">
        <pb_type name="mem_4096.0x8.0_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="11" port_class="address" />
          <input name="data" num_pins="8.0" port_class="data_in" />
          <input name="we" num_pins="1" port_class="write_en" />
          <output name="out" num_pins="8.0" port_class="data_out" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_sp.addr" clock="clk" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_sp.data" clock="clk" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_sp.we" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_4096.0x8.0_sp.out" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[10:0]" output="mem_4096.0x8.0_sp.addr">
          </direct>
          <direct name="data1" input="memory.data[7.0:0]" output="mem_4096.0x8.0_sp.data">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_4096.0x8.0_sp.we">
          </direct>
          <direct name="dataout1" input="mem_4096.0x8.0_sp.out" output="memory.out[7.0:0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_4096.0x8.0_sp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_8192.0x4.0_sp">
        <pb_type name="mem_8192.0x4.0_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="12" port_class="address" />
          <input name="data" num_pins="4.0" port_class="data_in" />
          <input name="we" num_pins="1" port_class="write_en" />
          <output name="out" num_pins="4.0" port_class="data_out" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_sp.addr" clock="clk" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_sp.data" clock="clk" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_sp.we" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_8192.0x4.0_sp.out" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[11:0]" output="mem_8192.0x4.0_sp.addr">
          </direct>
          <direct name="data1" input="memory.data[3.0:0]" output="mem_8192.0x4.0_sp.data">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_8192.0x4.0_sp.we">
          </direct>
          <direct name="dataout1" input="mem_8192.0x4.0_sp.out" output="memory.out[3.0:0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_8192.0x4.0_sp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_16384.0x2.0_sp">
        <pb_type name="mem_16384.0x2.0_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="13" port_class="address" />
          <input name="data" num_pins="2.0" port_class="data_in" />
          <input name="we" num_pins="1" port_class="write_en" />
          <output name="out" num_pins="2.0" port_class="data_out" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_sp.addr" clock="clk" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_sp.data" clock="clk" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_sp.we" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_16384.0x2.0_sp.out" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[12:0]" output="mem_16384.0x2.0_sp.addr">
          </direct>
          <direct name="data1" input="memory.data[1.0:0]" output="mem_16384.0x2.0_sp.data">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_16384.0x2.0_sp.we">
          </direct>
          <direct name="dataout1" input="mem_16384.0x2.0_sp.out" output="memory.out[1.0:0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_16384.0x2.0_sp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_32768.0x1.0_sp">
        <pb_type name="mem_32768.0x1.0_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
          <input name="addr" num_pins="14" port_class="address" />
          <input name="data" num_pins="1.0" port_class="data_in" />
          <input name="we" num_pins="1" port_class="write_en" />
          <output name="out" num_pins="1.0" port_class="data_out" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_sp.addr" clock="clk" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_sp.data" clock="clk" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_sp.we" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_32768.0x1.0_sp.out" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[13:0]" output="mem_32768.0x1.0_sp.addr">
          </direct>
          <direct name="data1" input="memory.data[0.0:0]" output="mem_32768.0x1.0_sp.data">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_32768.0x1.0_sp.we">
          </direct>
          <direct name="dataout1" input="mem_32768.0x1.0_sp.out" output="memory.out[0.0:0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_32768.0x1.0_sp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_2048.0x16.0_dp">
        <pb_type name="mem_2048.0x16.0_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="10" port_class="address1" />
          <input name="addr2" num_pins="10" port_class="address2" />
          <input name="data1" num_pins="16.0" port_class="data_in1" />
          <input name="data2" num_pins="16.0" port_class="data_in2" />
          <input name="we1" num_pins="1" port_class="write_en1" />
          <input name="we2" num_pins="1" port_class="write_en2" />
          <output name="out1" num_pins="16.0" port_class="data_out1" />
          <output name="out2" num_pins="16.0" port_class="data_out2" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_dp.addr1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_dp.data1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_dp.we1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_dp.addr2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_dp.data2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_2048.0x16.0_dp.we2" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_2048.0x16.0_dp.out1" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_2048.0x16.0_dp.out2" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[9:0]" output="mem_2048.0x16.0_dp.addr1">
          </direct>
          <direct name="address2" input="memory.addr2[9:0]" output="mem_2048.0x16.0_dp.addr2">
          </direct>
          <direct name="data1" input="memory.data[15.0:0]" output="mem_2048.0x16.0_dp.data1">
          </direct>
          <direct name="data2" input="memory.data[31.0:16.0]" output="mem_2048.0x16.0_dp.data2">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_2048.0x16.0_dp.we1">
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_2048.0x16.0_dp.we2">
          </direct>
          <direct name="dataout1" input="mem_2048.0x16.0_dp.out1" output="memory.out[15.0:0]">
          </direct>
          <direct name="dataout2" input="mem_2048.0x16.0_dp.out2" output="memory.out[31.0:16.0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_2048.0x16.0_dp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_4096.0x8.0_dp">
        <pb_type name="mem_4096.0x8.0_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="11" port_class="address1" />
          <input name="addr2" num_pins="11" port_class="address2" />
          <input name="data1" num_pins="8.0" port_class="data_in1" />
          <input name="data2" num_pins="8.0" port_class="data_in2" />
          <input name="we1" num_pins="1" port_class="write_en1" />
          <input name="we2" num_pins="1" port_class="write_en2" />
          <output name="out1" num_pins="8.0" port_class="data_out1" />
          <output name="out2" num_pins="8.0" port_class="data_out2" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_dp.addr1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_dp.data1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_dp.we1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_dp.addr2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_dp.data2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_4096.0x8.0_dp.we2" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_4096.0x8.0_dp.out1" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_4096.0x8.0_dp.out2" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[10:0]" output="mem_4096.0x8.0_dp.addr1">
          </direct>
          <direct name="address2" input="memory.addr2[10:0]" output="mem_4096.0x8.0_dp.addr2">
          </direct>
          <direct name="data1" input="memory.data[7.0:0]" output="mem_4096.0x8.0_dp.data1">
          </direct>
          <direct name="data2" input="memory.data[15.0:8.0]" output="mem_4096.0x8.0_dp.data2">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_4096.0x8.0_dp.we1">
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_4096.0x8.0_dp.we2">
          </direct>
          <direct name="dataout1" input="mem_4096.0x8.0_dp.out1" output="memory.out[7.0:0]">
          </direct>
          <direct name="dataout2" input="mem_4096.0x8.0_dp.out2" output="memory.out[15.0:8.0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_4096.0x8.0_dp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_8192.0x4.0_dp">
        <pb_type name="mem_8192.0x4.0_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="12" port_class="address1" />
          <input name="addr2" num_pins="12" port_class="address2" />
          <input name="data1" num_pins="4.0" port_class="data_in1" />
          <input name="data2" num_pins="4.0" port_class="data_in2" />
          <input name="we1" num_pins="1" port_class="write_en1" />
          <input name="we2" num_pins="1" port_class="write_en2" />
          <output name="out1" num_pins="4.0" port_class="data_out1" />
          <output name="out2" num_pins="4.0" port_class="data_out2" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_dp.addr1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_dp.data1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_dp.we1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_dp.addr2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_dp.data2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_8192.0x4.0_dp.we2" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_8192.0x4.0_dp.out1" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_8192.0x4.0_dp.out2" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[11:0]" output="mem_8192.0x4.0_dp.addr1">
          </direct>
          <direct name="address2" input="memory.addr2[11:0]" output="mem_8192.0x4.0_dp.addr2">
          </direct>
          <direct name="data1" input="memory.data[3.0:0]" output="mem_8192.0x4.0_dp.data1">
          </direct>
          <direct name="data2" input="memory.data[7.0:4.0]" output="mem_8192.0x4.0_dp.data2">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_8192.0x4.0_dp.we1">
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_8192.0x4.0_dp.we2">
          </direct>
          <direct name="dataout1" input="mem_8192.0x4.0_dp.out1" output="memory.out[3.0:0]">
          </direct>
          <direct name="dataout2" input="mem_8192.0x4.0_dp.out2" output="memory.out[7.0:4.0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_8192.0x4.0_dp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_16384.0x2.0_dp">
        <pb_type name="mem_16384.0x2.0_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="13" port_class="address1" />
          <input name="addr2" num_pins="13" port_class="address2" />
          <input name="data1" num_pins="2.0" port_class="data_in1" />
          <input name="data2" num_pins="2.0" port_class="data_in2" />
          <input name="we1" num_pins="1" port_class="write_en1" />
          <input name="we2" num_pins="1" port_class="write_en2" />
          <output name="out1" num_pins="2.0" port_class="data_out1" />
          <output name="out2" num_pins="2.0" port_class="data_out2" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_dp.addr1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_dp.data1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_dp.we1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_dp.addr2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_dp.data2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_16384.0x2.0_dp.we2" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_16384.0x2.0_dp.out1" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_16384.0x2.0_dp.out2" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[12:0]" output="mem_16384.0x2.0_dp.addr1">
          </direct>
          <direct name="address2" input="memory.addr2[12:0]" output="mem_16384.0x2.0_dp.addr2">
          </direct>
          <direct name="data1" input="memory.data[1.0:0]" output="mem_16384.0x2.0_dp.data1">
          </direct>
          <direct name="data2" input="memory.data[3.0:2.0]" output="mem_16384.0x2.0_dp.data2">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_16384.0x2.0_dp.we1">
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_16384.0x2.0_dp.we2">
          </direct>
          <direct name="dataout1" input="mem_16384.0x2.0_dp.out1" output="memory.out[1.0:0]">
          </direct>
          <direct name="dataout2" input="mem_16384.0x2.0_dp.out2" output="memory.out[3.0:2.0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_16384.0x2.0_dp.clk">
          </direct>
        </interconnect>
      </mode>
      <mode name="mem_32768.0x1.0_dp">
        <pb_type name="mem_32768.0x1.0_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="addr1" num_pins="14" port_class="address1" />
          <input name="addr2" num_pins="14" port_class="address2" />
          <input name="data1" num_pins="1.0" port_class="data_in1" />
          <input name="data2" num_pins="1.0" port_class="data_in2" />
          <input name="we1" num_pins="1" port_class="write_en1" />
          <input name="we2" num_pins="1" port_class="write_en2" />
          <output name="out1" num_pins="1.0" port_class="data_out1" />
          <output name="out2" num_pins="1.0" port_class="data_out2" />
          <clock name="clk" num_pins="1" port_class="clock" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_dp.addr1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_dp.data1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_dp.we1" clock="clk" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_dp.addr2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_dp.data2" clock="clk" />
          <T_setup value="8.668e-11" port="mem_32768.0x1.0_dp.we2" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_32768.0x1.0_dp.out1" clock="clk" />
          <T_clock_to_Q max="1.0494000000000001e-09" port="mem_32768.0x1.0_dp.out2" clock="clk" />
        </pb_type>
        <interconnect>
          <direct name="address1" input="memory.addr1[13:0]" output="mem_32768.0x1.0_dp.addr1">
          </direct>
          <direct name="address2" input="memory.addr2[13:0]" output="mem_32768.0x1.0_dp.addr2">
          </direct>
          <direct name="data1" input="memory.data[0.0:0]" output="mem_32768.0x1.0_dp.data1">
          </direct>
          <direct name="data2" input="memory.data[1.0:1.0]" output="mem_32768.0x1.0_dp.data2">
          </direct>
          <direct name="writeen1" input="memory.we1" output="mem_32768.0x1.0_dp.we1">
          </direct>
          <direct name="writeen2" input="memory.we2" output="mem_32768.0x1.0_dp.we2">
          </direct>
          <direct name="dataout1" input="mem_32768.0x1.0_dp.out1" output="memory.out[0.0:0]">
          </direct>
          <direct name="dataout2" input="mem_32768.0x1.0_dp.out2" output="memory.out[1.0:1.0]">
          </direct>
          <direct name="clk" input="memory.clk" output="mem_32768.0x1.0_dp.clk">
          </direct>
        </interconnect>
      </mode>
      		</pb_type>