Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c5df76784e6e4be497fef5e042b1b9b4 --debug typical --relax --mt 2 --include ../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog --include ../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog --include ../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_DDR_IN_behav xil_defaultlib.SIM_DDR_IN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF(IOSTANDARD="LVCMOS25")
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.DDR_FDD_IN_selectio_wiz(SYS_W=13...
Compiling module xil_defaultlib.DDR_FDD_IN
Compiling module unisims_ver.OBUF(IOSTANDARD="LVCMOS25")
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.DDR_FDD_OUT_selectio_wiz(SYS_W=1...
Compiling module xil_defaultlib.DDR_FDD_OUT
Compiling module xil_defaultlib.SIM_DDR_IN
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SIM_DDR_IN_behav
