// Seed: 660937631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_11 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_5 = -1, id_6;
  parameter id_7 = -1'd0;
  assign id_1 = id_7;
  wire id_8;
  always id_3[(1'h0)][-1] <= -1 & 1;
  wire id_9;
  always begin : LABEL_0
    id_5 <= -1'b0;
  end
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_9,
      id_9,
      id_7,
      id_2,
      id_1,
      id_1,
      id_9
  );
endmodule
