<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
   "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
   <head>
      <meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
      <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
      <link rel="stylesheet" href="jemdoc.css" type="text/css" />
      <link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
      <title>Publications</title>
   </head>
   <body>
      <table summary="Table for page layout." id="tlayout">
         <tr valign="top">
            <td id="layout-menu">
               <div class="menu-category">Wei Li @ CMU</div>
               <div class="menu-item"><a href="index.html" class="current">About</a></div>
               <div class="menu-item"><a href="news.html">News</a></div>
               <div class="menu-item"><a href="projects.html">Research</a></div>
               <div class="menu-item"><a href="pub-chrono.html">Publications</a></div>
               <div class="menu-item"><a href="exp.html">Experience</a></div>
               <div class="menu-item"><a href="reward.html">Rewards</a></div>
            </td>
            <td id="layout-content">
               <table class="imgtable">
                  <tr>
                     <td style="vertical-align: top;">
                        <h2>Category by topics</h2>
                        <h3>Physical Design</h3>
                        <ul>
                           <li>[Floorplanning & Placement] <a href="#DAC23"> Global Floorplanning [DAC'23]</a></li>
                           <li>[Routing] <a href="#ASPDAC21">Routing Tree Construction [ASPDAC'21 (Best Paper Award)]</a></li>
                           <li>[Routing] <a href="#DAC24">Global Routing [DAC'24]</a></li>
                        </ul>
                        <h3>Design for Manufacturing </h3>
                        <ul>
                           <li><a href="#DAC21">Layout Decomposition [DAC'21, TCAD'21, TCAD'22]</a></li>
                        </ul>
                        <h3>Testing</h3>
                        <ul>
                           <li>[Fault Model] <a href="#ITC22">Next-generation Testing Metric [ITC'22]</a></li>
                           <li>[Diagnosis] <a href="#ITC22">Next-generation Testing Metric [ETS'24]</a></li>
                        </ul>
                        <h3>Miscellaneous</h3>
                        <ul>
                           <li><a href="#MLCAD23">Graph Representation for Netlist [MLCAD'23]</a></li>
                        </ul>
                     </td>
                     <td style="vertical-align: top;">
                        <h2>Category by Methods</h2>
                        <h3>Optimization Methods</h3>
                        <ul>
                           <li>[SDP] <a href="#DAC23"> Global Floorplanning [DAC'23]</a></li>
                           <li>[ILP, SDP]<a href="#DAC21">Layout Decomposition [TCAD'21]</a></li>
                        </ul>
                        <h3>Geometric Deep Learning </h3>
                        <ul>
                           <li>[GNN] <a href="#DAC21">Layout Decomposition [DAC'21, TCAD'22]</a></li>
                           <li>[GNN] <a href="#MLCAD23">Graph Representation for Netlist [MLCAD'23]</a></li>
                           <li>[Point Cloud] <a href="#ASPDAC21">Routing Tree Construction</a></li>
                        </ul>
                        <h3>GPU-assisted Methods</h3>
                        <ul>
                           <li>[Acceleration] <a href="#ITC22">Next-generation Testing Metric [ITC'22]</a></li>
                           <li>[Scalability] <a href="#DAC24">Global Routing [DAC'24]</a></li>
                           
                        </ul>
                     </td>
                  </tr>
               </table>



               <h1>Projects</h1>
               <br>
               <section id="DAC24">
                  <h2>Global Routing</h2>
                  <table class="imgtable">
                     <tr>
                        <td>
                           <img src="./img/DGR.png" alt="" width="500px" />&nbsp;
                        </td>
                        <td style="vertical-align: top;">
                           <h3>Publication(s)</h3>
                           <b>Wei Li</b>, Rongjian Liang, Anthony Agnesina, Haoyu Yang, Chia-Tung Ho, Anand Rajaram, Haoxing Ren, “DGR: Differentiable Global Routing”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, 2024.
                           (<a href = "./raw/DAC24.pdf"target=&ldquo;blank&rdquo;>preprint</a>).
                           <br>
                           <br>
                           <b>Much appreciation for the guidance and assistance provided by <a href = "https://engineering.tamu.edu/electrical/profiles/jhu.html"target=&ldquo;blank&rdquo;>Prof. Hu Jiang</a> on this project.</b>
                           <br>
                           <br>
                           <h3>Highlight(s)</h3>
                           <li> A differentiable global router capable of concurrent optimization for millions of nets.</li>
                           <li> Significantly reduce the number of nets that require maze-routing.</li>
                        </td>
                     </tr>
                  </table>
               </section>
               <br>
               <br>
               <section id="MLCAD23">
                  <h2>Graph Representation for Netlist</h2>
                  <table class="imgtable">
                     <tr>
                        <td>
                           <img src="./img/MLCAD23.png" alt="" width="500px" />&nbsp;
                        </td>
                        <td style="vertical-align: top;">
                           <h3>Publication(s)</h3>
                           <b>Wei Li</b>, Ruben Purdy, Jose Moura, Shawn Blanton, “Characterize the ability of GNNs in attacking logic locking”, ACM/IEEE Workshop on Machine Learning for CAD (<b>MLCAD</b>), Snowbird, Utah, Sep. 11–13, 2023. 
                           (<a href = "./raw/MLCAD23.pdf"target=&ldquo;blank&rdquo;>preprint</a>, <a href = "./raw/MLCAD23-appendix.pdf"target=&ldquo;blank&rdquo;>appendix</a>).
                           <br>
                           <!-- new line -->
                           <br>
                           <h3>Highlight(s)</h3>
                           <li> Showed that <b>GNNs are always upper bounded by heterogeneous Weisfeiler Lehman test</b> in deciding the netlist
                              isomorphism, and gave the conditions when GNNs reach the bound.
                           </li>
                           <li> Second highest reviewer score among all submissions.</li>
                        </td>
                     </tr>
                  </table>
               </section>
               <br>
               <br>
               <section id="DAC23">
                  <h2>Global Floorplanning</h2>
                  <table class="imgtable">
                     <tr>
                        <td>
                           <img src="./img/DAC23.gif" alt="" width="500px" />&nbsp;
                        </td>
                        <td style="vertical-align: top;">
                           <h3>Publication(s)</h3>
                           <b>Wei Li</b>, Fangzhou Wang, Jose Moura, Shawn Blanton, “Global floorplanning via semidefinite programming”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, July 9-13, 2023.
                           (<a href = "./raw/DAC23.pdf"target=&ldquo;blank&rdquo;>preprint</a>, <a href = "./raw/DAC23-appendix.pdf"target=&ldquo;blank&rdquo;>appendix</a>).
                           <br>
                           <!-- new line -->
                           <br>
                           <h3>Highlight(s)</h3>
                           <li> A brand new SDP-based method for finding the locations of modules in a chip</li>
                           <li> The average wirelength is reduced by at least from 3.02% to 20.01%</li>
                        </td>
                     </tr>
                  </table>
               </section>
               <br>
               <br>
               <section id="ITC22">
                  <h2>Next-generation Testing Metric</h2>
                  <table class="imgtable">
                     <tr>
                        <td>
                           <img src="./img/ITC22.gif" alt="" width="500px" />&nbsp;
                        </td>
                        <td style="vertical-align: top;">
                           <h3>Publication(s)</h3>
                           <b>Wei Li</b>, Chris Nigh, Danielle Duvalsaint, Subhasish Mitra, R.D. Blanton, “PEPR: Pseudo-Exhaustive Physical Region Testing”, IEEE International Test Conference (<b>ITC</b>), Sep. 25 - Sep. 30, 2022.
                           (<a href = "./raw/ITC22.pdf"target=&ldquo;blank&rdquo;>preprint</a>).
                           <br>
                           <br>
                           Chris Nigh, Ruben Purdy, <b>Wei Li</b>, Subhasish Mitra, R.D. Blanton, “Faulty Function Extraction for Defective Circuits”, IEEE European Test Symposium (<b>ETS</b>) 2024.
                           (<a href = "./raw/ETS24.pdf"target=&ldquo;blank&rdquo;>preprint</a>).
                           <br>
                           <!-- new line -->
                           <br>
                           <h3>Highlight(s)</h3>
                           <li> Solution to silent data corruption.</li>
                           <li> Comprehensively analyze both the physical layout and the logic netlist to identify single- or multi-output
                              sub-circuits.
                           </li>
                        </td>
                     </tr>
                  </table>
               </section>
               <br>
               <br>
               <section id="ASPDAC21">
                  <h2>Routing Tree Construction</h2>
                  <table class="imgtable">
                     <tr>
                        <td>
                           <img src="./img/ASPDAC21.png" alt="" width="500px" />&nbsp;
                        </td>
                        <td style="vertical-align: top;">
                           <h3>Publication(s)</h3>
                           <b>Wei Li</b>, Yuxiao Qu, Gengjie Chen, Yuzhe Ma, Bei Yu,
                           “TreeNet: Deep Point Cloud Embedding for Routing Tree Construction”,
                           IEEE/ACM Asian and South Pacific Design Automation Conference (<b>ASP-DAC</b>), Tokyo, Jan. 18–21, 2021 <b><font color="red">(Best Paper Award)</font></b>.
                           (<a href = "./raw/ASPDAC21-TreeNet.pdf"target=&ldquo;blank&rdquo;>preprint</a>).
                           <br>
                           <!-- new line -->
                           <br>
                           <h3>Highlight(s)</h3>
                           <li> Formalized special properties of the point cloud for the routing tree construction with theoretical proof.</li>
                        </td>
                     </tr>
                  </table>
               </section>
               <br>
               <br>
               <section id="DAC21">
                  <h2>Layout Decomposition</h2>
                  <table class="imgtable">
                     <tr>
                        <td>
                           <img src="./img/DAC21.gif" alt="" width="500px" />&nbsp;
                        </td>
                        <td style="vertical-align: top;">
                           <h3>Publication(s)</h3>
                           <b>Wei Li</b>, Yuzhe Ma, Qi Sun, Zhang Lu, Yibo Lin, Iris Hui-Ru Jiang, Bei Yu, David Z. Pan,
                           “OpenMPL: An Open Source Layout Decomposer”,
                           IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>).
                           (<a href = "./raw/TCAD-OpenMPL.pdf"target=&ldquo;blank&rdquo;>preprint</a>, <a href = "https://github.com/limbo018/OpenMPL"target=&ldquo;blank&rdquo;>code</a>).
                           <br>
                           <br>
                           <b>Wei Li</b>, Jialu Xia, Yuzhe Ma, Jialu Li, Yibo Lin, Bei Yu,
                           “Adaptive Layout Decomposition with Graph Embedding Neural Networks”,
                           ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, July 19-23, 2020.
                           (<a href = "./raw/DAC20.pdf"target=&ldquo;blank&rdquo;>preprint</a>).
                           <br>
                           <br>
                           <b>Wei Li</b>, Yuzhe Ma, Qi Sun, Yibo Lin, Iris Hui-Ru Jiang, Bei Yu, David Z. Pan, 
                           “OpenMPL: An Open Source Layout Decomposer”, IEEE International Conference on ASIC (<b>ASICON</b>), Chongqing, China, Oct. 29–Nov. 1, 2019. (Invited Paper)
                           (<a href = "./raw/ASICON19.pdf"target=&ldquo;blank&rdquo;>preprint</a>)
                           <br>
                           <!-- new line -->
                           <br>
                           <h3>Highlight(s)</h3>
                           <li> Presented an open-source layout decomposition framework, with efficient implementations of various state-ofthe-art simplification and decomposition algorithms.</li>
                           <li> Proposed an adaptive workflow for efficient decomposer selection and graph matching using graph embeddings</li>
                           <li> Designed a Graph Neural Network especially for layout decomposition.</li>
                        </td>
                     </tr>
                  </table>
               </section>
               
               <!-- <div id="footer">
                  <div id="footer-text">
                     Page generated 2021-05-19 22:20:09 PDT, by <a href="https://github.com/wsshin/jemdoc_mathjax" target="blank">jemdoc+MathJax</a>.
                  </div>
               </div> -->
            </td>
         </tr>
      </table>
   </body>
</html>