<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>SDL API Guide for J721S2: R5 MPU Macro defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SDL API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__SDL__ARM__R5__MPU__MACROS.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">R5 MPU Macro defines<div class="ingroups"><a class="el" href="group__SDL__IP__MODULE.html">SDL IP</a> &raquo; <a class="el" href="group__SDL__ARM__R5__MPU__API.html">R5 MPU API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Maximum number of MPU regions available in R5F SS.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1a33721c14346834c7737bc0dfb56d43"></a><a class="anchor" id="SDL_ArmR5MpuRegionNum"></a></p>
</td></tr>
<tr class="memitem:gaa3f9717fad6d238072d2d6d62895e028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gaa3f9717fad6d238072d2d6d62895e028">SDL_ARM_R5F_MPU_REGIONS_MAX</a>&#160;&#160;&#160;((uint32_t) 16U)</td></tr>
<tr class="memdesc:gaa3f9717fad6d238072d2d6d62895e028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of R5 MPU region.  <a href="#gaa3f9717fad6d238072d2d6d62895e028">More...</a><br /></td></tr>
<tr class="separator:gaa3f9717fad6d238072d2d6d62895e028"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arm R5F MPU sub-region disable control.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5a7f1193ffad1f575c302125a09e9b75"></a>Mask for R5 MPU sub-region disable.</p>
<p><a class="anchor" id="SDL_ArmR5SubRegionDisable"></a></p>
</td></tr>
<tr class="memitem:ga458190d9a89a8112456cb0256198e3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga458190d9a89a8112456cb0256198e3e3">SDL_ARM_R5_MPU_SUB_REGION_ENABLE_ALL</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga458190d9a89a8112456cb0256198e3e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable all sub-regions.  <a href="#ga458190d9a89a8112456cb0256198e3e3">More...</a><br /></td></tr>
<tr class="separator:ga458190d9a89a8112456cb0256198e3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8831b268b453a4e6b521b627c127861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gac8831b268b453a4e6b521b627c127861">SDL_ARM_R5_MPU_SUB_REGION_0_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:gac8831b268b453a4e6b521b627c127861"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 0.  <a href="#gac8831b268b453a4e6b521b627c127861">More...</a><br /></td></tr>
<tr class="separator:gac8831b268b453a4e6b521b627c127861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7faafdbdef35ac4984545a0e2cc8a262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga7faafdbdef35ac4984545a0e2cc8a262">SDL_ARM_R5_MPU_SUB_REGION_1_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:ga7faafdbdef35ac4984545a0e2cc8a262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 1.  <a href="#ga7faafdbdef35ac4984545a0e2cc8a262">More...</a><br /></td></tr>
<tr class="separator:ga7faafdbdef35ac4984545a0e2cc8a262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c46442fb74b698bdaa920ea5d391c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga7c46442fb74b698bdaa920ea5d391c95">SDL_ARM_R5_MPU_SUB_REGION_2_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x4U)</td></tr>
<tr class="memdesc:ga7c46442fb74b698bdaa920ea5d391c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 2.  <a href="#ga7c46442fb74b698bdaa920ea5d391c95">More...</a><br /></td></tr>
<tr class="separator:ga7c46442fb74b698bdaa920ea5d391c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5af2bc10eaf0bc6b34f4972c6ad808c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gac5af2bc10eaf0bc6b34f4972c6ad808c">SDL_ARM_R5_MPU_SUB_REGION_3_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x8U)</td></tr>
<tr class="memdesc:gac5af2bc10eaf0bc6b34f4972c6ad808c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 3.  <a href="#gac5af2bc10eaf0bc6b34f4972c6ad808c">More...</a><br /></td></tr>
<tr class="separator:gac5af2bc10eaf0bc6b34f4972c6ad808c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5431b5a667c8df7755eb1af127e61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gaab5431b5a667c8df7755eb1af127e61d">SDL_ARM_R5_MPU_SUB_REGION_4_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x10U)</td></tr>
<tr class="memdesc:gaab5431b5a667c8df7755eb1af127e61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 4.  <a href="#gaab5431b5a667c8df7755eb1af127e61d">More...</a><br /></td></tr>
<tr class="separator:gaab5431b5a667c8df7755eb1af127e61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ff818b920dac29c9e1fc8968b7beee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga42ff818b920dac29c9e1fc8968b7beee">SDL_ARM_R5_MPU_SUB_REGION_5_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x20U)</td></tr>
<tr class="memdesc:ga42ff818b920dac29c9e1fc8968b7beee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 5.  <a href="#ga42ff818b920dac29c9e1fc8968b7beee">More...</a><br /></td></tr>
<tr class="separator:ga42ff818b920dac29c9e1fc8968b7beee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74c1da6f08b14906b125755208adf30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gad74c1da6f08b14906b125755208adf30">SDL_ARM_R5_MPU_SUB_REGION_6_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x40U)</td></tr>
<tr class="memdesc:gad74c1da6f08b14906b125755208adf30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 6.  <a href="#gad74c1da6f08b14906b125755208adf30">More...</a><br /></td></tr>
<tr class="separator:gad74c1da6f08b14906b125755208adf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9710d4ab0142b02ac604f6cc20ce04ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga9710d4ab0142b02ac604f6cc20ce04ac">SDL_ARM_R5_MPU_SUB_REGION_8_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0x80U)</td></tr>
<tr class="memdesc:ga9710d4ab0142b02ac604f6cc20ce04ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable sub-region 7.  <a href="#ga9710d4ab0142b02ac604f6cc20ce04ac">More...</a><br /></td></tr>
<tr class="separator:ga9710d4ab0142b02ac604f6cc20ce04ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arm R5F MPU region access permissions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeab224beccba8506277a43c2db0392b6"></a>Access permissions for R5 MPU regions.</p>
<p><a class="anchor" id="SDL_ArmR5AccessPerm"></a></p>
</td></tr>
<tr class="memitem:ga679d09e480e58a77cae4c48b40e80815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga679d09e480e58a77cae4c48b40e80815">SDL_ARM_R5_ACC_PERM_NO_ACCESS</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga679d09e480e58a77cae4c48b40e80815"><td class="mdescLeft">&#160;</td><td class="mdescRight">No accesses are permitted to MPU region.  <a href="#ga679d09e480e58a77cae4c48b40e80815">More...</a><br /></td></tr>
<tr class="separator:ga679d09e480e58a77cae4c48b40e80815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1cf5790f3a5a5803cf57594782a098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga2b1cf5790f3a5a5803cf57594782a098">SDL_ARM_R5_ACC_PERM_PRIV_RD_WR</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga2b1cf5790f3a5a5803cf57594782a098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged accesses only.  <a href="#ga2b1cf5790f3a5a5803cf57594782a098">More...</a><br /></td></tr>
<tr class="separator:ga2b1cf5790f3a5a5803cf57594782a098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd54c9773fb1c7ced41af1b44e9c4696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gafd54c9773fb1c7ced41af1b44e9c4696">SDL_ARM_R5_ACC_PERM_PRIV_RD_WR_USR_RD</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:gafd54c9773fb1c7ced41af1b44e9c4696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged read/write accesses and user read only.  <a href="#gafd54c9773fb1c7ced41af1b44e9c4696">More...</a><br /></td></tr>
<tr class="separator:gafd54c9773fb1c7ced41af1b44e9c4696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4f0169349cf853a95513d212fc8e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gafd4f0169349cf853a95513d212fc8e0a">SDL_ARM_R5_ACC_PERM_PRIV_USR_RD_WR</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:gafd4f0169349cf853a95513d212fc8e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Full access to privileged and user modes.  <a href="#gafd4f0169349cf853a95513d212fc8e0a">More...</a><br /></td></tr>
<tr class="separator:gafd4f0169349cf853a95513d212fc8e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4cd6fe557fb9d87752f223e4ee73dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gaf4cd6fe557fb9d87752f223e4ee73dc4">SDL_ARM_R5_ACC_PERM_PRIV_RD_ONLY</a>&#160;&#160;&#160;((uint32_t) 0x5U)</td></tr>
<tr class="memdesc:gaf4cd6fe557fb9d87752f223e4ee73dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged read accesses only.  <a href="#gaf4cd6fe557fb9d87752f223e4ee73dc4">More...</a><br /></td></tr>
<tr class="separator:gaf4cd6fe557fb9d87752f223e4ee73dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3e80d5142e0aa6087e8025effcb12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga1b3e80d5142e0aa6087e8025effcb12e">SDL_ARM_R5_ACC_PERM_PRIV_USR_RD</a>&#160;&#160;&#160;((uint32_t) 0x6U)</td></tr>
<tr class="memdesc:ga1b3e80d5142e0aa6087e8025effcb12e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read only accesses to privileged and user modes.  <a href="#ga1b3e80d5142e0aa6087e8025effcb12e">More...</a><br /></td></tr>
<tr class="separator:ga1b3e80d5142e0aa6087e8025effcb12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arm R5F MPU region cache policy.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfcbd5322c174896455eb763773a2e803"></a>Inner and outer cache policy for R5 MPU region.</p>
<p><a class="anchor" id="SDL_ArmR5CachePolicy"></a></p>
</td></tr>
<tr class="memitem:ga7049cdef8c7fe1c9721eafcb392dd332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga7049cdef8c7fe1c9721eafcb392dd332">SDL_ARM_R5_CACHE_POLICY_NON_CACHEABLE</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga7049cdef8c7fe1c9721eafcb392dd332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Non-cacheable.  <a href="#ga7049cdef8c7fe1c9721eafcb392dd332">More...</a><br /></td></tr>
<tr class="separator:ga7049cdef8c7fe1c9721eafcb392dd332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910de79f1412fdf8422af0e3859658a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga910de79f1412fdf8422af0e3859658a6">SDL_ARM_R5_CACHE_POLICY_WB_WA</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga910de79f1412fdf8422af0e3859658a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-back, write-allocate.  <a href="#ga910de79f1412fdf8422af0e3859658a6">More...</a><br /></td></tr>
<tr class="separator:ga910de79f1412fdf8422af0e3859658a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d855d9f86ad3cc8fd325db91a76193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gac0d855d9f86ad3cc8fd325db91a76193">SDL_ARM_R5_CACHE_POLICY_WT_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:gac0d855d9f86ad3cc8fd325db91a76193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-through, no write-allocate.  <a href="#gac0d855d9f86ad3cc8fd325db91a76193">More...</a><br /></td></tr>
<tr class="separator:gac0d855d9f86ad3cc8fd325db91a76193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7817f8bb81c2f9b5e05fc6a63298e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gacc7817f8bb81c2f9b5e05fc6a63298e6">SDL_ARM_R5_CACHE_POLICY_WB_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:gacc7817f8bb81c2f9b5e05fc6a63298e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache Policy: Write-back, no write-allocate.  <a href="#gacc7817f8bb81c2f9b5e05fc6a63298e6">More...</a><br /></td></tr>
<tr class="separator:gacc7817f8bb81c2f9b5e05fc6a63298e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Arm R5F MPU region attributes.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc2cef33bd6a171ab3572079813c68e7a"></a>Memory attributes: TEX[2:0], C, and B encodings.</p>
<p><a class="anchor" id="SDL_ArmR5MemAttr"></a></p>
</td></tr>
<tr class="memitem:ga37324097b3c54ff3a3cf6597e6325815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga37324097b3c54ff3a3cf6597e6325815">SDL_ARM_R5_MEM_ATTR_STRONGLY_ORDERED</a>&#160;&#160;&#160;((uint32_t) 0x0U)</td></tr>
<tr class="memdesc:ga37324097b3c54ff3a3cf6597e6325815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Strongly-ordered.  <a href="#ga37324097b3c54ff3a3cf6597e6325815">More...</a><br /></td></tr>
<tr class="separator:ga37324097b3c54ff3a3cf6597e6325815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0a4623b3a1402645b00899cc99aceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga5e0a4623b3a1402645b00899cc99aceb">SDL_ARM_R5_MEM_ATTR_SHAREABLE</a>&#160;&#160;&#160;((uint32_t) 0x1U)</td></tr>
<tr class="memdesc:ga5e0a4623b3a1402645b00899cc99aceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Shareable.  <a href="#ga5e0a4623b3a1402645b00899cc99aceb">More...</a><br /></td></tr>
<tr class="separator:ga5e0a4623b3a1402645b00899cc99aceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1580376bff537a527bcc4c458703f839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga1580376bff537a527bcc4c458703f839">SDL_ARM_R5_MEM_ATTR_CACHED_WT_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x2U)</td></tr>
<tr class="memdesc:ga1580376bff537a527bcc4c458703f839"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-through, no write-allocate.  <a href="#ga1580376bff537a527bcc4c458703f839">More...</a><br /></td></tr>
<tr class="separator:ga1580376bff537a527bcc4c458703f839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc84d4fae0d9d7564686cce0fed164c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga3cc84d4fae0d9d7564686cce0fed164c">SDL_ARM_R5_MEM_ATTR_CACHED_WB_NO_WA</a>&#160;&#160;&#160;((uint32_t) 0x3U)</td></tr>
<tr class="memdesc:ga3cc84d4fae0d9d7564686cce0fed164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-back, no write-allocate.  <a href="#ga3cc84d4fae0d9d7564686cce0fed164c">More...</a><br /></td></tr>
<tr class="separator:ga3cc84d4fae0d9d7564686cce0fed164c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5aae7a88eba928349d5f36d13025a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gac5aae7a88eba928349d5f36d13025a15">SDL_ARM_R5_MEM_ATTR_STRONGLY_NON_CACHED</a>&#160;&#160;&#160;((uint32_t) 0x4U)</td></tr>
<tr class="memdesc:gac5aae7a88eba928349d5f36d13025a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Non cacheable.  <a href="#gac5aae7a88eba928349d5f36d13025a15">More...</a><br /></td></tr>
<tr class="separator:gac5aae7a88eba928349d5f36d13025a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5e57f5b5b31f6fe929d06c240743e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#gaea5e57f5b5b31f6fe929d06c240743e0">SDL_ARM_R5_MEM_ATTR_CACHED_WB_WA</a>&#160;&#160;&#160;((uint32_t) 0x5U)</td></tr>
<tr class="memdesc:gaea5e57f5b5b31f6fe929d06c240743e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Outer and Inner write-back, write-allocate.  <a href="#gaea5e57f5b5b31f6fe929d06c240743e0">More...</a><br /></td></tr>
<tr class="separator:gaea5e57f5b5b31f6fe929d06c240743e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e56bf1b4ac92dc61c4ccb686869ce2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga2e56bf1b4ac92dc61c4ccb686869ce2c">SDL_ARM_R5_MEM_ATTR_NON_SHAREABLE</a>&#160;&#160;&#160;((uint32_t) 0x6U)</td></tr>
<tr class="memdesc:ga2e56bf1b4ac92dc61c4ccb686869ce2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory type and cache policies: Non-shareable Device.  <a href="#ga2e56bf1b4ac92dc61c4ccb686869ce2c">More...</a><br /></td></tr>
<tr class="separator:ga2e56bf1b4ac92dc61c4ccb686869ce2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c18a36963f82978265e84e65d6be7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ARM__R5__MPU__MACROS.html#ga4c18a36963f82978265e84e65d6be7b5">SDL_ARM_R5_MEM_ATTR_MAX</a>&#160;&#160;&#160;((uint32_t) 0x7U)</td></tr>
<tr class="memdesc:ga4c18a36963f82978265e84e65d6be7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This should be passed to configuration.  <a href="#ga4c18a36963f82978265e84e65d6be7b5">More...</a><br /></td></tr>
<tr class="separator:ga4c18a36963f82978265e84e65d6be7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa3f9717fad6d238072d2d6d62895e028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3f9717fad6d238072d2d6d62895e028">&#9670;&nbsp;</a></span>SDL_ARM_R5F_MPU_REGIONS_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5F_MPU_REGIONS_MAX&#160;&#160;&#160;((uint32_t) 16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of R5 MPU region. </p>

</div>
</div>
<a id="ga458190d9a89a8112456cb0256198e3e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458190d9a89a8112456cb0256198e3e3">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_ENABLE_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_ENABLE_ALL&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable all sub-regions. </p>

</div>
</div>
<a id="gac8831b268b453a4e6b521b627c127861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8831b268b453a4e6b521b627c127861">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_0_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_0_DISABLE&#160;&#160;&#160;((uint32_t) 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable sub-region 0. </p>

</div>
</div>
<a id="ga7faafdbdef35ac4984545a0e2cc8a262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7faafdbdef35ac4984545a0e2cc8a262">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_1_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_1_DISABLE&#160;&#160;&#160;((uint32_t) 0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable sub-region 1. </p>

</div>
</div>
<a id="ga7c46442fb74b698bdaa920ea5d391c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c46442fb74b698bdaa920ea5d391c95">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_2_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_2_DISABLE&#160;&#160;&#160;((uint32_t) 0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable sub-region 2. </p>

</div>
</div>
<a id="gac5af2bc10eaf0bc6b34f4972c6ad808c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5af2bc10eaf0bc6b34f4972c6ad808c">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_3_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_3_DISABLE&#160;&#160;&#160;((uint32_t) 0x8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable sub-region 3. </p>

</div>
</div>
<a id="gaab5431b5a667c8df7755eb1af127e61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab5431b5a667c8df7755eb1af127e61d">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_4_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_4_DISABLE&#160;&#160;&#160;((uint32_t) 0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable sub-region 4. </p>

</div>
</div>
<a id="ga42ff818b920dac29c9e1fc8968b7beee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42ff818b920dac29c9e1fc8968b7beee">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_5_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_5_DISABLE&#160;&#160;&#160;((uint32_t) 0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable sub-region 5. </p>

</div>
</div>
<a id="gad74c1da6f08b14906b125755208adf30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74c1da6f08b14906b125755208adf30">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_6_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_6_DISABLE&#160;&#160;&#160;((uint32_t) 0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable sub-region 6. </p>

</div>
</div>
<a id="ga9710d4ab0142b02ac604f6cc20ce04ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9710d4ab0142b02ac604f6cc20ce04ac">&#9670;&nbsp;</a></span>SDL_ARM_R5_MPU_SUB_REGION_8_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MPU_SUB_REGION_8_DISABLE&#160;&#160;&#160;((uint32_t) 0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable sub-region 7. </p>

</div>
</div>
<a id="ga679d09e480e58a77cae4c48b40e80815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga679d09e480e58a77cae4c48b40e80815">&#9670;&nbsp;</a></span>SDL_ARM_R5_ACC_PERM_NO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_ACC_PERM_NO_ACCESS&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No accesses are permitted to MPU region. </p>

</div>
</div>
<a id="ga2b1cf5790f3a5a5803cf57594782a098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b1cf5790f3a5a5803cf57594782a098">&#9670;&nbsp;</a></span>SDL_ARM_R5_ACC_PERM_PRIV_RD_WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_ACC_PERM_PRIV_RD_WR&#160;&#160;&#160;((uint32_t) 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Privileged accesses only. </p>

</div>
</div>
<a id="gafd54c9773fb1c7ced41af1b44e9c4696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd54c9773fb1c7ced41af1b44e9c4696">&#9670;&nbsp;</a></span>SDL_ARM_R5_ACC_PERM_PRIV_RD_WR_USR_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_ACC_PERM_PRIV_RD_WR_USR_RD&#160;&#160;&#160;((uint32_t) 0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Privileged read/write accesses and user read only. </p>

</div>
</div>
<a id="gafd4f0169349cf853a95513d212fc8e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd4f0169349cf853a95513d212fc8e0a">&#9670;&nbsp;</a></span>SDL_ARM_R5_ACC_PERM_PRIV_USR_RD_WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_ACC_PERM_PRIV_USR_RD_WR&#160;&#160;&#160;((uint32_t) 0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Full access to privileged and user modes. </p>

</div>
</div>
<a id="gaf4cd6fe557fb9d87752f223e4ee73dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4cd6fe557fb9d87752f223e4ee73dc4">&#9670;&nbsp;</a></span>SDL_ARM_R5_ACC_PERM_PRIV_RD_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_ACC_PERM_PRIV_RD_ONLY&#160;&#160;&#160;((uint32_t) 0x5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Privileged read accesses only. </p>

</div>
</div>
<a id="ga1b3e80d5142e0aa6087e8025effcb12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b3e80d5142e0aa6087e8025effcb12e">&#9670;&nbsp;</a></span>SDL_ARM_R5_ACC_PERM_PRIV_USR_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_ACC_PERM_PRIV_USR_RD&#160;&#160;&#160;((uint32_t) 0x6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read only accesses to privileged and user modes. </p>

</div>
</div>
<a id="ga7049cdef8c7fe1c9721eafcb392dd332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7049cdef8c7fe1c9721eafcb392dd332">&#9670;&nbsp;</a></span>SDL_ARM_R5_CACHE_POLICY_NON_CACHEABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_CACHE_POLICY_NON_CACHEABLE&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache Policy: Non-cacheable. </p>

</div>
</div>
<a id="ga910de79f1412fdf8422af0e3859658a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga910de79f1412fdf8422af0e3859658a6">&#9670;&nbsp;</a></span>SDL_ARM_R5_CACHE_POLICY_WB_WA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_CACHE_POLICY_WB_WA&#160;&#160;&#160;((uint32_t) 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache Policy: Write-back, write-allocate. </p>

</div>
</div>
<a id="gac0d855d9f86ad3cc8fd325db91a76193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0d855d9f86ad3cc8fd325db91a76193">&#9670;&nbsp;</a></span>SDL_ARM_R5_CACHE_POLICY_WT_NO_WA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_CACHE_POLICY_WT_NO_WA&#160;&#160;&#160;((uint32_t) 0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache Policy: Write-through, no write-allocate. </p>

</div>
</div>
<a id="gacc7817f8bb81c2f9b5e05fc6a63298e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc7817f8bb81c2f9b5e05fc6a63298e6">&#9670;&nbsp;</a></span>SDL_ARM_R5_CACHE_POLICY_WB_NO_WA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_CACHE_POLICY_WB_NO_WA&#160;&#160;&#160;((uint32_t) 0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache Policy: Write-back, no write-allocate. </p>

</div>
</div>
<a id="ga37324097b3c54ff3a3cf6597e6325815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37324097b3c54ff3a3cf6597e6325815">&#9670;&nbsp;</a></span>SDL_ARM_R5_MEM_ATTR_STRONGLY_ORDERED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MEM_ATTR_STRONGLY_ORDERED&#160;&#160;&#160;((uint32_t) 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory type and cache policies: Strongly-ordered. </p>

</div>
</div>
<a id="ga5e0a4623b3a1402645b00899cc99aceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e0a4623b3a1402645b00899cc99aceb">&#9670;&nbsp;</a></span>SDL_ARM_R5_MEM_ATTR_SHAREABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MEM_ATTR_SHAREABLE&#160;&#160;&#160;((uint32_t) 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory type and cache policies: Shareable. </p>

</div>
</div>
<a id="ga1580376bff537a527bcc4c458703f839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1580376bff537a527bcc4c458703f839">&#9670;&nbsp;</a></span>SDL_ARM_R5_MEM_ATTR_CACHED_WT_NO_WA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MEM_ATTR_CACHED_WT_NO_WA&#160;&#160;&#160;((uint32_t) 0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory type and cache policies: Outer and Inner write-through, no write-allocate. </p>

</div>
</div>
<a id="ga3cc84d4fae0d9d7564686cce0fed164c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cc84d4fae0d9d7564686cce0fed164c">&#9670;&nbsp;</a></span>SDL_ARM_R5_MEM_ATTR_CACHED_WB_NO_WA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MEM_ATTR_CACHED_WB_NO_WA&#160;&#160;&#160;((uint32_t) 0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory type and cache policies: Outer and Inner write-back, no write-allocate. </p>

</div>
</div>
<a id="gac5aae7a88eba928349d5f36d13025a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5aae7a88eba928349d5f36d13025a15">&#9670;&nbsp;</a></span>SDL_ARM_R5_MEM_ATTR_STRONGLY_NON_CACHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MEM_ATTR_STRONGLY_NON_CACHED&#160;&#160;&#160;((uint32_t) 0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory type and cache policies: Non cacheable. </p>

</div>
</div>
<a id="gaea5e57f5b5b31f6fe929d06c240743e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5e57f5b5b31f6fe929d06c240743e0">&#9670;&nbsp;</a></span>SDL_ARM_R5_MEM_ATTR_CACHED_WB_WA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MEM_ATTR_CACHED_WB_WA&#160;&#160;&#160;((uint32_t) 0x5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory type and cache policies: Outer and Inner write-back, write-allocate. </p>

</div>
</div>
<a id="ga2e56bf1b4ac92dc61c4ccb686869ce2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e56bf1b4ac92dc61c4ccb686869ce2c">&#9670;&nbsp;</a></span>SDL_ARM_R5_MEM_ATTR_NON_SHAREABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MEM_ATTR_NON_SHAREABLE&#160;&#160;&#160;((uint32_t) 0x6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory type and cache policies: Non-shareable Device. </p>

</div>
</div>
<a id="ga4c18a36963f82978265e84e65d6be7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c18a36963f82978265e84e65d6be7b5">&#9670;&nbsp;</a></span>SDL_ARM_R5_MEM_ATTR_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ARM_R5_MEM_ATTR_MAX&#160;&#160;&#160;((uint32_t) 0x7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This should be passed to configuration. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
