Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Fri Dec 15 12:54:23 2023
| Host              : GramForGram running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : main_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
CLKC-40  Advisory  Substitute PLLE4 for MMCME4 check           2           
CLKC-56  Advisory  MMCME4 with global clock driver has no LOC  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (32)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.750        0.000                      0                56261        0.010        0.000                      0                55811        0.500        0.000                       0                 20246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
  clk_dma_250M_main_clk_wiz_1_0  {0.000 2.000}        4.000           250.000         
  clk_rhd_main_clk_wiz_0_0       {0.000 71.429}       142.857         7.000           
  clk_rhs_main_clk_wiz_0_0       {0.000 8.929}        17.857          56.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                               5.400        0.000                      0                 6674        0.012        0.000                      0                 6674        2.000        0.000                       0                  2977  
  clk_dma_250M_main_clk_wiz_1_0        0.750        0.000                      0                38767        0.010        0.000                      0                38767        0.500        0.000                       0                 12319  
  clk_rhd_main_clk_wiz_0_0           134.946        0.000                      0                 8559        0.017        0.000                      0                 8559       70.667        0.000                       0                  4216  
  clk_rhs_main_clk_wiz_0_0            14.591        0.000                      0                 1811        0.012        0.000                      0                 1811        8.167        0.000                       0                   734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_dma_250M_main_clk_wiz_1_0  clk_pl_0                             3.460        0.000                      0                  147                                                                        
clk_rhd_main_clk_wiz_0_0       clk_pl_0                            29.007        0.000                      0                   36                                                                        
clk_pl_0                       clk_dma_250M_main_clk_wiz_1_0        3.193        0.000                      0                  141                                                                        
clk_pl_0                       clk_rhd_main_clk_wiz_0_0             9.507        0.000                      0                   48                                                                        
clk_rhs_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0           427.930        0.000                      0                   36                                                                        
clk_rhd_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0            17.398        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_dma_250M_main_clk_wiz_1_0  clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_pl_0                       clk_dma_250M_main_clk_wiz_1_0  
(none)                         clk_rhd_main_clk_wiz_0_0       clk_dma_250M_main_clk_wiz_1_0  
(none)                                                        clk_pl_0                       
(none)                         clk_dma_250M_main_clk_wiz_1_0  clk_pl_0                       
(none)                         clk_pl_0                       clk_pl_0                       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_pl_0                       
(none)                                                        clk_rhd_main_clk_wiz_0_0       
(none)                         clk_pl_0                       clk_rhd_main_clk_wiz_0_0       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0       
(none)                         clk_rhs_main_clk_wiz_0_0       clk_rhd_main_clk_wiz_0_0       
(none)                                                        clk_rhs_main_clk_wiz_0_0       
(none)                         clk_pl_0                       clk_rhs_main_clk_wiz_0_0       
(none)                         clk_rhd_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0       
(none)                         clk_rhs_main_clk_wiz_0_0       clk_rhs_main_clk_wiz_0_0       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_rhd_main_clk_wiz_0_0                            
(none)                    clk_rhs_main_clk_wiz_0_0                            
(none)                                              clk_pl_0                  
(none)                                              clk_rhd_main_clk_wiz_0_0  
(none)                                              clk_rhs_main_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.654ns (14.776%)  route 3.772ns (85.224%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 12.107 - 10.000 ) 
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.754ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.689ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.094     2.361    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y154         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.474 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         2.848     5.322    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0][0]
    SLICE_X15Y155        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     5.474 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[2]_i_8/O
                         net (fo=1, routed)           0.013     5.487    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[2]_i_8_n_0
    SLICE_X15Y155        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.095     5.582 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[2]_i_4/O
                         net (fo=1, routed)           0.339     5.921    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[2]_i_4_n_0
    SLICE_X16Y155        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.004 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[2]_i_3/O
                         net (fo=1, routed)           0.325     6.329    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[2]
    SLICE_X12Y154        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.060     6.389 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_2/O
                         net (fo=1, routed)           0.151     6.540    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_2_n_0
    SLICE_X12Y154        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.151     6.691 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_1/O
                         net (fo=1, routed)           0.096     6.787    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[29]
    SLICE_X12Y154        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891    12.107    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y154        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.167    12.274    
                         clock uncertainty           -0.130    12.144    
    SLICE_X12Y154        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.187    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.694ns (15.961%)  route 3.654ns (84.039%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 12.123 - 10.000 ) 
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.754ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.689ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.094     2.361    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y154         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.474 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         2.831     5.305    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0][0]
    SLICE_X15Y156        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     5.442 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[3]_i_9/O
                         net (fo=1, routed)           0.012     5.454    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[3]_i_9_n_0
    SLICE_X15Y156        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     5.549 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[3]_i_4/O
                         net (fo=1, routed)           0.334     5.883    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[3]_i_4_n_0
    SLICE_X17Y156        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     5.943 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[3]_i_3/O
                         net (fo=1, routed)           0.313     6.256    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[3]
    SLICE_X14Y157        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     6.409 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[3]_i_2/O
                         net (fo=1, routed)           0.095     6.504    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[3]_i_2_n_0
    SLICE_X14Y157        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.136     6.640 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[3]_i_1/O
                         net (fo=1, routed)           0.069     6.709    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[28]
    SLICE_X14Y157        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.907    12.123    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y157        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.167    12.290    
                         clock uncertainty           -0.130    12.160    
    SLICE_X14Y157        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.204    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.242ns (6.055%)  route 3.755ns (93.945%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 12.091 - 10.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.754ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.689ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.095     2.362    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y149         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.270     2.747    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X7Y151         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     2.830 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.704     4.534    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.578 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.781     6.358    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X5Y164         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.875    12.091    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y164         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][31]/C
                         clock pessimism              0.167    12.258    
                         clock uncertainty           -0.130    12.128    
    SLICE_X5Y164         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    12.010    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][31]
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.242ns (6.055%)  route 3.755ns (93.945%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 12.091 - 10.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.754ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.689ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.095     2.362    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y149         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.270     2.747    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X7Y151         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     2.830 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.704     4.534    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.578 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.781     6.358    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X5Y164         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.875    12.091    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y164         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][31]/C
                         clock pessimism              0.167    12.258    
                         clock uncertainty           -0.130    12.128    
    SLICE_X5Y164         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    12.010    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][31]
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.242ns (6.057%)  route 3.754ns (93.943%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.754ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.689ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.095     2.362    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y149         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.270     2.747    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X7Y151         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     2.830 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.704     4.534    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.578 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.780     6.357    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X5Y163         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.874    12.090    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y163         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][25]/C
                         clock pessimism              0.167    12.257    
                         clock uncertainty           -0.130    12.127    
    SLICE_X5Y163         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    12.009    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][25]
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.242ns (6.057%)  route 3.754ns (93.943%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 12.090 - 10.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.754ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.689ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.095     2.362    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y149         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.270     2.747    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X7Y151         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     2.830 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.704     4.534    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.578 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.780     6.357    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X5Y163         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.874    12.090    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y163         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][25]/C
                         clock pessimism              0.167    12.257    
                         clock uncertainty           -0.130    12.127    
    SLICE_X5Y163         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    12.009    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][25]
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.242ns (6.058%)  route 3.753ns (93.942%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 12.089 - 10.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.754ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.689ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.095     2.362    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y149         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.270     2.747    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X7Y151         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     2.830 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.704     4.534    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.578 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.779     6.356    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X5Y162         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.873    12.089    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y162         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][25]/C
                         clock pessimism              0.167    12.256    
                         clock uncertainty           -0.130    12.126    
    SLICE_X5Y162         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    12.008    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][25]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.242ns (6.058%)  route 3.753ns (93.942%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 12.089 - 10.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.754ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.689ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.095     2.362    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y149         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.270     2.747    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X7Y151         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     2.830 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.704     4.534    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.578 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.779     6.356    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X5Y162         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.873    12.089    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y162         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][25]/C
                         clock pessimism              0.167    12.256    
                         clock uncertainty           -0.130    12.126    
    SLICE_X5Y162         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    12.008    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][25]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.242ns (6.061%)  route 3.751ns (93.939%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 12.087 - 10.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.754ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.689ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.095     2.362    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y149         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.270     2.747    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X7Y151         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     2.830 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.704     4.534    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.578 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.777     6.354    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X5Y160         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.871    12.087    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y160         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][21]/C
                         clock pessimism              0.167    12.254    
                         clock uncertainty           -0.130    12.124    
    SLICE_X5Y160         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.118    12.006    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][21]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.242ns (6.061%)  route 3.751ns (93.939%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 12.087 - 10.000 ) 
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.754ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.689ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.095     2.362    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y149         FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.477 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.270     2.747    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X7Y151         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     2.830 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=4, routed)           1.704     4.534    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.578 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place/O
                         net (fo=1087, routed)        1.777     6.354    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X5Y160         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.871    12.087    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y160         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][26]/C
                         clock pessimism              0.167    12.254    
                         clock uncertainty           -0.130    12.124    
    SLICE_X5Y160         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.118    12.006    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][26]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  5.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.113ns (42.074%)  route 0.156ns (57.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.828ns (routing 0.689ns, distribution 1.139ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.754ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.828     2.044    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X1Y149         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     2.157 r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.156     2.313    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/p_3_in1_in
    SLICE_X2Y147         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.098     2.365    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X2Y147         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.167     2.198    
    SLICE_X2Y147         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.301    main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.112ns (42.272%)  route 0.153ns (57.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.878ns (routing 0.689ns, distribution 1.189ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.754ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.878     2.094    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X11Y152        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.206 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/Q
                         net (fo=36, routed)          0.153     2.359    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[4]
    SLICE_X14Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.137     2.404    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[27]/C
                         clock pessimism             -0.167     2.237    
    SLICE_X14Y152        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.340    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.112ns (41.814%)  route 0.156ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.883ns (routing 0.689ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.754ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.883     2.099    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X11Y156        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.211 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/Q
                         net (fo=36, routed)          0.156     2.367    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[5]
    SLICE_X13Y156        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.142     2.409    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X13Y156        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][5]/C
                         clock pessimism             -0.167     2.242    
    SLICE_X13Y156        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.345    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][5]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.112ns (43.580%)  route 0.145ns (56.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.840ns (routing 0.689ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.754ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.840     2.056    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y137         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.168 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.145     2.313    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wdata[20]
    SLICE_X6Y137         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.086     2.353    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y137         FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[20]/C
                         clock pessimism             -0.167     2.186    
    SLICE_X6Y137         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.289    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1032]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.111ns (52.463%)  route 0.101ns (47.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.895ns (routing 0.689ns, distribution 1.206ns)
  Clock Net Delay (Destination): 2.097ns (routing 0.754ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.895     2.111    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X1Y190         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1032]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y190         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.222 r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1032]/Q
                         net (fo=2, routed)           0.101     2.323    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[3]
    SLICE_X0Y190         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.097     2.364    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X0Y190         FDRE                                         r  main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[3]/C
                         clock pessimism             -0.170     2.194    
    SLICE_X0Y190         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.296    main_i/master_smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.114ns (41.156%)  route 0.163ns (58.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.883ns (routing 0.689ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.140ns (routing 0.754ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.883     2.099    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X11Y156        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.213 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/Q
                         net (fo=36, routed)          0.163     2.376    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[6]
    SLICE_X14Y154        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.140     2.407    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y154        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[25]/C
                         clock pessimism             -0.167     2.240    
    SLICE_X14Y154        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.343    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.113ns (41.395%)  route 0.160ns (58.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.847ns (routing 0.689ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.754ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.847     2.063    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     2.176 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/Q
                         net (fo=33, routed)          0.160     2.336    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[28]
    SLICE_X8Y153         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.100     2.367    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X8Y153         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][28]/C
                         clock pessimism             -0.167     2.200    
    SLICE_X8Y153         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.302    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][28]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.112ns (42.217%)  route 0.153ns (57.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.847ns (routing 0.689ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.754ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.847     2.063    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.175 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/Q
                         net (fo=33, routed)          0.153     2.329    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[27]
    SLICE_X9Y153         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.092     2.359    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X9Y153         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][27]/C
                         clock pessimism             -0.167     2.192    
    SLICE_X9Y153         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.293    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[7][27]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.112ns (43.147%)  route 0.148ns (56.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.847ns (routing 0.689ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.754ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.847     2.063    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.175 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/Q
                         net (fo=33, routed)          0.148     2.323    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[27]
    SLICE_X8Y152         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.082     2.349    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X8Y152         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][27]/C
                         clock pessimism             -0.167     2.182    
    SLICE_X8Y152         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.285    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][27]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.111ns (45.066%)  route 0.135ns (54.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.876ns (routing 0.689ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.096ns (routing 0.754ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.876     2.092    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y138         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.203 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.135     2.339    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arlen[0]
    SLICE_X10Y136        FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.096     2.363    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y136        FDRE                                         r  main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[0]/C
                         clock pessimism             -0.167     2.196    
    SLICE_X10Y136        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.299    main_i/master_smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt_sub_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/DCLK    n/a            4.000         10.000      6.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X1Y141   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X2Y147   main_i/master_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X12Y132  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK         n/a            1.524         10.000      8.476      SLICE_X12Y132  main_i/proc_sys_reset_100M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         10.000      9.450      SLICE_X6Y152   main_i/clk_wiz_0/inst/dummy_local_reg_rdack_d1_reg/C
Min Period        n/a     FDRE/C             n/a            0.550         10.000      9.450      SLICE_X6Y152   main_i/clk_wiz_0/inst/dummy_local_reg_rdack_reg/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y141   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y141   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2      main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK    n/a            2.000         5.000       3.000      MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0       main_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y141   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.762         5.000       4.238      SLICE_X1Y141   main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_36/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.543ns (18.514%)  route 2.390ns (81.486%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 8.908 - 4.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.231ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.767     4.341    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y97         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.454 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=5, routed)           0.137     4.591    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_reg_reg_0
    SLICE_X38Y97         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     4.811 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.423     5.234    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X43Y113        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.292 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.897     6.189    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y75         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.152     6.341 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_36_REGCEB_cooolgate_en_gate_61/O
                         net (fo=1, routed)           0.933     7.274    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_36_REGCEB_cooolgate_en_sig_31
    RAMB36_X2Y13         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_36/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.770     8.908    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y13         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_36/CLKBWRCLK
                         clock pessimism             -0.477     8.431    
                         clock uncertainty           -0.066     8.365    
    RAMB36_X2Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     8.023    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_36
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_37/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.543ns (19.165%)  route 2.290ns (80.835%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.231ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.767     4.341    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y97         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.454 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=5, routed)           0.137     4.591    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_reg_reg_0
    SLICE_X38Y97         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     4.811 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.423     5.234    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X43Y113        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.292 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.883     6.175    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y154        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     6.327 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_37_REGCEB_cooolgate_en_gate_63/O
                         net (fo=1, routed)           0.847     7.174    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_37_REGCEB_cooolgate_en_sig_32
    RAMB36_X2Y31         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_37/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.751     8.889    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y31         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_37/CLKBWRCLK
                         clock pessimism             -0.549     8.340    
                         clock uncertainty           -0.066     8.274    
    RAMB36_X2Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.932    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_37
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.359ns (13.449%)  route 2.310ns (86.551%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 8.718 - 4.000 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.246ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.231ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.755     4.329    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y99         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.442 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.282     4.724    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X34Y105        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     4.780 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=11, routed)          0.233     5.012    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X35Y106        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     5.105 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=65, routed)          0.657     5.763    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X44Y117        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.097     5.860 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_REGCEB_cooolgate_en_gate_123/O
                         net (fo=1, routed)           1.138     6.998    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_REGCEB_cooolgate_en_sig_62
    RAMB36_X0Y30         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.580     8.718    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y30         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.549     8.169    
                         clock uncertainty           -0.066     8.103    
    RAMB36_X0Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.761    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7
  -------------------------------------------------------------------
                         required time                          7.761    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.345ns (13.017%)  route 2.305ns (86.983%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 8.724 - 4.000 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.246ns, distribution 1.509ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.231ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.755     4.329    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X37Y99         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.442 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.282     4.724    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X34Y105        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     4.780 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=11, routed)          0.233     5.012    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X35Y106        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     5.105 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=65, routed)          0.657     5.763    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X44Y117        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.083     5.846 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35_REGCEB_cooolgate_en_gate_59/O
                         net (fo=1, routed)           1.133     6.979    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35_REGCEB_cooolgate_en_sig_30
    RAMB36_X0Y31         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.586     8.724    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y31         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35/CLKBWRCLK
                         clock pessimism             -0.549     8.175    
                         clock uncertainty           -0.066     8.109    
    RAMB36_X0Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.767    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_35
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 1.585ns (51.798%)  route 1.475ns (48.202%))
  Logic Levels:           10  (CARRY8=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 8.711 - 4.000 ) 
    Source Clock Delay      (SCD):    4.342ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.246ns, distribution 1.522ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.231ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.768     4.342    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X27Y48         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.456 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]/Q
                         net (fo=4, routed)           0.321     4.777    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[3]
    SLICE_X26Y49         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     4.929 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_9/O
                         net (fo=1, routed)           0.013     4.942    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_9_n_0
    SLICE_X26Y49         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.203 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[7]
                         net (fo=1, routed)           0.030     5.233    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X26Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.136     5.369 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[4]
                         net (fo=32, routed)          0.283     5.652    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/CO[0]
    SLICE_X25Y48         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     5.735 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_8/O
                         net (fo=1, routed)           0.017     5.752    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_8_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     6.033 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[7]
                         net (fo=1, routed)           0.030     6.063    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.128 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.158    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.264 f  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[1]
                         net (fo=2, routed)           0.342     6.605    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[17]
    SLICE_X23Y48         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     6.686 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9/O
                         net (fo=1, routed)           0.087     6.773    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_9_n_0
    SLICE_X23Y48         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     6.999 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5/O
                         net (fo=1, routed)           0.226     7.225    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg_3
    SLICE_X25Y47         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     7.305 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.096     7.401    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_3
    SLICE_X25Y47         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.573     8.711    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X25Y47         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism             -0.485     8.226    
                         clock uncertainty           -0.066     8.160    
    SLICE_X25Y47         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     8.203    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.528ns (18.800%)  route 2.281ns (81.200%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 8.906 - 4.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.231ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.767     4.341    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y97         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.454 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=5, routed)           0.137     4.591    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_reg_reg_0
    SLICE_X38Y97         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     4.811 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.423     5.234    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X43Y113        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.292 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.739     6.031    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X44Y75         LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.137     6.168 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56_REGCEB_cooolgate_en_gate_105/O
                         net (fo=1, routed)           0.981     7.149    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56_REGCEB_cooolgate_en_sig_53
    RAMB36_X2Y11         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.768     8.906    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56/CLKBWRCLK
                         clock pessimism             -0.545     8.361    
                         clock uncertainty           -0.066     8.295    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.953    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_52/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.543ns (19.768%)  route 2.204ns (80.232%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 8.863 - 4.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.231ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.767     4.341    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y97         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.454 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=5, routed)           0.137     4.591    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_reg_reg_0
    SLICE_X38Y97         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     4.811 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.423     5.234    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X43Y113        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.292 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.900     6.192    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X47Y75         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.344 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_52_REGCEB_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.743     7.088    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_52_REGCEB_cooolgate_en_sig_49
    RAMB36_X1Y9          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_52/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.725     8.863    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y9          RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_52/CLKBWRCLK
                         clock pessimism             -0.545     8.318    
                         clock uncertainty           -0.066     8.252    
    RAMB36_X1Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     7.910    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_52
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.581ns (20.740%)  route 2.220ns (79.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 8.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.231ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.767     4.341    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X38Y97         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.454 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=5, routed)           0.137     4.591    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_reg_reg_0
    SLICE_X38Y97         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     4.811 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.423     5.234    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X43Y113        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.292 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=66, routed)          0.948     6.240    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X51Y75         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190     6.430 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54_REGCEB_cooolgate_en_gate_101/O
                         net (fo=1, routed)           0.712     7.142    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54_REGCEB_cooolgate_en_sig_51
    RAMB36_X2Y12         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.772     8.910    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54/CLKBWRCLK
                         clock pessimism             -0.477     8.433    
                         clock uncertainty           -0.066     8.367    
    RAMB36_X2Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.342     8.025    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.116ns (4.442%)  route 2.495ns (95.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 8.907 - 4.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.246ns, distribution 1.505ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.231ns, distribution 1.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.751     4.325    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X34Y89         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.441 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=68, routed)          2.495     6.936    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[3]
    RAMB36_X2Y12         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.769     8.907    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54/CLKARDCLK
                         clock pessimism             -0.477     8.430    
                         clock uncertainty           -0.066     8.364    
    RAMB36_X2Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.542     7.822    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_54
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@4.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.116ns (4.597%)  route 2.408ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 8.902 - 4.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    -0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.246ns, distribution 1.505ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.231ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.751     4.325    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X34Y89         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.441 r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=68, routed)          2.408     6.849    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[3]
    RAMB36_X2Y11         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     4.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     4.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     6.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     6.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.764     8.902    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E2                                     r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56/CLKARDCLK
                         clock pessimism             -0.545     8.357    
                         clock uncertainty           -0.066     8.291    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.542     7.749    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_56
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  0.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.114ns (47.699%)  route 0.125ns (52.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.746ns (routing 0.231ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.246ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.746     4.884    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y71          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.998 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/Q
                         net (fo=1, routed)           0.125     5.123    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[88]
    SLICE_X2Y71          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.962     4.536    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y71          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/C
                         clock pessimism              0.477     5.013    
    SLICE_X2Y71          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.114    main_i/slave_smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]
  -------------------------------------------------------------------
                         required time                         -5.114    
                         arrival time                           5.123    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.257%)  route 0.125ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.491ns
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.708ns (routing 0.231ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.246ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.708     4.846    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X12Y40         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     4.958 r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19]/Q
                         net (fo=1, routed)           0.125     5.083    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0[22]
    SLICE_X13Y40         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.917     4.491    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X13Y40         FDRE                                         r  main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/C
                         clock pessimism              0.482     4.972    
    SLICE_X13Y40         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.073    main_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.073    
                         arrival time                           5.083    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.115ns (50.439%)  route 0.113ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.522ns
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.729ns (routing 0.231ns, distribution 1.498ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.246ns, distribution 1.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.729     4.867    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X7Y45          FDRE                                         r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.982 r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][0]/Q
                         net (fo=1, routed)           0.113     5.095    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIB1
    SLICE_X5Y46          RAMD32                                       r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.948     4.522    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X5Y46          RAMD32                                       r  main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism              0.482     5.004    
    SLICE_X5Y46          RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.081     5.085    main_i/slave_smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.085    
                         arrival time                           5.095    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.112ns (51.597%)  route 0.105ns (48.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.726ns (routing 0.231ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.246ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.726     4.864    main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X10Y44         FDRE                                         r  main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.976 r  main_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]/Q
                         net (fo=5, routed)           0.105     5.081    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1[31]
    SLICE_X9Y44          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.912     4.486    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X9Y44          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]/C
                         clock pessimism              0.482     4.968    
    SLICE_X9Y44          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.071    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.071    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.113ns (48.707%)  route 0.119ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.733ns (routing 0.231ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.246ns, distribution 1.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.733     4.871    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y58          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.984 r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/Q
                         net (fo=1, routed)           0.119     5.103    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIC1
    SLICE_X1Y59          RAMD32                                       r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.956     4.530    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X1Y59          RAMD32                                       r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1/CLK
                         clock pessimism              0.482     5.012    
    SLICE_X1Y59          RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.080     5.092    main_i/slave_smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.092    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.711ns (routing 0.231ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.246ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.711     4.849    main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X12Y54         FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.961 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/Q
                         net (fo=1, routed)           0.136     5.097    main_i/slave_smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[0]
    SLICE_X13Y54         FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.928     4.502    main_i/slave_smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y54         FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                         clock pessimism              0.482     4.983    
    SLICE_X13Y54         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.085    main_i/slave_smartconnect_0/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -5.085    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1132]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.111ns (45.233%)  route 0.134ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.735ns (routing 0.231ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.246ns, distribution 1.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.735     4.873    main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y51          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.984 r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/Q
                         net (fo=2, routed)           0.134     5.118    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[108]
    SLICE_X3Y52          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.950     4.524    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X3Y52          FDRE                                         r  main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1132]/C
                         clock pessimism              0.482     5.006    
    SLICE_X3Y52          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.107    main_i/slave_smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1132]
  -------------------------------------------------------------------
                         required time                         -5.107    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.115ns (47.669%)  route 0.126ns (52.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.507ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.718ns (routing 0.231ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.246ns, distribution 1.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.718     4.856    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X10Y95         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.971 r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[25]/Q
                         net (fo=2, routed)           0.126     5.097    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/Q[20]
    SLICE_X9Y94          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.933     4.507    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X9Y94          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[25]/C
                         clock pessimism              0.477     4.984    
    SLICE_X9Y94          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.086    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.086    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.114ns (47.049%)  route 0.128ns (52.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.507ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.718ns (routing 0.231ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.246ns, distribution 1.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.718     4.856    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X10Y95         FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.970 r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[62]/Q
                         net (fo=2, routed)           0.128     5.099    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/Q[57]
    SLICE_X9Y94          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.933     4.507    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X9Y94          FDRE                                         r  main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[62]/C
                         clock pessimism              0.477     4.984    
    SLICE_X9Y94          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.087    main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[62]
  -------------------------------------------------------------------
                         required time                         -5.087    
                         arrival time                           5.099    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns - clk_dma_250M_main_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.114ns (46.531%)  route 0.131ns (53.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.533ns
    Source Clock Delay      (SCD):    4.880ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.742ns (routing 0.231ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.246ns, distribution 1.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.742     4.880    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y76          FDRE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     4.994 r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]/Q
                         net (fo=1, routed)           0.131     5.125    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[7]
    SLICE_X6Y76          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.959     4.533    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X6Y76          FDRE                                         r  main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]/C
                         clock pessimism              0.477     5.010    
    SLICE_X6Y76          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.113    main_i/slave_smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -5.113    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dma_250M_main_clk_wiz_1_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y21  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y19  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y18  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X2Y22  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y23  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y29  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X1Y24  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y28  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      main_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.000       1.238      SLICE_X8Y81   main_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       70.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.946ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.571ns (7.992%)  route 6.573ns (92.008%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 147.279 - 142.857 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.246ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.231ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     4.182    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.295 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/Q
                         net (fo=70, routed)          0.489     4.784    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8_n_0
    SLICE_X15Y111        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     4.922 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.886     6.809    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X22Y101        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     7.032 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3/O
                         net (fo=1, routed)           1.102     8.134    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3_n_0
    SLICE_X22Y101        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.231 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1/O
                         net (fo=32, routed)          3.095    11.326    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1_n_0
    SLICE_X26Y88         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.276   147.279    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X26Y88         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I2_reg[6]/C
                         clock pessimism             -0.503   146.776    
                         clock uncertainty           -0.425   146.351    
    SLICE_X26Y88         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079   146.272    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I2_reg[6]
  -------------------------------------------------------------------
                         required time                        146.272    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                134.946    

Slack (MET) :             134.946ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_J1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.571ns (7.992%)  route 6.573ns (92.008%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 147.279 - 142.857 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.246ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.231ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     4.182    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.295 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/Q
                         net (fo=70, routed)          0.489     4.784    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8_n_0
    SLICE_X15Y111        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     4.922 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.886     6.809    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X22Y101        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     7.032 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3/O
                         net (fo=1, routed)           1.102     8.134    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3_n_0
    SLICE_X22Y101        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.231 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1/O
                         net (fo=32, routed)          3.095    11.326    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1_n_0
    SLICE_X26Y88         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_J1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.276   147.279    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X26Y88         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_J1_reg[6]/C
                         clock pessimism             -0.503   146.776    
                         clock uncertainty           -0.425   146.351    
    SLICE_X26Y88         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079   146.272    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_J1_reg[6]
  -------------------------------------------------------------------
                         required time                        146.272    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                134.946    

Slack (MET) :             135.096ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.431ns (6.022%)  route 6.726ns (93.978%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 147.425 - 142.857 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.246ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.231ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.593     4.168    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.283 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/Q
                         net (fo=250, routed)         2.428     6.710    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11_n_0
    SLICE_X20Y111        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.091     6.801 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[41]_i_3/O
                         net (fo=2, routed)           0.294     7.096    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[41]_i_3_n_0
    SLICE_X20Y111        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.225     7.321 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[9]_i_1/O
                         net (fo=32, routed)          4.004    11.324    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[9]_i_1_n_0
    SLICE_X16Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.422   147.425    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G2_reg[9]/C
                         clock pessimism             -0.502   146.924    
                         clock uncertainty           -0.425   146.498    
    SLICE_X16Y86         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078   146.420    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_G2_reg[9]
  -------------------------------------------------------------------
                         required time                        146.420    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                135.096    

Slack (MET) :             135.194ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 0.571ns (8.267%)  route 6.336ns (91.733%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 147.291 - 142.857 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.246ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.231ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     4.182    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.295 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/Q
                         net (fo=70, routed)          0.489     4.784    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8_n_0
    SLICE_X15Y111        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     4.922 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.886     6.809    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X22Y101        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     7.032 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3/O
                         net (fo=1, routed)           1.102     8.134    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3_n_0
    SLICE_X22Y101        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.231 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1/O
                         net (fo=32, routed)          2.858    11.089    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1_n_0
    SLICE_X25Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.288   147.291    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X25Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[6]/C
                         clock pessimism             -0.503   146.788    
                         clock uncertainty           -0.425   146.363    
    SLICE_X25Y78         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080   146.283    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[6]
  -------------------------------------------------------------------
                         required time                        146.283    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                135.194    

Slack (MET) :             135.225ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.431ns (6.156%)  route 6.571ns (93.844%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 147.401 - 142.857 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.246ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.231ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.593     4.168    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.283 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/Q
                         net (fo=250, routed)         2.428     6.710    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11_n_0
    SLICE_X20Y111        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.091     6.801 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[41]_i_3/O
                         net (fo=2, routed)           0.294     7.096    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[41]_i_3_n_0
    SLICE_X20Y111        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.225     7.321 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[9]_i_1/O
                         net (fo=32, routed)          3.849    11.169    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[9]_i_1_n_0
    SLICE_X20Y87         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.398   147.401    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X20Y87         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[9]/C
                         clock pessimism             -0.502   146.900    
                         clock uncertainty           -0.425   146.474    
    SLICE_X20Y87         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080   146.394    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_I1_reg[9]
  -------------------------------------------------------------------
                         required time                        146.394    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                135.225    

Slack (MET) :             135.286ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 0.571ns (8.406%)  route 6.222ns (91.594%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 147.268 - 142.857 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.246ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.231ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     4.182    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.295 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/Q
                         net (fo=70, routed)          0.489     4.784    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8_n_0
    SLICE_X15Y111        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     4.922 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.886     6.809    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X22Y101        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     7.032 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3/O
                         net (fo=1, routed)           1.102     8.134    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3_n_0
    SLICE_X22Y101        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.231 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1/O
                         net (fo=32, routed)          2.744    10.975    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1_n_0
    SLICE_X23Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.265   147.268    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[6]/C
                         clock pessimism             -0.503   146.765    
                         clock uncertainty           -0.425   146.340    
    SLICE_X23Y78         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079   146.261    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_O2_reg[6]
  -------------------------------------------------------------------
                         required time                        146.261    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                135.286    

Slack (MET) :             135.410ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.571ns (8.355%)  route 6.263ns (91.645%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 147.431 - 142.857 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.246ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.231ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     4.182    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.295 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/Q
                         net (fo=70, routed)          0.489     4.784    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8_n_0
    SLICE_X15Y111        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     4.922 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.886     6.809    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X22Y101        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     7.032 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3/O
                         net (fo=1, routed)           1.102     8.134    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3_n_0
    SLICE_X22Y101        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.231 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1/O
                         net (fo=32, routed)          2.785    11.016    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1_n_0
    SLICE_X16Y103        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.428   147.431    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y103        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[6]/C
                         clock pessimism             -0.502   146.930    
                         clock uncertainty           -0.425   146.504    
    SLICE_X16Y103        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078   146.426    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E2_reg[6]
  -------------------------------------------------------------------
                         required time                        146.426    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                135.410    

Slack (MET) :             135.462ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.571ns (8.418%)  route 6.212ns (91.582%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 147.433 - 142.857 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.246ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.231ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     4.182    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.295 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/Q
                         net (fo=70, routed)          0.489     4.784    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8_n_0
    SLICE_X15Y111        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     4.922 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.886     6.809    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X22Y101        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     7.032 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3/O
                         net (fo=1, routed)           1.102     8.134    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3_n_0
    SLICE_X22Y101        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.231 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1/O
                         net (fo=32, routed)          2.734    10.965    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1_n_0
    SLICE_X16Y102        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.430   147.433    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y102        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[6]/C
                         clock pessimism             -0.502   146.932    
                         clock uncertainty           -0.425   146.506    
    SLICE_X16Y102        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079   146.427    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[6]
  -------------------------------------------------------------------
                         required time                        146.427    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                135.462    

Slack (MET) :             135.462ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.571ns (8.418%)  route 6.212ns (91.582%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 147.433 - 142.857 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.246ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.231ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     4.182    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.295 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8/Q
                         net (fo=70, routed)          0.489     4.784    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[1]_rep__8_n_0
    SLICE_X15Y111        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     4.922 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7/O
                         net (fo=16, routed)          1.886     6.809    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/result_A1[15]_i_7_n_0
    SLICE_X22Y101        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     7.032 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3/O
                         net (fo=1, routed)           1.102     8.134    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_3_n_0
    SLICE_X22Y101        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     8.231 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1/O
                         net (fo=32, routed)          2.734    10.965    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[6]_i_1_n_0
    SLICE_X16Y102        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.430   147.433    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X16Y102        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[6]/C
                         clock pessimism             -0.502   146.932    
                         clock uncertainty           -0.425   146.506    
    SLICE_X16Y102        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079   146.427    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_F1_reg[6]
  -------------------------------------------------------------------
                         required time                        146.427    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                135.462    

Slack (MET) :             135.488ns  (required time - arrival time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_rhd_main_clk_wiz_0_0 rise@142.857ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 0.277ns (4.092%)  route 6.493ns (95.908%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 147.431 - 142.857 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.246ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.231ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.593     4.168    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X22Y100        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.283 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11/Q
                         net (fo=250, routed)         2.428     6.710    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/FSM_sequential_main_state_reg[0]_rep__11_n_0
    SLICE_X20Y111        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     6.790 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[37]_i_3/O
                         net (fo=2, routed)           0.050     6.840    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[37]_i_3_n_0
    SLICE_X20Y111        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     6.922 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[37]_i_1/O
                         net (fo=32, routed)          4.015    10.937    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_A1[37]_i_1_n_0
    SLICE_X19Y67         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                    142.857   142.857 r  
    PS8_X0Y0             PS8                          0.000   142.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   143.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   143.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845   144.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   145.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   145.964    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   146.003 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.428   147.431    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X19Y67         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[37]/C
                         clock pessimism             -0.502   146.930    
                         clock uncertainty           -0.425   146.504    
    SLICE_X19Y67         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079   146.425    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[37]
  -------------------------------------------------------------------
                         required time                        146.425    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                135.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/channel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.496%)  route 0.196ns (54.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.249ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.416ns (routing 0.231ns, distribution 1.185ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.246ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.416     4.562    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X15Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/channel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     4.674 f  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/channel_reg[3]/Q
                         net (fo=42, routed)          0.158     4.832    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/channel_reg_n_0_[3]
    SLICE_X13Y122        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.884 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd[3]_i_1/O
                         net (fo=1, routed)           0.038     4.922    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_selected[3]
    SLICE_X13Y122        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.674     4.249    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X13Y122        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[3]/C
                         clock pessimism              0.556     4.805    
    SLICE_X13Y122        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     4.906    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.906    
                         arrival time                           4.922    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.112ns (43.235%)  route 0.147ns (56.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.500ns (routing 0.231ns, distribution 1.269ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.246ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.500     4.646    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.758 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/Q
                         net (fo=7, routed)           0.147     4.905    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_wdata[21]
    SLICE_X8Y117         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.653     4.228    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X8Y117         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[21]/C
                         clock pessimism              0.556     4.784    
    SLICE_X8Y117         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     4.886    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           4.905    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.112ns (42.456%)  route 0.152ns (57.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Net Delay (Source):      1.445ns (routing 0.231ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.246ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.445     4.591    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y118         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.703 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/Q
                         net (fo=7, routed)           0.152     4.855    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_wdata[25]
    SLICE_X8Y115         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.652     4.227    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X8Y115         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[25]/C
                         clock pessimism              0.502     4.729    
    SLICE_X8Y115         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     4.832    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.832    
                         arrival time                           4.855    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.111ns (42.262%)  route 0.152ns (57.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.500ns (routing 0.231ns, distribution 1.269ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.246ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.500     4.646    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.757 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/Q
                         net (fo=6, routed)           0.152     4.909    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_wdata[22]
    SLICE_X8Y117         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.653     4.228    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X8Y117         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[22]/C
                         clock pessimism              0.556     4.784    
    SLICE_X8Y117         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     4.886    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.886    
                         arrival time                           4.909    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.113ns (48.085%)  route 0.122ns (51.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Net Delay (Source):      1.463ns (routing 0.231ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.246ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.463     4.609    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X11Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.722 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.122     4.844    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/p_0_in
    SLICE_X12Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.645     4.220    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/aclk1
    SLICE_X12Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.499     4.719    
    SLICE_X12Y129        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     4.821    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           4.844    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.210ns (64.198%)  route 0.117ns (35.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.432ns (routing 0.231ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.246ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.432     4.578    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     4.690 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[1]/Q
                         net (fo=7, routed)           0.088     4.778    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle__0[1]
    SLICE_X11Y121        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.098     4.876 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle[3]_i_1/O
                         net (fo=1, routed)           0.029     4.905    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle[3]
    SLICE_X11Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.650     4.225    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y121        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]/C
                         clock pessimism              0.556     4.781    
    SLICE_X11Y121        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.882    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/ZCheck_sine_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.882    
                         arrival time                           4.905    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.388%)  route 0.126ns (37.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.445ns (routing 0.231ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.246ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.445     4.591    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.703 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.078     4.781    main_i/master_smartconnect_1/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[92]
    SLICE_X7Y120         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.097     4.878 r  main_i/master_smartconnect_1/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[44]_INST_0/O
                         net (fo=1, routed)           0.048     4.926    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[44]
    SLICE_X7Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.668     4.243    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                         clock pessimism              0.556     4.799    
    SLICE_X7Y120         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     4.899    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         -4.899    
                         arrival time                           4.926    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.210ns (58.823%)  route 0.147ns (41.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.461ns (routing 0.231ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.246ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.461     4.607    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X8Y118         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.718 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.115     4.833    main_i/master_smartconnect_1/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[36]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.099     4.932 r  main_i/master_smartconnect_1/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[42]_INST_0/O
                         net (fo=1, routed)           0.032     4.964    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[42]
    SLICE_X8Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.697     4.272    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                         clock pessimism              0.556     4.828    
    SLICE_X8Y120         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     4.929    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         -4.929    
                         arrival time                           4.964    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.234ns (65.859%)  route 0.121ns (34.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns
    Source Clock Delay      (SCD):    4.597ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.451ns (routing 0.231ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.246ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.451     4.597    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X9Y119         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.710 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg1_reg[3]/Q
                         net (fo=129, routed)         0.092     4.802    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/slv_reg1[3]
    SLICE_X9Y121         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.121     4.923 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.029     4.952    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/reg_data_out[3]
    SLICE_X9Y121         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.680     4.255    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/s00_axi_aclk
    SLICE_X9Y121         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_rdata_reg[3]/C
                         clock pessimism              0.556     4.811    
    SLICE_X9Y121         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.912    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.912    
                         arrival time                           4.952    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhd_main_clk_wiz_0_0 rise@0.000ns - clk_rhd_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.211ns (59.773%)  route 0.142ns (40.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Net Delay (Source):      1.445ns (routing 0.231ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.246ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.445     4.591    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     4.704 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.127     4.831    main_i/master_smartconnect_1/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[95]
    SLICE_X7Y120         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.098     4.929 r  main_i/master_smartconnect_1/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[47]_INST_0/O
                         net (fo=1, routed)           0.015     4.944    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[47]
    SLICE_X7Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.668     4.243    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                         clock pessimism              0.556     4.799    
    SLICE_X7Y120         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     4.901    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         -4.901    
                         arrival time                           4.944    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rhd_main_clk_wiz_0_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         142.857     141.148    RAMB36_X0Y19   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.709         142.857     141.148    RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         142.857     141.333    SLICE_X17Y128  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         142.857     141.478    BUFGCE_X0Y42   main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         142.857     141.786    MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X13Y126  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X14Y129  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         142.857     142.307    SLICE_X13Y129  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X17Y128  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X17Y128  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y19   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y19   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X12Y129  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X17Y128  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         71.429      70.667     SLICE_X17Y128  main_i/proc_sys_reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y19   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y19   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK      n/a            0.577         71.429      70.852     RAMB36_X0Y20   main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_asym.gextw_asym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.591ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.663ns (23.844%)  route 2.118ns (76.156%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 22.552 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.580ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.471     6.151    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X4Y115         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.380 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.788     7.168    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.543    22.552    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y111         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[2]/C
                         clock pessimism             -0.522    22.030    
                         clock uncertainty           -0.191    21.839    
    SLICE_X4Y111         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    21.759    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.759    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 14.591    

Slack (MET) :             14.591ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.663ns (23.844%)  route 2.118ns (76.156%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 22.552 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.580ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.471     6.151    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X4Y115         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.380 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.788     7.168    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[7]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.543    22.552    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y111         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[4]/C
                         clock pessimism             -0.522    22.030    
                         clock uncertainty           -0.191    21.839    
    SLICE_X4Y111         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.080    21.759    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.759    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 14.591    

Slack (MET) :             14.693ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.663ns (23.911%)  route 2.110ns (76.089%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 22.609 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.580ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.552     6.233    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X5Y118         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.462 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.699     7.160    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[15]_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.600    22.609    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y120         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[13]/C
                         clock pessimism             -0.485    22.124    
                         clock uncertainty           -0.191    21.933    
    SLICE_X4Y120         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    21.854    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[13]
  -------------------------------------------------------------------
                         required time                         21.854    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 14.693    

Slack (MET) :             14.693ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.663ns (23.911%)  route 2.110ns (76.089%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 22.609 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.580ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.552     6.233    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X5Y118         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.462 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.699     7.160    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[15]_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.600    22.609    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y120         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[14]/C
                         clock pessimism             -0.485    22.124    
                         clock uncertainty           -0.191    21.933    
    SLICE_X4Y120         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079    21.854    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[14]
  -------------------------------------------------------------------
                         required time                         21.854    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 14.693    

Slack (MET) :             14.693ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.663ns (23.911%)  route 2.110ns (76.089%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 22.609 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.580ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.552     6.233    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X5Y118         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.462 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.699     7.160    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5[15]_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.600    22.609    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y120         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[15]/C
                         clock pessimism             -0.485    22.124    
                         clock uncertainty           -0.191    21.933    
    SLICE_X4Y120         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.079    21.854    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[15]
  -------------------------------------------------------------------
                         required time                         21.854    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 14.693    

Slack (MET) :             14.739ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.663ns (25.023%)  route 1.987ns (74.977%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 22.568 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.580ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.471     6.151    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X4Y115         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.380 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.657     7.037    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1[7]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.559    22.568    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X3Y114         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[6]/C
                         clock pessimism             -0.522    22.046    
                         clock uncertainty           -0.191    21.855    
    SLICE_X3Y114         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    21.776    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                 14.739    

Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.653ns (24.922%)  route 1.967ns (75.078%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 22.560 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.580ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.502     6.182    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X6Y115         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     6.401 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[23]_i_1/O
                         net (fo=8, routed)           0.606     7.008    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7[23]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.551    22.560    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y118         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[20]/C
                         clock pessimism             -0.522    22.038    
                         clock uncertainty           -0.191    21.847    
    SLICE_X6Y118         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    21.769    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg7_reg[20]
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                 14.762    

Slack (MET) :             14.769ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.524ns (19.976%)  route 2.099ns (80.024%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 22.571 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.580ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.449     6.129    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X4Y115         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     6.219 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.791     7.011    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[7]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.562    22.571    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X3Y116         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[3]/C
                         clock pessimism             -0.522    22.049    
                         clock uncertainty           -0.191    21.858    
    SLICE_X3Y116         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.079    21.779    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[3]
  -------------------------------------------------------------------
                         required time                         21.779    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 14.769    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.531ns (20.496%)  route 2.060ns (79.504%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 22.557 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.580ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.485     6.165    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X6Y115         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     6.262 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[31]_i_1/O
                         net (fo=8, routed)           0.716     6.978    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[31]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.548    22.557    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X5Y113         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[24]/C
                         clock pessimism             -0.522    22.035    
                         clock uncertainty           -0.191    21.844    
    SLICE_X5Y113         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    21.763    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[24]
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_rhs_main_clk_wiz_0_0 rise@17.857ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.531ns (20.496%)  route 2.060ns (79.504%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 22.557 - 17.857 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.805ns (routing 0.627ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.580ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.805     4.388    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.503 f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[2]/Q
                         net (fo=6, routed)           0.286     4.789    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg_n_0_[2]
    SLICE_X3Y123         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     4.870 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.375     5.245    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X5Y123         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     5.345 r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.198     5.542    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awvalid
    SLICE_X5Y121         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     5.680 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg0[15]_i_2/O
                         net (fo=30, routed)          0.485     6.165    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg_wren__0
    SLICE_X6Y115         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     6.262 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[31]_i_1/O
                         net (fo=8, routed)           0.716     6.978    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6[31]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                     17.857    17.857 r  
    PS8_X0Y0             PS8                          0.000    17.857 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    18.038    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    18.073 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845    19.918    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    20.657 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    20.970    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    21.009 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.548    22.557    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X5Y113         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[25]/C
                         clock pessimism             -0.522    22.035    
                         clock uncertainty           -0.191    21.844    
    SLICE_X5Y113         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    21.763    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[25]
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 14.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.111ns (35.463%)  route 0.202ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Net Delay (Source):      1.550ns (routing 0.580ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.627ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.550     4.702    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y119         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.813 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.202     5.015    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[39]
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.795     4.378    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]/C
                         clock pessimism              0.522     4.900    
    SLICE_X6Y122         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.003    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                         -5.003    
                         arrival time                           5.015    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.114ns (46.416%)  route 0.132ns (53.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.545ns (routing 0.580ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.627ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.545     4.697    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.811 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/Q
                         net (fo=8, routed)           0.132     4.943    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[1]
    SLICE_X2Y114         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.757     4.340    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X2Y114         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[1]/C
                         clock pessimism              0.489     4.829    
    SLICE_X2Y114         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     4.930    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.930    
                         arrival time                           4.943    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.114ns (45.980%)  route 0.134ns (54.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.545ns (routing 0.580ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.627ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.545     4.697    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.811 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/Q
                         net (fo=8, routed)           0.134     4.945    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[1]
    SLICE_X3Y114         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.757     4.340    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X3Y114         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[1]/C
                         clock pessimism              0.489     4.829    
    SLICE_X3Y114         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.932    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.932    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.112ns (50.706%)  route 0.109ns (49.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.307ns
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.541ns (routing 0.580ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.627ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.541     4.693    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y111         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.805 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/Q
                         net (fo=7, routed)           0.109     4.914    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[24]
    SLICE_X6Y111         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.724     4.307    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X6Y111         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[24]/C
                         clock pessimism              0.489     4.796    
    SLICE_X6Y111         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.899    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg5_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.899    
                         arrival time                           4.914    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.113ns (49.907%)  route 0.113ns (50.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.309ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.554ns (routing 0.580ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.627ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.554     4.706    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y115         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     4.819 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/Q
                         net (fo=7, routed)           0.113     4.933    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[30]
    SLICE_X7Y115         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.726     4.309    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X7Y115         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[30]/C
                         clock pessimism              0.489     4.798    
    SLICE_X7Y115         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     4.900    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.900    
                         arrival time                           4.933    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.111ns (33.134%)  route 0.224ns (66.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Net Delay (Source):      1.550ns (routing 0.580ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.627ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.550     4.702    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X4Y116         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.813 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.224     5.037    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[28]
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.795     4.378    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                         clock pessimism              0.522     4.900    
    SLICE_X6Y122         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     5.001    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.001    
                         arrival time                           5.037    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.113ns (41.493%)  route 0.159ns (58.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.545ns (routing 0.580ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.627ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.545     4.697    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     4.810 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/Q
                         net (fo=8, routed)           0.159     4.969    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[7]
    SLICE_X2Y113         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.757     4.340    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X2Y113         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[7]/C
                         clock pessimism              0.489     4.829    
    SLICE_X2Y113         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     4.932    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg6_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.932    
                         arrival time                           4.969    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.112ns (45.743%)  route 0.133ns (54.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.540ns (routing 0.580ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.627ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.540     4.692    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y112         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.804 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/Q
                         net (fo=7, routed)           0.133     4.937    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_wdata[31]
    SLICE_X7Y112         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.723     4.306    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X7Y112         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]/C
                         clock pessimism              0.489     4.795    
    SLICE_X7Y112         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     4.897    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           4.937    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.112ns (33.533%)  route 0.222ns (66.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Net Delay (Source):      1.559ns (routing 0.580ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.627ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.559     4.711    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X3Y118         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     4.823 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.222     5.045    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[32]
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.795     4.378    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                         clock pessimism              0.522     4.900    
    SLICE_X6Y122         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.001    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         -5.001    
                         arrival time                           5.045    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_rhs_main_clk_wiz_0_0 rise@0.000ns - clk_rhs_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.111ns (41.573%)  route 0.156ns (58.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    4.746ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.594ns (routing 0.580ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.627ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.594     4.746    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y121         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.857 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.156     5.013    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_awaddr[2]
    SLICE_X5Y121         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.795     4.378    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/s00_axi_aclk
    SLICE_X5Y121         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_awaddr_reg[4]/C
                         clock pessimism              0.485     4.863    
    SLICE_X5Y121         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     4.965    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           5.013    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rhs_main_clk_wiz_0_0
Waveform(ns):       { 0.000 8.929 }
Period(ns):         17.857
Sources:            { main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         17.857      16.333     SLICE_X12Y127  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         17.857      16.333     SLICE_X12Y127  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         17.857      16.478     BUFGCE_X0Y41   main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         17.857      16.786     MMCM_X0Y1      main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X11Y126  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         17.857      17.307     SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y127  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y127  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y127  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y127  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y126  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y126  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y127  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y127  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y127  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         8.929       8.167      SLICE_X12Y127  main_i/proc_sys_reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y126  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X11Y126  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.929       8.654      SLICE_X12Y128  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.586ns  (logic 0.113ns (19.283%)  route 0.473ns (80.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X3Y156         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.473     0.586    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X3Y156         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.570ns  (logic 0.112ns (19.649%)  route 0.458ns (80.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
    SLICE_X2Y153         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.458     0.570    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X3Y154         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.540ns  (logic 0.115ns (21.296%)  route 0.425ns (78.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
    SLICE_X4Y154         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/Q
                         net (fo=1, routed)           0.425     0.540    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[120]
    SLICE_X4Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y154         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.538ns  (logic 0.114ns (21.190%)  route 0.424ns (78.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X4Y154         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.424     0.538    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X4Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y154         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.538ns  (logic 0.114ns (21.190%)  route 0.424ns (78.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[12]/C
    SLICE_X8Y138         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.424     0.538    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[12]
    SLICE_X8Y138         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X8Y138         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.519ns  (logic 0.118ns (22.736%)  route 0.401ns (77.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/C
    SLICE_X2Y155         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/Q
                         net (fo=1, routed)           0.401     0.519    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[127]
    SLICE_X2Y155         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X2Y155         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.518ns  (logic 0.113ns (21.815%)  route 0.405ns (78.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
    SLICE_X6Y138         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.405     0.518    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X6Y138         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y138         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.516ns  (logic 0.113ns (21.899%)  route 0.403ns (78.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[7]/C
    SLICE_X9Y138         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.403     0.516    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[7]
    SLICE_X9Y138         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X9Y138         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.502ns  (logic 0.114ns (22.709%)  route 0.388ns (77.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X2Y155         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           0.388     0.502    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X3Y154         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.490ns  (logic 0.113ns (23.061%)  route 0.377ns (76.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[11]/C
    SLICE_X9Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.377     0.490    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[11]
    SLICE_X9Y138         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X9Y138         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  3.556    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       29.007ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.007ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.037ns  (logic 0.114ns (10.993%)  route 0.923ns (89.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
    SLICE_X8Y121         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.923     1.037    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X7Y135         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y135         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 29.007    

Slack (MET) :             29.072ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.974ns  (logic 0.116ns (11.910%)  route 0.858ns (88.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
    SLICE_X8Y121         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.858     0.974    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[32]
    SLICE_X8Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y133         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    30.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         30.046    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 29.072    

Slack (MET) :             29.119ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.926ns  (logic 0.116ns (12.527%)  route 0.810ns (87.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
    SLICE_X8Y122         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.810     0.926    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X8Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y133         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    30.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 29.119    

Slack (MET) :             29.231ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.815ns  (logic 0.116ns (14.233%)  route 0.699ns (85.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X7Y120         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.699     0.815    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X7Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y134         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    30.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         30.046    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 29.231    

Slack (MET) :             29.258ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.785ns  (logic 0.116ns (14.777%)  route 0.669ns (85.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
    SLICE_X8Y120         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.669     0.785    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X8Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y134         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                 29.258    

Slack (MET) :             29.263ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.781ns  (logic 0.115ns (14.725%)  route 0.666ns (85.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
    SLICE_X7Y120         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.666     0.781    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X7Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y133         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    30.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 29.263    

Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.768ns  (logic 0.116ns (15.104%)  route 0.652ns (84.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X7Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.652     0.768    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X7Y135         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y135         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    30.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.286ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.759ns  (logic 0.116ns (15.283%)  route 0.643ns (84.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
    SLICE_X7Y123         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.643     0.759    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[34]
    SLICE_X7Y135         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y135         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    30.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 29.286    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.717ns  (logic 0.116ns (16.179%)  route 0.601ns (83.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
    SLICE_X8Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.601     0.717    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X8Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X8Y134         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    30.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.335ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.710ns  (logic 0.116ns (16.338%)  route 0.594ns (83.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X7Y120         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.594     0.710    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X7Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X7Y133         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    30.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 29.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.850ns  (logic 0.113ns (13.294%)  route 0.737ns (86.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/C
    SLICE_X2Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[128]/Q
                         net (fo=1, routed)           0.737     0.850    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[128]
    SLICE_X2Y155         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X2Y155         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[128]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.717ns  (logic 0.113ns (15.760%)  route 0.604ns (84.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/C
    SLICE_X2Y165         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[122]/Q
                         net (fo=1, routed)           0.604     0.717    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[122]
    SLICE_X4Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y154         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[122]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.704ns  (logic 0.112ns (15.909%)  route 0.592ns (84.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/C
    SLICE_X2Y165         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[127]/Q
                         net (fo=1, routed)           0.592     0.704    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[127]
    SLICE_X4Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y154         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[127]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.683ns  (logic 0.112ns (16.398%)  route 0.571ns (83.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
    SLICE_X1Y172         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.571     0.683    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X1Y145         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X1Y145         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.673ns  (logic 0.116ns (17.236%)  route 0.557ns (82.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/C
    SLICE_X2Y165         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.557     0.673    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[15]
    SLICE_X4Y155         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y155         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.665ns  (logic 0.118ns (17.744%)  route 0.547ns (82.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X2Y165         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.547     0.665    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X4Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y154         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.667ns  (logic 0.115ns (17.241%)  route 0.552ns (82.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
    SLICE_X2Y165         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.552     0.667    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X3Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X3Y156         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     4.046    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                          4.046    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.658ns  (logic 0.113ns (17.173%)  route 0.545ns (82.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y165                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
    SLICE_X2Y165         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/Q
                         net (fo=1, routed)           0.545     0.658    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[120]
    SLICE_X4Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X4Y154         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     4.043    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.649ns  (logic 0.112ns (17.257%)  route 0.537ns (82.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
    SLICE_X1Y172         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/Q
                         net (fo=1, routed)           0.537     0.649    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[125]
    SLICE_X1Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X1Y154         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     4.044    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_dma_250M_main_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.649ns  (logic 0.118ns (18.182%)  route 0.531ns (81.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172                                      0.000     0.000 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/C
    SLICE_X1Y172         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[123]/Q
                         net (fo=1, routed)           0.531     0.649    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[123]
    SLICE_X1Y157         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X1Y157         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     4.045    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[123]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  3.396    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.507ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.507ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.538ns  (logic 0.114ns (21.190%)  route 0.424ns (78.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X7Y131         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.424     0.538    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X7Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y131         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    10.045    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  9.507    

Slack (MET) :             9.507ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.537ns  (logic 0.115ns (21.415%)  route 0.422ns (78.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X7Y131         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.422     0.537    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X7Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y131         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  9.507    

Slack (MET) :             9.565ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.478ns  (logic 0.114ns (23.849%)  route 0.364ns (76.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
    SLICE_X9Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.364     0.478    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X8Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y130         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  9.565    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.449ns  (logic 0.116ns (25.835%)  route 0.333ns (74.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X3Y128         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.333     0.449    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y128         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.617ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.426ns  (logic 0.115ns (26.995%)  route 0.311ns (73.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X7Y131         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.311     0.426    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X7Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y131         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.043    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  9.617    

Slack (MET) :             9.626ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.420ns  (logic 0.117ns (27.857%)  route 0.303ns (72.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
    SLICE_X3Y128         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.303     0.420    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y128         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    10.046    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  9.626    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.412ns  (logic 0.114ns (27.670%)  route 0.298ns (72.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
    SLICE_X9Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.298     0.412    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X8Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y130         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  9.632    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.400ns  (logic 0.113ns (28.250%)  route 0.287ns (71.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X3Y128         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.287     0.400    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y128         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.644    

Slack (MET) :             9.650ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.394ns  (logic 0.114ns (28.934%)  route 0.280ns (71.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
    SLICE_X3Y128         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.280     0.394    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y128         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  9.650    

Slack (MET) :             9.694ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.350ns  (logic 0.114ns (32.571%)  route 0.236ns (67.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X3Y128         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.236     0.350    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y128         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.044    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.694    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      427.930ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             427.930ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.685ns  (logic 0.113ns (16.496%)  route 0.572ns (83.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X6Y122         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.572     0.685    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X6Y122         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                427.930    

Slack (MET) :             427.974ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.640ns  (logic 0.112ns (17.500%)  route 0.528ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
    SLICE_X7Y119         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.528     0.640    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[27]
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y119         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                427.974    

Slack (MET) :             427.987ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.627ns  (logic 0.118ns (18.820%)  route 0.509ns (81.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X7Y119         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.509     0.627    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y119         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                427.987    

Slack (MET) :             427.993ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.624ns  (logic 0.113ns (18.109%)  route 0.511ns (81.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/C
    SLICE_X6Y120         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.511     0.624    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[43]
    SLICE_X6Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X6Y120         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046   428.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]
  -------------------------------------------------------------------
                         required time                        428.617    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                427.993    

Slack (MET) :             428.026ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.588ns  (logic 0.114ns (19.388%)  route 0.474ns (80.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
    SLICE_X6Y120         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.474     0.588    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[36]
    SLICE_X8Y126         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X8Y126         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043   428.614    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]
  -------------------------------------------------------------------
                         required time                        428.614    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                428.026    

Slack (MET) :             428.040ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.575ns  (logic 0.113ns (19.652%)  route 0.462ns (80.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
    SLICE_X6Y122         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.462     0.575    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[32]
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X6Y122         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                428.040    

Slack (MET) :             428.041ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.576ns  (logic 0.113ns (19.618%)  route 0.463ns (80.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
    SLICE_X6Y119         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.463     0.576    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[41]
    SLICE_X7Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X7Y120         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046   428.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]
  -------------------------------------------------------------------
                         required time                        428.617    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                428.041    

Slack (MET) :             428.062ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.553ns  (logic 0.114ns (20.615%)  route 0.439ns (79.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
    SLICE_X6Y122         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.439     0.553    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X6Y122         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X6Y122         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                428.062    

Slack (MET) :             428.078ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.537ns  (logic 0.115ns (21.415%)  route 0.422ns (78.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
    SLICE_X6Y120         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.422     0.537    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X6Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X6Y120         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                428.078    

Slack (MET) :             428.103ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_rhd_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            428.571ns  (MaxDelay Path 428.571ns)
  Data Path Delay:        0.512ns  (logic 0.116ns (22.656%)  route 0.396ns (77.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 428.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
    SLICE_X6Y120         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.396     0.512    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X6Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  428.571   428.571    
    SLICE_X6Y120         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044   428.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                        428.615    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                428.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.398ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.398ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.502ns  (logic 0.114ns (22.709%)  route 0.388ns (77.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X7Y125         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.388     0.502    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X5Y124         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    17.900    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                 17.398    

Slack (MET) :             17.403ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.497ns  (logic 0.116ns (23.340%)  route 0.381ns (76.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X4Y124         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.381     0.497    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X4Y121         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X4Y121         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    17.900    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                 17.403    

Slack (MET) :             17.461ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.439ns  (logic 0.116ns (26.424%)  route 0.323ns (73.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
    SLICE_X5Y124         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.116 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.323     0.439    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X5Y124         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    17.900    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 17.461    

Slack (MET) :             17.466ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.434ns  (logic 0.118ns (27.189%)  route 0.316ns (72.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X4Y124         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.316     0.434    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X4Y121         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X4Y121         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    17.900    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 17.466    

Slack (MET) :             17.472ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.428ns  (logic 0.114ns (26.636%)  route 0.314ns (73.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
    SLICE_X5Y124         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.314     0.428    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X5Y124         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    17.900    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                 17.472    

Slack (MET) :             17.486ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (MaxDelay Path 17.857ns)
  Data Path Delay:        0.415ns  (logic 0.114ns (27.470%)  route 0.301ns (72.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.857ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
    SLICE_X4Y124         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.301     0.415    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X4Y121         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.857    17.857    
    SLICE_X4Y121         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    17.901    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                 17.486    

Slack (MET) :             52.903ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.712ns  (logic 0.113ns (15.871%)  route 0.599ns (84.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
    SLICE_X6Y121         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.599     0.712    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[41]
    SLICE_X6Y121         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X6Y121         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    53.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]
  -------------------------------------------------------------------
                         required time                         53.615    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 52.903    

Slack (MET) :             52.997ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.618ns  (logic 0.115ns (18.608%)  route 0.503ns (81.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
    SLICE_X7Y121         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.503     0.618    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[29]
    SLICE_X7Y121         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X7Y121         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    53.615    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         53.615    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 52.997    

Slack (MET) :             53.015ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.601ns  (logic 0.115ns (19.135%)  route 0.486ns (80.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
    SLICE_X9Y113         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.486     0.601    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X7Y111         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X7Y111         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    53.616    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]
  -------------------------------------------------------------------
                         required time                         53.616    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                 53.015    

Slack (MET) :             53.044ns  (required time - arrival time)
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_rhs_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.571ns  (MaxDelay Path 53.571ns)
  Data Path Delay:        0.573ns  (logic 0.115ns (20.070%)  route 0.458ns (79.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 53.571ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118                                      0.000     0.000 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
    SLICE_X7Y118         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.458     0.573    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X7Y118         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   53.571    53.571    
    SLICE_X7Y118         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    53.617    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         53.617    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 53.044    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.145ns  (logic 0.185ns (8.623%)  route 1.960ns (91.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.699ns (routing 0.231ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.745     1.745    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y131        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     1.930 r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.215     2.145    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y131        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.699     4.837    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y131        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.090ns (10.609%)  route 0.758ns (89.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.112ns (routing 0.133ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.704     0.704    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y131        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     0.794 r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.054     0.848    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y131        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.112     2.627    main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y131        FDRE                                         r  main_i/proc_sys_reset_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 0.341ns (10.801%)  route 2.816ns (89.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.246ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.231ns, distribution 1.460ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.887     4.461    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.577 f  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          2.293     6.870    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X15Y53         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     7.095 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.523     7.618    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X15Y34         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.691     4.829    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X15Y34         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.543ns  (logic 0.116ns (4.561%)  route 2.427ns (95.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.246ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.231ns, distribution 1.495ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.887     4.461    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.577 r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          2.427     7.004    main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X8Y90          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.726     4.864    main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/m_axi_sg_aclk
    SLICE_X8Y90          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.189ns  (logic 0.114ns (5.209%)  route 2.075ns (94.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.246ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.231ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.857     4.431    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y33         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.545 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.075     6.620    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y76         FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.705     4.843    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y76         FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.189ns  (logic 0.114ns (5.209%)  route 2.075ns (94.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.246ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.231ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.857     4.431    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y33         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.545 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.075     6.620    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y76         FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.705     4.843    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y76         FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.189ns  (logic 0.114ns (5.209%)  route 2.075ns (94.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.246ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.231ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.857     4.431    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y33         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.545 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          2.075     6.620    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y76         FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.705     4.843    main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y76         FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.114ns (5.787%)  route 1.856ns (94.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.246ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.231ns, distribution 1.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.857     4.431    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y33         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.545 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.856     6.401    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y80          FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.725     4.863    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y80          FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.114ns (5.787%)  route 1.856ns (94.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.246ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.231ns, distribution 1.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.857     4.431    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y33         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.545 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.856     6.401    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y80          FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.725     4.863    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y80          FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.114ns (5.787%)  route 1.856ns (94.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.246ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.231ns, distribution 1.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.857     4.431    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y33         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.545 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.856     6.401    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y80          FDCE                                         f  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.725     4.863    main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y80          FDCE                                         r  main_i/slave_smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.912ns  (logic 0.252ns (13.180%)  route 1.660ns (86.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.246ns, distribution 1.641ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.231ns, distribution 1.331ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.887     4.461    main_i/proc_sys_reset_250M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.577 f  main_i/proc_sys_reset_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          1.105     5.682    main_i/recording_0/util_vector_logic_0/Op1[0]
    SLICE_X27Y97         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     5.818 r  main_i/recording_0/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.555     6.373    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X34Y92         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.562     4.700    main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X34Y92         FDRE                                         r  main_i/recording_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.899ns  (logic 0.114ns (6.004%)  route 1.785ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.246ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.231ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.857     4.431    main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y33         FDRE                                         r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.545 r  main_i/slave_smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=60, routed)          1.785     6.330    main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y78          FDCE                                         f  main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.746     4.884    main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y78          FDCE                                         r  main_i/slave_smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.082ns (55.405%)  route 0.066ns (44.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.126ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.133ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.022     3.022    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X7Y89          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.104 r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/Q
                         net (fo=1, routed)           0.066     3.170    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/prmry_in
    SLICE_X7Y87          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.113     2.628    main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_s2mm_aclk
    SLICE_X7Y87          FDRE                                         r  main_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.023ns (routing 0.126ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.133ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.023     3.023    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y110         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.108 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.082     3.190    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X6Y111         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.113     2.628    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y111         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.333%)  route 0.060ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.126ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.133ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.048     3.048    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X3Y140         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.132 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.060     3.192    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X3Y140         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.144     2.659    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/m_axi_sg_aclk
    SLICE_X3Y140         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.126ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.133ns, distribution 0.975ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.024     3.024    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y106         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.109 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.084     3.193    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[24]
    SLICE_X3Y107         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.108     2.623    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y107         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.027ns (routing 0.126ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.133ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.027     3.027    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y106         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.112 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/Q
                         net (fo=1, routed)           0.082     3.194    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[15]
    SLICE_X6Y107         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.111     2.626    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y107         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.126ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.133ns, distribution 0.974ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.028     3.028    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y108         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.113 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.081     3.194    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[16]
    SLICE_X6Y109         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.107     2.622    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y109         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.025ns (routing 0.126ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.133ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.025     3.025    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y109         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.110 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/Q
                         net (fo=1, routed)           0.084     3.194    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[23]
    SLICE_X3Y110         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.110     2.625    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y110         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.126ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.133ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.026     3.026    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y104         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.111 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.084     3.195    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[31]
    SLICE_X6Y105         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.111     2.626    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y105         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.029ns (routing 0.126ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.133ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.029     3.029    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y112         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.114 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/Q
                         net (fo=1, routed)           0.082     3.196    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[12]
    SLICE_X6Y113         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.113     2.628    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y113         FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.126ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.133ns, distribution 0.985ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.031     3.031    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y98          FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.116 r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.081     3.197    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[11]
    SLICE_X6Y99          FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.118     2.633    main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y99          FDRE                                         r  main_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay            20 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.116ns (15.655%)  route 0.625ns (84.345%))
  Logic Levels:           0  
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.073ns (routing 0.754ns, distribution 1.319ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.231ns, distribution 1.508ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.073     2.340    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.456 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.625     3.081    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.739     4.877    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y146         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.738ns  (logic 0.113ns (15.312%)  route 0.625ns (84.688%))
  Logic Levels:           0  
  Clock Path Skew:        2.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.067ns (routing 0.754ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.231ns, distribution 1.492ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.067     2.334    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y147         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.447 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.625     3.072    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y149         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.723     4.861    main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y149         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.113ns (17.554%)  route 0.531ns (82.446%))
  Logic Levels:           0  
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.143ns (routing 0.754ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.231ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.143     2.410    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y180         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.523 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.531     3.053    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.714     4.852    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.114ns (18.812%)  route 0.492ns (81.188%))
  Logic Levels:           0  
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.054ns (routing 0.754ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.231ns, distribution 1.487ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.054     2.321    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y164         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.435 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.492     2.927    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.718     4.856    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.116ns (19.351%)  route 0.483ns (80.649%))
  Logic Levels:           0  
  Clock Path Skew:        2.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.054ns (routing 0.754ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.231ns, distribution 1.495ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.054     2.321    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y171         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.437 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.483     2.920    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.726     4.864    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.597ns  (logic 0.114ns (19.095%)  route 0.483ns (80.905%))
  Logic Levels:           0  
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.055ns (routing 0.754ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.231ns, distribution 1.508ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.055     2.322    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y136         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.436 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.483     2.919    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y138         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.739     4.877    main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y138         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.565ns  (logic 0.114ns (20.193%)  route 0.451ns (79.807%))
  Logic Levels:           0  
  Clock Path Skew:        2.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.083ns (routing 0.754ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.231ns, distribution 1.495ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.083     2.350    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y172         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.464 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.451     2.914    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.726     4.864    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y156         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.195ns (35.649%)  route 0.352ns (64.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.045ns (routing 0.754ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.231ns, distribution 1.478ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.045     2.312    main_i/master_smartconnect_0/inst/clk_map/psr0/U0/aclk
    SLICE_X0Y143         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.425 f  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.049     2.474    main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X0Y143         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     2.556 r  main_i/master_smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.303     2.859    main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X0Y149         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.709     4.847    main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk1
    SLICE_X0Y149         FDRE                                         r  main_i/master_smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.438ns  (logic 0.114ns (26.027%)  route 0.324ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.101ns (routing 0.754ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.101     2.368    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y141         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.482 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.324     2.806    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.724     4.862    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.436ns  (logic 0.114ns (26.121%)  route 0.322ns (73.879%))
  Logic Levels:           0  
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.083ns (routing 0.754ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.231ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.083     2.350    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y148         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.464 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.322     2.786    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y148         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.724     4.862    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y148         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.084ns (63.636%)  route 0.048ns (36.364%))
  Logic Levels:           0  
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.110ns (routing 0.410ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.133ns, distribution 0.999ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.110     1.261    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y145         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.345 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.048     1.393    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[34]
    SLICE_X9Y145         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.132     2.647    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y145         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.086ns (59.310%)  route 0.059ns (40.690%))
  Logic Levels:           0  
  Clock Path Skew:        1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.114ns (routing 0.410ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.133ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.114     1.265    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y163         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.351 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/Q
                         net (fo=1, routed)           0.059     1.410    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[54]
    SLICE_X3Y163         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.129     2.644    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y163         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.083ns (53.548%)  route 0.072ns (46.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.104ns (routing 0.410ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.133ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.104     1.255    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.338 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.072     1.410    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y151         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.129     2.644    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y151         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.545%)  route 0.070ns (45.455%))
  Logic Levels:           0  
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.108ns (routing 0.410ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.133ns, distribution 0.999ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.108     1.259    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.343 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.070     1.413    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X6Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.132     2.647    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.084ns (51.220%)  route 0.080ns (48.780%))
  Logic Levels:           0  
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.099ns (routing 0.410ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.133ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.099     1.250    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y162         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.334 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[173]/Q
                         net (fo=1, routed)           0.080     1.414    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[173]
    SLICE_X1Y160         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.130     2.645    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y160         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[173]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.083ns (55.333%)  route 0.067ns (44.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.114ns (routing 0.410ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.133ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.114     1.265    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y141         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.348 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]/Q
                         net (fo=1, routed)           0.067     1.415    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[49]
    SLICE_X7Y141         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.131     2.646    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y141         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.084ns (58.077%)  route 0.061ns (41.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.124ns (routing 0.410ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.133ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.124     1.275    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y141         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.359 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.061     1.420    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.135     2.650    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.106ns (routing 0.410ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.133ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.106     1.257    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y144         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.341 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.082     1.423    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X6Y144         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.130     2.645    main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y144         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.082ns (50.000%)  route 0.082ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.109ns (routing 0.410ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.133ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.109     1.260    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y147         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.342 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.082     1.424    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X7Y147         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.127     2.642    main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y147         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.083ns (49.112%)  route 0.086ns (50.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.104ns (routing 0.410ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.133ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.104     1.255    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y146         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.338 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.086     1.424    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y146         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.127     2.642    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y146         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_dma_250M_main_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.115ns (21.336%)  route 0.424ns (78.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.429ns (routing 0.246ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.231ns, distribution 1.322ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.429     4.004    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y88         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.119 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.424     4.543    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y97         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.553     4.691    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y97         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.466ns  (logic 0.115ns (24.678%)  route 0.351ns (75.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.436ns (routing 0.246ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.231ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.436     4.011    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X26Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.126 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.351     4.477    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X26Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.541     4.679    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X26Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      1.423ns (routing 0.246ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.231ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.423     3.998    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.113 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.329     4.442    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.837     2.053    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.792 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.099    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.138 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.559     4.697    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.123%)  route 0.087ns (50.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      0.751ns (routing 0.126ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.133ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.751     2.766    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.850 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.087     2.937    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.009     2.524    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.086ns (43.216%)  route 0.113ns (56.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      0.752ns (routing 0.126ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.133ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.752     2.767    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X26Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.853 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.113     2.966    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X26Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       0.997     2.512    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X26Y86         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.086ns (39.631%)  route 0.131ns (60.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.596ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.535ns
    Phase Error              (PE):    0.326ns
  Clock Net Delay (Source):      0.752ns (routing 0.126ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.133ns, distribution 0.872ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.752     2.767    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_clk
    SLICE_X27Y88         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.853 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.131     2.984    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/p_0_in[0]
    SLICE_X27Y97         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.177     1.364    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.285 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.489    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.515 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.005     2.520    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/dest_clk
    SLICE_X27Y97         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0/inst/xsingle/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.254ns  (logic 0.187ns (8.295%)  route 2.067ns (91.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.912ns (routing 0.689ns, distribution 1.223ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.745     1.745    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y131        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.187     1.932 r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.322     2.254    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y131        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.912     2.128    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y131        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.053ns (6.139%)  route 0.810ns (93.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.255ns (routing 0.445ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.704     0.704    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y131        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.053     0.757 r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.106     0.863    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y131        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.255     1.442    main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y131        FDRE                                         r  main_i/proc_sys_reset_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_dma_250M_main_clk_wiz_1_0
  To Clock:  clk_pl_0

Max Delay            19 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.720ns  (logic 0.114ns (15.836%)  route 0.606ns (84.164%))
  Logic Levels:           0  
  Clock Path Skew:        -2.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.928ns (routing 0.246ns, distribution 1.682ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.689ns, distribution 1.148ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.928     4.502    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y143         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.616 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.606     5.222    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.837     2.053    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.113ns (17.115%)  route 0.547ns (82.885%))
  Logic Levels:           0  
  Clock Path Skew:        -2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.909ns (routing 0.246ns, distribution 1.663ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.689ns, distribution 1.136ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.909     4.483    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.596 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.547     5.143    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X3Y150         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.825     2.041    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X3Y150         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.114ns (17.117%)  route 0.552ns (82.883%))
  Logic Levels:           0  
  Clock Path Skew:        -2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.899ns (routing 0.246ns, distribution 1.653ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.689ns, distribution 1.138ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.899     4.473    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.587 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.552     5.139    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.827     2.043    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X3Y157         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.113ns (17.801%)  route 0.522ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        -2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.927ns (routing 0.246ns, distribution 1.681ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.689ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.927     4.501    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y148         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.614 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.522     5.136    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X6Y137         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.862     2.078    main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X6Y137         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.114ns (18.523%)  route 0.501ns (81.477%))
  Logic Levels:           0  
  Clock Path Skew:        -2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.924ns (routing 0.246ns, distribution 1.678ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.689ns, distribution 1.142ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.924     4.498    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y143         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.612 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.501     5.114    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.831     2.047    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.562ns  (logic 0.114ns (20.287%)  route 0.448ns (79.713%))
  Logic Levels:           0  
  Clock Path Skew:        -2.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.932ns (routing 0.246ns, distribution 1.686ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.689ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.932     4.506    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y137         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.620 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.448     5.068    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y136         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.866     2.082    main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y136         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.114ns (21.150%)  route 0.425ns (78.850%))
  Logic Levels:           0  
  Clock Path Skew:        -2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.912ns (routing 0.246ns, distribution 1.666ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.689ns, distribution 1.146ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.912     4.486    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.600 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.425     5.025    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y168         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.835     2.051    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y168         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.113ns (21.043%)  route 0.424ns (78.957%))
  Logic Levels:           0  
  Clock Path Skew:        -2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    4.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.905ns (routing 0.246ns, distribution 1.659ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.689ns, distribution 1.153ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.905     4.479    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y146         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.592 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.424     5.016    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X4Y146         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.842     2.058    main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X4Y146         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.519ns  (logic 0.114ns (21.960%)  route 0.405ns (78.040%))
  Logic Levels:           0  
  Clock Path Skew:        -2.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.920ns (routing 0.246ns, distribution 1.674ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.689ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.920     4.494    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y137         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.608 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.405     5.013    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X2Y136         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.866     2.082    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X2Y136         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.513ns  (logic 0.116ns (22.612%)  route 0.397ns (77.388%))
  Logic Levels:           0  
  Clock Path Skew:        -2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.908ns (routing 0.246ns, distribution 1.662ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.689ns, distribution 1.156ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.018     2.285    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.182 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.530    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.574 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.908     4.482    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y162         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.598 r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.397     4.995    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X2Y168         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.845     2.061    main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X2Y168         FDRE                                         r  main_i/master_smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.782%)  route 0.065ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        -1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.029ns (routing 0.126ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.445ns, distribution 0.768ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.029     3.029    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.111 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[125]/Q
                         net (fo=1, routed)           0.065     3.176    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[125]
    SLICE_X2Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.213     1.400    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[125]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.629%)  route 0.067ns (44.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.029ns (routing 0.126ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.445ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.029     3.029    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.113 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.067     3.180    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X6Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.210     1.397    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.000%)  route 0.066ns (44.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.036ns (routing 0.126ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.445ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.036     3.036    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y145         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.120 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.066     3.186    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[32]
    SLICE_X5Y145         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.218     1.405    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X5Y145         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.082ns (51.899%)  route 0.076ns (48.101%))
  Logic Levels:           0  
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.029ns (routing 0.126ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.445ns, distribution 0.759ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.029     3.029    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.111 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.076     3.187    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.204     1.391    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        -1.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.019ns (routing 0.126ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.445ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.019     3.019    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X11Y156        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.103 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.085     3.188    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X11Y156        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.234     1.421    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X11Y156        FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.629%)  route 0.067ns (44.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.037ns (routing 0.126ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.445ns, distribution 0.746ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.037     3.037    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y151         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.121 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.067     3.188    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X3Y151         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.191     1.378    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y151         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.083ns (55.333%)  route 0.067ns (44.667%))
  Logic Levels:           0  
  Clock Path Skew:        -1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.039ns (routing 0.126ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.445ns, distribution 0.768ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.039     3.039    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.122 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.067     3.189    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X2Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.213     1.400    main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y154         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.082ns (50.000%)  route 0.082ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.026ns (routing 0.126ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.445ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.026     3.026    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.108 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.082     3.190    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[23]
    SLICE_X7Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.211     1.398    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y152         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.085ns (55.195%)  route 0.069ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.036ns (routing 0.126ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.445ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.036     3.036    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     3.121 r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.069     3.190    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X6Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.211     1.398    main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y142         FDRE                                         r  main_i/master_smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_dma_250M_main_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.082ns (50.000%)  route 0.082ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.028ns (routing 0.126ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.445ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dma_250M_main_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.081     1.232    main_i/clk_wiz_dma/inst/lopt
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.798 r  main_i/clk_wiz_dma/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.977    main_i/clk_wiz_dma/inst/clk_dma_250M_main_clk_wiz_1_0
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.000 r  main_i/clk_wiz_dma/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12317, routed)       1.028     3.028    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y153         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.110 r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.082     3.192    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X4Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.205     1.392    main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X4Y153         FDRE                                         r  main_i/master_smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.490ns (35.225%)  route 2.740ns (64.775%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.689ns, distribution 1.217ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.160     4.063    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X16Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     4.199 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     4.214    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X16Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.408 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         0.857     5.265    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X19Y146        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221     5.486 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_35/O
                         net (fo=5, routed)           0.370     5.857    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_35_n_0
    SLICE_X16Y143        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     6.080 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_6/O
                         net (fo=4, routed)           0.269     6.348    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_6_n_0
    SLICE_X16Y144        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.225     6.573 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_1/O
                         net (fo=1, routed)           0.067     6.640    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[14]
    SLICE_X16Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.906     2.122    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.219ns  (logic 1.531ns (36.287%)  route 2.688ns (63.713%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.689ns, distribution 1.226ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.160     4.063    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X16Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     4.199 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     4.214    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X16Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.446 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.476    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X16Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.554 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         0.884     5.439    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X20Y145        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     5.664 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_20/O
                         net (fo=2, routed)           0.200     5.863    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_20_n_0
    SLICE_X20Y144        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     6.012 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_5/O
                         net (fo=4, routed)           0.301     6.314    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][11]_i_5_n_0
    SLICE_X18Y144        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.220     6.534 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][0]_i_1/O
                         net (fo=1, routed)           0.096     6.630    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[0]
    SLICE_X18Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.915     2.131    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.668ns (39.325%)  route 2.574ns (60.675%))
  Logic Levels:           9  (CARRY8=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.101ns (routing 0.754ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.689ns, distribution 1.220ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.101     2.368    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X9Y160         FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.483 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][24]/Q
                         net (fo=24, routed)          0.513     2.995    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[24]
    SLICE_X12Y158        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.149 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_7/O
                         net (fo=2, routed)           0.164     3.313    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_7_n_0
    SLICE_X12Y157        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.462 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_13/O
                         net (fo=1, routed)           0.029     3.491    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_13_n_0
    SLICE_X12Y157        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     3.777 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_2/O[5]
                         net (fo=3, routed)           0.186     3.963    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_2_n_10
    SLICE_X11Y157        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     4.190 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_28/O
                         net (fo=1, routed)           0.015     4.205    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][14]_i_28_n_0
    SLICE_X11Y157        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     4.377 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_16/CO[7]
                         net (fo=1, routed)           0.030     4.407    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_16_n_0
    SLICE_X11Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     4.466 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_3/CO[1]
                         net (fo=8, routed)           0.602     5.068    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][14]_i_3_n_6
    SLICE_X12Y149        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     5.294 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][2]_i_2/O
                         net (fo=6, routed)           0.494     5.788    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][2]_i_2_n_0
    SLICE_X15Y147        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.091     5.879 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][9]_i_3/O
                         net (fo=4, routed)           0.161     6.040    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][9]_i_3_n_0
    SLICE_X15Y148        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.189     6.229 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][3]_i_1/O
                         net (fo=1, routed)           0.380     6.609    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][3]_i_1_n_0
    SLICE_X15Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.909     2.125    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][3]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.489ns (35.614%)  route 2.692ns (64.386%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.689ns, distribution 1.217ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.160     4.063    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X16Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     4.199 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     4.214    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X16Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.408 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/O[7]
                         net (fo=118, routed)         0.857     5.265    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_8
    SLICE_X19Y146        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221     5.486 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_35/O
                         net (fo=5, routed)           0.370     5.857    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_35_n_0
    SLICE_X16Y143        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     6.080 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_6/O
                         net (fo=4, routed)           0.221     6.300    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_6_n_0
    SLICE_X16Y144        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.524 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][11]_i_1/O
                         net (fo=1, routed)           0.067     6.591    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[11]
    SLICE_X16Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.906     2.122    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][11]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 1.414ns (33.860%)  route 2.762ns (66.140%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.689ns, distribution 1.206ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.254     4.157    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.213 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29/O
                         net (fo=1, routed)           0.015     4.228    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29_n_0
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.422 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8/O[7]
                         net (fo=38, routed)          1.064     5.486    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8_n_8
    SLICE_X13Y145        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228     5.714 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_15/O
                         net (fo=1, routed)           0.166     5.880    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_15_n_0
    SLICE_X13Y145        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     6.100 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_4/O
                         net (fo=4, routed)           0.194     6.295    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_4_n_0
    SLICE_X14Y146        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.225     6.520 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_1/O
                         net (fo=1, routed)           0.067     6.587    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_21_in[15]
    SLICE_X14Y146        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.895     2.111    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y146        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.133ns (27.233%)  route 3.027ns (72.767%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.689ns, distribution 1.202ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.254     4.157    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.213 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29/O
                         net (fo=1, routed)           0.015     4.228    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29_n_0
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.422 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8/O[7]
                         net (fo=38, routed)          1.051     5.473    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8_n_8
    SLICE_X13Y147        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056     5.529 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_10/O
                         net (fo=5, routed)           0.312     5.841    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_10_n_0
    SLICE_X13Y147        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     6.027 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_5/O
                         net (fo=3, routed)           0.325     6.352    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_5_n_0
    SLICE_X14Y145        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.150     6.502 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][11]_i_1/O
                         net (fo=1, routed)           0.069     6.571    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_21_in[11]
    SLICE_X14Y145        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y145        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][11]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 1.177ns (28.317%)  route 2.980ns (71.683%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.689ns, distribution 1.206ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.254     4.157    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.213 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29/O
                         net (fo=1, routed)           0.015     4.228    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29_n_0
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.422 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8/O[7]
                         net (fo=38, routed)          1.051     5.473    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8_n_8
    SLICE_X13Y147        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056     5.529 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_10/O
                         net (fo=5, routed)           0.336     5.865    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_10_n_0
    SLICE_X13Y147        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     6.093 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[44][15]_i_3/O
                         net (fo=2, routed)           0.255     6.348    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[44][15]_i_3_n_0
    SLICE_X14Y146        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.152     6.500 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[44][15]_i_1/O
                         net (fo=1, routed)           0.067     6.567    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_20_in[15]
    SLICE_X14Y146        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.895     2.111    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y146        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][15]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.156ns  (logic 1.135ns (27.307%)  route 3.021ns (72.693%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.689ns, distribution 1.202ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.254     4.157    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.213 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29/O
                         net (fo=1, routed)           0.015     4.228    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29_n_0
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.422 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8/O[7]
                         net (fo=38, routed)          1.051     5.473    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8_n_8
    SLICE_X13Y147        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056     5.529 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_10/O
                         net (fo=5, routed)           0.312     5.841    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_10_n_0
    SLICE_X13Y147        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.186     6.027 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_5/O
                         net (fo=3, routed)           0.321     6.348    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_5_n_0
    SLICE_X14Y145        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.152     6.500 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][7]_i_1/O
                         net (fo=1, routed)           0.067     6.567    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_21_in[7]
    SLICE_X14Y145        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.891     2.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y145        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][7]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.441ns (34.878%)  route 2.691ns (65.122%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.689ns, distribution 1.226ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.160     4.063    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X16Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.136     4.199 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27/O
                         net (fo=1, routed)           0.015     4.214    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_27_n_0
    SLICE_X16Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.446 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5/CO[7]
                         net (fo=1, routed)           0.030     4.476    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_5_n_0
    SLICE_X16Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.554 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37/O[0]
                         net (fo=118, routed)         0.953     5.507    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_37_n_15
    SLICE_X19Y145        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     5.563 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_11/O
                         net (fo=2, routed)           0.181     5.745    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_11_n_0
    SLICE_X19Y145        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     5.968 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_4/O
                         net (fo=4, routed)           0.268     6.236    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_4_n_0
    SLICE_X18Y144        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     6.461 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][12]_i_1/O
                         net (fo=1, routed)           0.081     6.542    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[12]
    SLICE_X18Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.915     2.131    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y144        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 1.376ns (33.381%)  route 2.746ns (66.619%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.754ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.689ns, distribution 1.206ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.144     2.411    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y160        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.526 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=87, routed)          0.675     3.200    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][11]_0[8]
    SLICE_X15Y148        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     3.425 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5/O
                         net (fo=12, routed)          0.327     3.752    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][5]_i_5_n_0
    SLICE_X14Y145        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.903 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21/O
                         net (fo=4, routed)           0.254     4.157    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_21_n_0
    SLICE_X15Y145        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.213 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29/O
                         net (fo=1, routed)           0.015     4.228    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_29_n_0
    SLICE_X15Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     4.422 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8/O[7]
                         net (fo=38, routed)          1.064     5.486    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][15]_i_8_n_8
    SLICE_X13Y145        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228     5.714 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_15/O
                         net (fo=1, routed)           0.166     5.880    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_15_n_0
    SLICE_X13Y145        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     6.100 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_4/O
                         net (fo=4, routed)           0.176     6.277    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_4_n_0
    SLICE_X14Y146        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     6.464 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[44][11]_i_1/O
                         net (fo=1, routed)           0.069     6.533    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_20_in[11]
    SLICE_X14Y146        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.895     2.111    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y146        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.085ns (54.743%)  route 0.070ns (45.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.410ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.445ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.151     1.302    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X19Y151        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y151        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     1.387 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][4]/Q
                         net (fo=8, routed)           0.070     1.457    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][5]_0[4]
    SLICE_X18Y150        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.252     1.439    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y150        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][9]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.103ns (64.613%)  route 0.056ns (35.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.410ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.445ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.151     1.302    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X18Y152        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y152        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.384 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][2]/Q
                         net (fo=9, routed)           0.036     1.420    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][5]_0[2]
    SLICE_X18Y153        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.021     1.441 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][3]_i_1/O
                         net (fo=1, routed)           0.020     1.461    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][3]_i_1_n_0
    SLICE_X18Y153        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.262     1.449    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X18Y153        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][3]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.083ns (49.815%)  route 0.084ns (50.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.145ns (routing 0.410ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.445ns, distribution 0.815ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.145     1.296    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y153        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y153        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.379 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/Q
                         net (fo=9, routed)           0.084     1.462    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][5]_0[2]
    SLICE_X19Y153        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.260     1.447    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X19Y153        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.107ns (63.732%)  route 0.061ns (36.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.410ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.445ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.151     1.302    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X19Y153        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y153        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][0]/Q
                         net (fo=10, routed)          0.054     1.439    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][5]_0[0]
    SLICE_X19Y152        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.023     1.462 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][2]_i_1/O
                         net (fo=1, routed)           0.007     1.469    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][2]_i_1_n_0
    SLICE_X19Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.255     1.442    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X19Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][2]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.107ns (60.345%)  route 0.070ns (39.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.145ns (routing 0.410ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.445ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.145     1.296    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y153        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y153        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.379 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][3]/Q
                         net (fo=9, routed)           0.063     1.442    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][5]_0[3]
    SLICE_X20Y152        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.024     1.466 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][2]_i_1/O
                         net (fo=1, routed)           0.007     1.473    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][2]_i_1_n_0
    SLICE_X20Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.250     1.437    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X20Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][2]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (48.067%)  route 0.090ns (51.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.410ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.445ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.151     1.302    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X19Y151        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y151        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.385 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/Q
                         net (fo=9, routed)           0.090     1.474    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][5]_0[2]
    SLICE_X19Y151        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.254     1.441    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X19Y151        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.993%)  route 0.099ns (54.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.145ns (routing 0.410ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.445ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.145     1.296    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y153        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y153        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.380 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][6]/Q
                         net (fo=6, routed)           0.099     1.478    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][5]_0[6]
    SLICE_X20Y149        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.250     1.437    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X20Y149        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][11]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.105ns (57.689%)  route 0.077ns (42.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.146ns (routing 0.410ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.445ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.146     1.297    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X16Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y152        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.381 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][0]/Q
                         net (fo=18, routed)          0.058     1.439    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][11]_0[0]
    SLICE_X16Y150        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     1.460 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][10]_i_1/O
                         net (fo=1, routed)           0.019     1.479    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][10]_i_1_n_0
    SLICE_X16Y150        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.239     1.426    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y150        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][10]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.084ns (45.585%)  route 0.100ns (54.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.145ns (routing 0.410ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.445ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.145     1.296    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y153        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y153        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.380 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][3]/Q
                         net (fo=9, routed)           0.100     1.480    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][5]_0[3]
    SLICE_X20Y150        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.249     1.436    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X20Y150        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][8]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.105ns (58.163%)  route 0.076ns (41.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.410ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.445ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.151     1.302    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X18Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y152        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.386 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][5]/Q
                         net (fo=8, routed)           0.057     1.442    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][5]_0[5]
    SLICE_X19Y152        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.463 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][4]_i_1/O
                         net (fo=1, routed)           0.019     1.482    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][4]_i_1_n_0
    SLICE_X19Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.255     1.442    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X19Y152        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.897ns  (logic 0.339ns (37.789%)  route 0.558ns (62.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.671ns (routing 0.246ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.689ns, distribution 1.218ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.671     4.246    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X13Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.360 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.128     4.488    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X13Y127        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     4.713 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.430     5.143    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X12Y131        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.907     2.123    main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X12Y131        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.603ns  (logic 0.118ns (19.569%)  route 0.485ns (80.431%))
  Logic Levels:           0  
  Clock Path Skew:        -2.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.680ns (routing 0.246ns, distribution 1.434ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.689ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.680     4.255    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     4.373 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.485     4.858    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.864     2.080    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.454ns  (logic 0.113ns (24.865%)  route 0.341ns (75.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.687ns (routing 0.246ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.689ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.687     4.262    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.375 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.341     4.716    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.877     2.093    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.440ns  (logic 0.113ns (25.682%)  route 0.327ns (74.318%))
  Logic Levels:           0  
  Clock Path Skew:        -2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.689ns, distribution 1.198ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.336 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.327     4.663    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.887     2.103    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.344ns  (logic 0.113ns (32.805%)  route 0.231ns (67.195%))
  Logic Levels:           0  
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.697ns (routing 0.246ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.689ns, distribution 1.169ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.697     4.272    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.385 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.231     4.616    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.858     2.074    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.329ns  (logic 0.116ns (35.258%)  route 0.213ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    4.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.652ns (routing 0.246ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.689ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.652     4.227    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y129         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.343 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.213     4.556    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y129         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.867     2.083    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y129         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.083ns (58.865%)  route 0.058ns (41.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.880ns (routing 0.126ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.445ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.880     2.895    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y129         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.978 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.058     3.036    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X6Y129         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.223     1.410    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X6Y129         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.084ns (56.323%)  route 0.065ns (43.677%))
  Logic Levels:           0  
  Clock Path Skew:        -1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.895ns (routing 0.126ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.445ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.895     2.910    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.994 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.065     3.059    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.218     1.405    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.304%)  route 0.099ns (54.696%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.445ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.974 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.099     3.073    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.239     1.426    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.086ns (48.315%)  route 0.092ns (51.685%))
  Logic Levels:           0  
  Clock Path Skew:        -1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.895ns (routing 0.126ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.445ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.895     2.910    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     2.996 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.092     3.088    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[9]
    SLICE_X2Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.229     1.416    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[9]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.084ns (43.718%)  route 0.108ns (56.282%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.890ns (routing 0.126ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.445ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.890     2.905    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.989 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.108     3.097    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.229     1.416    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X9Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.083ns (36.889%)  route 0.142ns (63.111%))
  Logic Levels:           0  
  Clock Path Skew:        -1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.859ns (routing 0.126ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.445ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.859     2.874    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.957 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.142     3.099    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X7Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.228     1.415    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.085ns (37.281%)  route 0.143ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        -1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.859ns (routing 0.126ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.445ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.859     2.874    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     2.959 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.143     3.102    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X7Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.228     1.415    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y134         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.083ns (41.919%)  route 0.115ns (58.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.895ns (routing 0.126ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.445ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.895     2.910    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X2Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.993 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.115     3.108    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[8]
    SLICE_X2Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.229     1.416    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X2Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[8]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.083ns (34.298%)  route 0.159ns (65.702%))
  Logic Levels:           0  
  Clock Path Skew:        -1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.859ns (routing 0.126ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.445ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.859     2.874    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.957 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.159     3.116    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X7Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.228     1.415    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.904%)  route 0.125ns (60.096%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.527ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.893ns (routing 0.126ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.445ns, distribution 0.798ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.893     2.908    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y126         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.991 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.125     3.116    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X8Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.243     1.430    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.142ns  (logic 0.081ns (3.781%)  route 2.061ns (96.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.457ns (routing 0.231ns, distribution 1.226ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.789     1.789    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y131        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     1.870 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.272     2.142    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y131        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.457     4.603    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y131        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.037ns (4.398%)  route 0.804ns (95.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.723     0.723    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y131        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.760 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.081     0.841    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y131        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.940     2.462    main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y131        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 0.336ns (17.292%)  route 1.607ns (82.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.130ns (routing 0.754ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.231ns, distribution 1.232ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.130     2.397    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X13Y138        FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.513 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.724     3.237    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X7Y149         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     3.457 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.883     4.340    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X11Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.463     4.609    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X11Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.836ns  (logic 0.336ns (18.303%)  route 1.500ns (81.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.130ns (routing 0.754ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.231ns, distribution 1.236ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.130     2.397    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X13Y138        FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.513 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.724     3.237    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X7Y149         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     3.457 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.776     4.233    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X14Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.467     4.613    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X14Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.114ns (23.587%)  route 0.369ns (76.413%))
  Logic Levels:           0  
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.123ns (routing 0.754ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.231ns, distribution 1.260ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.123     2.390    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y135         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.504 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.369     2.873    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.491     4.637    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.418ns  (logic 0.114ns (27.300%)  route 0.304ns (72.700%))
  Logic Levels:           0  
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.113ns (routing 0.754ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.231ns, distribution 1.259ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.113     2.380    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.494 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.304     2.797    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.490     4.636    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.415ns  (logic 0.114ns (27.461%)  route 0.301ns (72.539%))
  Logic Levels:           0  
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.074ns (routing 0.754ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.231ns, distribution 1.259ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.074     2.341    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.455 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.301     2.756    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.490     4.636    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.420ns  (logic 0.118ns (28.095%)  route 0.302ns (71.905%))
  Logic Levels:           0  
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.061ns (routing 0.754ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.231ns, distribution 1.253ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.061     2.328    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.446 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.302     2.748    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.484     4.630    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.336ns  (logic 0.113ns (33.631%)  route 0.223ns (66.369%))
  Logic Levels:           0  
  Clock Path Skew:        2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.118ns (routing 0.754ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.231ns, distribution 1.259ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.118     2.385    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     2.498 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.223     2.721    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.490     4.636    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.629%)  route 0.067ns (44.371%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.108ns (routing 0.410ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.133ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.108     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.343 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[218]/Q
                         net (fo=1, routed)           0.067     1.410    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[218]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.965     2.487    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[218]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.085ns (50.595%)  route 0.083ns (49.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.108ns (routing 0.410ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.133ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.108     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.344 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[219]/Q
                         net (fo=1, routed)           0.083     1.427    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[219]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.965     2.487    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[219]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.108ns (routing 0.410ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.133ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.108     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     1.344 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.084     1.428    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.965     2.487    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.083ns (57.639%)  route 0.061ns (42.361%))
  Logic Levels:           0  
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.134ns (routing 0.410ns, distribution 0.724ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.133ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.134     1.285    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y133         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.368 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.061     1.429    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X9Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.965     2.487    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X9Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.108ns (routing 0.410ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.133ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.108     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.343 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[270]/Q
                         net (fo=1, routed)           0.090     1.433    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[270]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.965     2.487    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[270]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.083ns (46.893%)  route 0.094ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.108ns (routing 0.410ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.133ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.108     1.259    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.342 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.094     1.436    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.965     2.487    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X3Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.118ns (routing 0.410ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.133ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.118     1.269    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.353 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[269]/Q
                         net (fo=1, routed)           0.085     1.438    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[269]
    SLICE_X8Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.965     2.487    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y130         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[269]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.084ns (46.927%)  route 0.095ns (53.073%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.111ns (routing 0.410ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.133ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.111     1.262    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y132         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.346 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.095     1.441    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.961     2.483    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.083ns (49.112%)  route 0.086ns (50.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.125ns (routing 0.410ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.133ns, distribution 0.829ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.125     1.276    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y129         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.359 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.086     1.445    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[31]
    SLICE_X7Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.962     2.484    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.085ns (48.023%)  route 0.092ns (51.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.616ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.605ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.119ns (routing 0.410ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.133ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.119     1.270    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     1.355 r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[220]/Q
                         net (fo=1, routed)           0.092     1.447    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[220]
    SLICE_X7Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.956     2.478    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y131         FDRE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[220]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.116ns (10.759%)  route 0.962ns (89.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.231ns, distribution 1.260ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.962     5.301    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.491     4.637    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.116ns (10.759%)  route 0.962ns (89.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.231ns, distribution 1.260ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.962     5.301    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.491     4.637    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.116ns (10.759%)  route 0.962ns (89.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.231ns, distribution 1.260ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.962     5.301    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.491     4.637    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.116ns (11.668%)  route 0.878ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.649ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.231ns, distribution 1.272ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.878     5.217    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y125         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.503     4.649    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y125         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.116ns (11.668%)  route 0.878ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.649ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.231ns, distribution 1.272ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.878     5.217    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y125         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.503     4.649    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y125         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.116ns (11.668%)  route 0.878ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.649ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.231ns, distribution 1.272ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.878     5.217    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y125         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.503     4.649    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y125         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.116ns (11.918%)  route 0.857ns (88.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.231ns, distribution 1.267ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.857     5.196    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.498     4.644    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.116ns (11.918%)  route 0.857ns (88.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.231ns, distribution 1.267ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.857     5.196    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.498     4.644    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.116ns (11.918%)  route 0.857ns (88.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.231ns, distribution 1.267ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.857     5.196    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.498     4.644    main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.116ns (12.142%)  route 0.839ns (87.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.231ns, distribution 1.266ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.648     4.223    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.339 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.839     5.178    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.497     4.643    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.139%)  route 0.097ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.133ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.097     3.072    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y128        FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.960     2.482    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y128        FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.139%)  route 0.097ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.133ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.097     3.072    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y128        FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.960     2.482    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y128        FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.139%)  route 0.097ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.133ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.097     3.072    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y128        FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.960     2.482    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y128        FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.083ns (44.214%)  route 0.105ns (55.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.133ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.105     3.080    main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.960     2.482    main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.083ns (44.214%)  route 0.105ns (55.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.133ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.105     3.080    main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.960     2.482    main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.083ns (44.214%)  route 0.105ns (55.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.133ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.105     3.080    main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.960     2.482    main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.083ns (43.979%)  route 0.106ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.133ns, distribution 0.829ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.106     3.081    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.962     2.484    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.083ns (43.979%)  route 0.106ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.133ns, distribution 0.829ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.106     3.081    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.962     2.484    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.083ns (43.979%)  route 0.106ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.133ns, distribution 0.829ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.106     3.081    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y129         FDCE                                         f  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.962     2.484    main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y129         FDCE                                         r  main_i/master_smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.083ns (42.541%)  route 0.112ns (57.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.848ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.133ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.877     2.892    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X10Y129        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.975 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=48, routed)          0.112     3.087    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y130         FDCE                                         f  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.961     2.483    main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y130         FDCE                                         r  main_i/master_smartconnect_1/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.457ns  (logic 0.116ns (25.399%)  route 0.341ns (74.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.627ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.231ns, distribution 1.261ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.784     4.367    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.483 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.341     4.824    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X1Y126         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.492     4.638    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X1Y126         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.439ns  (logic 0.114ns (25.968%)  route 0.325ns (74.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.796ns (routing 0.627ns, distribution 1.169ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.231ns, distribution 1.253ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.796     4.379    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.493 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.325     4.818    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.484     4.630    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.446ns  (logic 0.118ns (26.457%)  route 0.328ns (73.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.761ns (routing 0.627ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.231ns, distribution 1.262ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.761     4.344    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.462 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.328     4.790    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.493     4.639    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.419ns  (logic 0.113ns (26.969%)  route 0.306ns (73.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.780ns (routing 0.627ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.231ns, distribution 1.271ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.780     4.363    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X4Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.476 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.306     4.782    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.502     4.648    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.413ns  (logic 0.116ns (28.087%)  route 0.297ns (71.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.778ns (routing 0.627ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.231ns, distribution 1.268ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.778     4.361    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.477 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.297     4.774    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.499     4.645    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.409ns  (logic 0.114ns (27.873%)  route 0.295ns (72.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.761ns (routing 0.627ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.231ns, distribution 1.261ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.761     4.344    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X0Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.458 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.295     4.753    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X1Y126         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.492     4.638    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X1Y126         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.398ns  (logic 0.114ns (28.643%)  route 0.284ns (71.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.762ns (routing 0.627ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.231ns, distribution 1.268ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.762     4.345    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y121         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.459 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=1, routed)           0.284     4.743    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X8Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.499     4.645    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X8Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.967%)  route 0.068ns (45.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.938ns (routing 0.349ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.133ns, distribution 0.830ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.938     2.957    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.040 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/Q
                         net (fo=1, routed)           0.068     3.108    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[54]
    SLICE_X7Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.963     2.485    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y120         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.082ns (51.572%)  route 0.077ns (48.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.937ns (routing 0.349ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.133ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.937     2.956    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y118         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.038 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.077     3.115    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.935     2.457    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.082ns (50.000%)  route 0.082ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.937ns (routing 0.349ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.133ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.937     2.956    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y118         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.038 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.082     3.120    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.935     2.457    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.082ns (49.398%)  route 0.084ns (50.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.938ns (routing 0.349ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.133ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.938     2.957    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.039 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.084     3.123    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[24]
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.932     2.454    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.938ns (routing 0.349ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.133ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.938     2.957    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.041 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.090     3.131    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.932     2.454    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.938ns (routing 0.349ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.133ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.938     2.957    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.041 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.090     3.131    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.932     2.454    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.083ns (47.159%)  route 0.093ns (52.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.938ns (routing 0.349ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.133ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.938     2.957    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.040 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.093     3.133    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[55]
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.932     2.454    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.083ns (46.893%)  route 0.094ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.938ns (routing 0.349ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.133ns, distribution 0.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.938     2.957    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.040 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.094     3.134    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.932     2.454    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.977%)  route 0.090ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.947ns (routing 0.349ns, distribution 0.598ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.133ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.947     2.966    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y115         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     3.049 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.090     3.139    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.935     2.457    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.084ns (47.458%)  route 0.093ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.947ns (routing 0.349ns, distribution 0.598ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.133ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.947     2.966    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y115         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.050 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.093     3.143    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.935     2.457    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y116         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.297ns  (logic 0.091ns (3.961%)  route 2.206ns (96.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.568ns (routing 0.580ns, distribution 0.988ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           1.789     1.789    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y131        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     1.880 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.417     2.297    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y131        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.568     4.720    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y131        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.023ns (2.631%)  route 0.851ns (97.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.041ns (routing 0.375ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  main_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=4, routed)           0.723     0.723    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y131        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.023     0.746 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.128     0.874    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y131        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.041     2.567    main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y131        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 0.336ns (17.325%)  route 1.603ns (82.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      2.130ns (routing 0.754ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.580ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        2.130     2.397    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X13Y138        FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.513 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.724     3.237    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X7Y149         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     3.457 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.880     4.337    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X11Y128        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.577     4.729    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk2
    SLICE_X11Y128        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.178%)  route 0.653ns (77.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.149ns (routing 0.410ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.375ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.149     1.300    main_i/proc_sys_reset_100M/U0/slowest_sync_clk
    SLICE_X13Y138        FDRE                                         r  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.383 f  main_i/proc_sys_reset_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.317     1.699    main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X7Y149         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.103     1.802 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=4, routed)           0.336     2.138    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X11Y128        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.051     2.577    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk2
    SLICE_X11Y128        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             8 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.339ns (43.841%)  route 0.434ns (56.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.671ns (routing 0.246ns, distribution 1.425ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.580ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.671     4.246    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/aclk1
    SLICE_X13Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.360 f  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.128     4.488    main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X13Y127        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     4.713 r  main_i/master_smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=3, routed)           0.306     5.019    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X12Y128        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.582     4.734    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk2
    SLICE_X12Y128        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.559ns  (logic 0.114ns (20.409%)  route 0.445ns (79.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.693ns (routing 0.246ns, distribution 1.447ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.580ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.693     4.268    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X8Y128         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.382 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.445     4.826    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X7Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.597     4.749    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X7Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.114ns (21.308%)  route 0.421ns (78.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.744ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.694ns (routing 0.246ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.580ns, distribution 1.012ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.694     4.269    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X9Y126         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.383 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.421     4.804    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X7Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.592     4.744    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X7Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.519ns  (logic 0.114ns (21.982%)  route 0.405ns (78.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.690ns (routing 0.246ns, distribution 1.444ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.580ns, distribution 1.020ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.690     4.265    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.379 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.405     4.783    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.600     4.752    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.446ns  (logic 0.118ns (26.457%)  route 0.328ns (73.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.651ns (routing 0.246ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.580ns, distribution 1.024ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.651     4.226    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.344 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.328     4.672    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.604     4.756    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y124         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.415ns  (logic 0.114ns (27.461%)  route 0.301ns (72.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.668ns (routing 0.246ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.580ns, distribution 1.020ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.668     4.243    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X4Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.357 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.301     4.658    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X4Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.600     4.752    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X4Y123         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.418ns  (logic 0.114ns (27.273%)  route 0.304ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.653ns (routing 0.246ns, distribution 1.407ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.580ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.653     4.228    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X1Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.342 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.304     4.646    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X1Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.594     4.746    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X1Y127         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.113ns (32.659%)  route 0.233ns (67.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.681ns (routing 0.246ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.580ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.681     4.256    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.369 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.233     4.602    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.590     4.742    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.086ns (53.750%)  route 0.074ns (46.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.854ns (routing 0.126ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.375ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.854     2.869    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y118         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     2.955 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.074     3.029    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X7Y118         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.022     2.548    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X7Y118         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.854ns (routing 0.126ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.375ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.854     2.869    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     2.954 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.081     3.035    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[46]
    SLICE_X6Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.027     2.553    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.084ns (49.412%)  route 0.086ns (50.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.126ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.375ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.855     2.870    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     2.954 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.086     3.040    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[23]
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.026     2.552    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.123%)  route 0.087ns (50.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.126ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.375ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.855     2.870    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.954 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.087     3.041    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[27]
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.026     2.552    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.126ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.375ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.855     2.870    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     2.954 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.090     3.044    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.026     2.552    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.085ns (48.295%)  route 0.091ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.854ns (routing 0.126ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.375ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.854     2.869    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.954 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.091     3.045    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X6Y115         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.032     2.558    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y115         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.086ns (48.315%)  route 0.092ns (51.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.854ns (routing 0.126ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.375ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.854     2.869    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.955 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.092     3.047    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[25]
    SLICE_X6Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.027     2.553    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X6Y119         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.085ns (48.571%)  route 0.090ns (51.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.126ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.375ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.858     2.873    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y113         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.958 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]/Q
                         net (fo=1, routed)           0.090     3.048    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[54]
    SLICE_X8Y112         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.019     2.545    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X8Y112         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.782%)  route 0.065ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.888ns (routing 0.126ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.375ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.888     2.903    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.985 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.065     3.050    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.058     2.584    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X8Y125         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.082ns (44.565%)  route 0.102ns (55.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.126ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.375ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.855     2.870    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.952 r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.102     3.054    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[22]
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.026     2.552    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X1Y114         FDRE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.113ns (13.309%)  route 0.736ns (86.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.580ns, distribution 1.033ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.736     5.197    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y123         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.613     4.765    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y123         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.113ns (13.309%)  route 0.736ns (86.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.580ns, distribution 1.033ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.736     5.197    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y123         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.613     4.765    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y123         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.113ns (13.309%)  route 0.736ns (86.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.580ns, distribution 1.033ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.736     5.197    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y123         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.613     4.765    main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y123         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.113ns (13.356%)  route 0.733ns (86.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.580ns, distribution 1.033ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.733     5.194    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y123         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.613     4.765    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y123         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.113ns (13.356%)  route 0.733ns (86.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.580ns, distribution 1.033ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.733     5.194    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y123         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.613     4.765    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y123         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.113ns (13.356%)  route 0.733ns (86.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.580ns, distribution 1.033ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.733     5.194    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y123         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.613     4.765    main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y123         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.113ns (16.693%)  route 0.564ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.580ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.564     5.025    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.597     4.749    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.113ns (16.693%)  route 0.564ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.580ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.564     5.025    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.597     4.749    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.113ns (16.693%)  route 0.564ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.580ns, distribution 1.017ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.564     5.025    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.597     4.749    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.113ns (16.889%)  route 0.556ns (83.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.627ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.580ns, distribution 1.033ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.765     4.348    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.461 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.556     5.017    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y122         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.613     4.765    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y122         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.084ns (31.124%)  route 0.186ns (68.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.375ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.186     3.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y124        FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.058     2.584    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y124        FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.084ns (31.124%)  route 0.186ns (68.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.375ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.186     3.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y124        FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.058     2.584    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y124        FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.084ns (31.124%)  route 0.186ns (68.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.375ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.186     3.258    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y124        FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.058     2.584    main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y124        FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.084ns (27.479%)  route 0.222ns (72.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.375ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.222     3.294    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y122         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.075     2.601    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y122         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.084ns (27.479%)  route 0.222ns (72.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.375ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.222     3.294    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y122         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.075     2.601    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y122         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.084ns (27.479%)  route 0.222ns (72.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.375ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.222     3.294    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y122         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.075     2.601    main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y122         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.084ns (27.436%)  route 0.222ns (72.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.375ns, distribution 0.691ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.222     3.295    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.066     2.592    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.084ns (27.436%)  route 0.222ns (72.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.375ns, distribution 0.691ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.222     3.295    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.066     2.592    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.084ns (27.436%)  route 0.222ns (72.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.375ns, distribution 0.691ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.222     3.295    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y124         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.066     2.592    main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y124         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.084ns (26.950%)  route 0.228ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.349ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.375ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.970     2.989    main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/aclk2
    SLICE_X11Y126        FDRE                                         r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.073 r  main_i/master_smartconnect_1/inst/clk_map/psr_aclk2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.228     3.300    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y122         FDCE                                         f  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.079     2.605    main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y122         FDCE                                         r  main_i/master_smartconnect_1/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhd_main_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.553ns  (logic 3.314ns (72.789%)  route 1.239ns (27.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.607ns (routing 0.246ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.607     4.182    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y119        FDSE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.297 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/Q
                         net (fo=1, routed)           1.239     5.536    RHD_CS_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.199     8.735 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     8.735    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.377ns  (logic 3.313ns (75.689%)  route 1.064ns (24.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.608ns (routing 0.246ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.608     4.183    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.296 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/Q
                         net (fo=1, routed)           1.064     5.360    RHD_SCLK_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.200     8.559 r  RHD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.559    RHD_SCLK
    F10                                                               r  RHD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.200ns  (logic 3.309ns (78.796%)  route 0.890ns (21.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.649ns (routing 0.246ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.531    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.575 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.649     4.224    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.340 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=2, routed)           0.890     5.230    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     8.423 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     8.423    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.804ns (83.244%)  route 0.363ns (16.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.873ns (routing 0.126ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.873     2.888    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y120        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.971 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MOSI_reg/Q
                         net (fo=2, routed)           0.363     3.334    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.721     5.055 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.055    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.812ns (82.623%)  route 0.381ns (17.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.850ns (routing 0.126ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.850     2.865    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y119        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.949 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/SCLK_reg/Q
                         net (fo=1, routed)           0.381     3.330    RHD_SCLK_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.728     5.057 r  RHD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.057    RHD_SCLK
    F10                                                               r  RHD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.813ns (79.173%)  route 0.477ns (20.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.848ns (routing 0.126ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.992    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.015 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.848     2.863    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X12Y119        FDSE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     2.949 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/CS_b_reg/Q
                         net (fo=1, routed)           0.477     3.426    RHD_CS_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.727     5.153 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.153    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rhs_main_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.000ns  (logic 1.003ns (25.069%)  route 2.997ns (74.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.738ns (routing 0.627ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.738     4.321    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y110         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.437 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/Q
                         net (fo=1, routed)           2.997     7.434    RHS_MOSI2_OBUF
    G8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.887     8.320 r  RHS_MOSI2_OBUF_inst/O
                         net (fo=0)                   0.000     8.320    RHS_MOSI2
    G8                                                                r  RHS_MOSI2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 1.003ns (25.890%)  route 2.870ns (74.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.724ns (routing 0.627ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.724     4.307    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X8Y113         FDSE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.423 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/Q
                         net (fo=1, routed)           2.870     7.293    RHS_CS_OBUF
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.887     8.179 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000     8.179    RHS_CS
    F8                                                                r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 1.001ns (26.246%)  route 2.813ns (73.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.728ns (routing 0.627ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.728     4.311    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y119         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.426 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/Q
                         net (fo=1, routed)           2.813     7.239    RHS_SCLK_OBUF
    F7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     8.125 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.125    RHS_SCLK
    F7                                                                r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.801ns  (logic 1.000ns (26.314%)  route 2.801ns (73.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      1.738ns (routing 0.627ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        2.019     2.286    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.183 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.539    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.583 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.738     4.321    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y110         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.435 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/Q
                         net (fo=1, routed)           2.801     7.236    RHS_MOSI1_OBUF
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     8.122 r  RHS_MOSI1_OBUF_inst/O
                         net (fo=0)                   0.000     8.122    RHS_MOSI1
    E8                                                                r  RHS_MOSI1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 0.464ns (28.558%)  route 1.161ns (71.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.944ns (routing 0.349ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.944     2.963    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y119         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.049 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/SCLK_reg/Q
                         net (fo=1, routed)           1.161     4.210    RHS_SCLK_OBUF
    F7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.378     4.588 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    RHS_SCLK
    F7                                                                r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 0.462ns (28.107%)  route 1.181ns (71.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.941ns (routing 0.349ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.941     2.960    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X8Y113         FDSE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.043 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/CS_b_reg/Q
                         net (fo=1, routed)           1.181     4.224    RHS_CS_OBUF
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.379     4.602 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000     4.602    RHS_CS
    F8                                                                r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 0.461ns (27.653%)  route 1.207ns (72.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.945ns (routing 0.349ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.945     2.964    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y110         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.047 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_1_reg/Q
                         net (fo=1, routed)           1.207     4.254    RHS_MOSI1_OBUF
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.378     4.632 r  RHS_MOSI1_OBUF_inst/O
                         net (fo=0)                   0.000     4.632    RHS_MOSI1
    E8                                                                r  RHS_MOSI1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            RHS_MOSI2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 0.462ns (26.741%)  route 1.265ns (73.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Source):      0.945ns (routing 0.349ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.096     1.247    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.813 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     1.996    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.019 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         0.945     2.964    main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/s00_axi_aclk
    SLICE_X5Y110         FDRE                                         r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.047 r  main_i/stimulation_0/rhs_axi_0/inst/rhs_S00_AXI/rhs/MOSI_2_reg/Q
                         net (fo=1, routed)           1.265     4.312    RHS_MOSI2_OBUF
    G8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.379     4.691 r  RHS_MOSI2_OBUF_inst/O
                         net (fo=0)                   0.000     4.691    RHS_MOSI2
    G8                                                                r  RHS_MOSI2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.154ns (6.721%)  route 2.137ns (93.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.870ns (routing 0.689ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.756     1.756    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X10Y154        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.154     1.910 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.381     2.291    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X10Y155        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.870     2.086    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y155        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.577ns  (logic 0.056ns (3.551%)  route 1.521ns (96.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.906ns (routing 0.689ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.425     1.425    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X13Y153        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.056     1.481 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.096     1.577    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X13Y153        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.906     2.122    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y153        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.110ns  (logic 0.210ns (18.915%)  route 0.900ns (81.085%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.931ns (routing 0.689ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.712     0.712    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X21Y131        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     0.768 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.108     0.876    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X21Y131        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.154     1.030 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.080     1.110    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X21Y131        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.931     2.147    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y131        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.056ns (6.480%)  route 0.808ns (93.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.931ns (routing 0.689ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.712     0.712    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X21Y131        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.056     0.768 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.096     0.864    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X21Y131        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.931     2.147    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y131        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.021ns (5.999%)  route 0.329ns (94.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.270ns (routing 0.445ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.300     0.300    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X21Y131        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.021     0.321 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.029     0.350    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X21Y131        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.270     1.457    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y131        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.098ns (20.847%)  route 0.372ns (79.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.269ns (routing 0.445ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.300     0.300    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/locked
    SLICE_X21Y131        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.021     0.321 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.049     0.370    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X21Y131        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.077     0.447 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.023     0.470    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X21Y131        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.269     1.456    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X21Y131        FDSE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.021ns (3.264%)  route 0.622ns (96.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.256ns (routing 0.445ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.593     0.593    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X13Y153        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.021     0.614 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.029     0.643    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X13Y153        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.256     1.443    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y153        FDRE                                         r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.046ns (5.131%)  route 0.850ns (94.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.226ns (routing 0.445ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.738     0.738    main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X10Y154        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.046     0.784 r  main_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.112     0.896    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X10Y155        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=2979, routed)        1.226     1.413    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y155        FDRE                                         r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhd_main_clk_wiz_0_0

Max Delay          2305 Endpoints
Min Delay          2305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.435ns (24.022%)  route 4.539ns (75.978%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.433ns (routing 0.231ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.469     5.716    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X11Y110        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.904 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[44]_i_1/O
                         net (fo=1, routed)           0.070     5.974    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[44]
    SLICE_X11Y110        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.433     4.579    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y110        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[44]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.881ns  (logic 1.305ns (22.192%)  route 4.576ns (77.808%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.432ns (routing 0.231ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.506     5.753    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X11Y108        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     5.811 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[36]_i_1/O
                         net (fo=1, routed)           0.070     5.881    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[36]
    SLICE_X11Y108        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.432     4.578    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X11Y108        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[36]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.797ns  (logic 1.436ns (24.773%)  route 4.361ns (75.227%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.446ns (routing 0.231ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.281     5.528    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X10Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.717 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[47]_i_1/O
                         net (fo=1, routed)           0.080     5.797    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[47]
    SLICE_X10Y110        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.446     4.592    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y110        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[47]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.435ns (24.887%)  route 4.331ns (75.113%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.453ns (routing 0.231ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.261     5.508    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X9Y112         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.696 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[56]_i_1/O
                         net (fo=1, routed)           0.070     5.766    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[56]
    SLICE_X9Y112         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.453     4.599    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X9Y112         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[56]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.468ns (25.460%)  route 4.298ns (74.540%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.446ns (routing 0.231ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.231     5.478    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X9Y104         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221     5.699 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[63]_i_1/O
                         net (fo=1, routed)           0.067     5.766    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[63]
    SLICE_X9Y104         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.446     4.592    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X9Y104         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[63]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 1.398ns (24.468%)  route 4.316ns (75.532%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.447ns (routing 0.231ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.220     5.467    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X10Y111        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     5.618 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[51]_i_1/O
                         net (fo=1, routed)           0.096     5.714    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[51]
    SLICE_X10Y111        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.447     4.593    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X10Y111        FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[51]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.669ns  (logic 1.398ns (24.662%)  route 4.271ns (75.338%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.175     5.422    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X8Y111         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     5.573 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[64]_i_1/O
                         net (fo=1, routed)           0.096     5.669    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[64]
    SLICE_X8Y111         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.460     4.606    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y111         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[64]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.648ns  (logic 1.399ns (24.768%)  route 4.249ns (75.232%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.449ns (routing 0.231ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.182     5.429    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X9Y109         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     5.581 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[59]_i_1/O
                         net (fo=1, routed)           0.067     5.648    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[59]
    SLICE_X9Y109         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.449     4.595    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X9Y109         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[59]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.648ns  (logic 1.327ns (23.497%)  route 4.321ns (76.503%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.459ns (routing 0.231ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.225     5.472    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X8Y110         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     5.552 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[60]_i_1/O
                         net (fo=1, routed)           0.096     5.648    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[60]
    SLICE_X8Y110         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.459     4.605    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y110         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[60]/C

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.331ns (23.658%)  route 4.295ns (76.342%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.460ns (routing 0.231ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=72, routed)          4.215     5.462    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_E
    SLICE_X8Y111         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     5.546 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[65]_i_1/O
                         net (fo=1, routed)           0.080     5.626    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1[65]
    SLICE_X8Y111         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.107    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.146 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        1.460     4.606    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X8Y111         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_E1_reg[65]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.103ns (14.329%)  route 0.616ns (85.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.526ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 0.943ns (routing 0.133ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.589     0.589    main_i/proc_sys_reset_rhd/U0/EXT_LPF/dcm_locked
    SLICE_X17Y128        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.103     0.692 r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.027     0.719    main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int0__0
    SLICE_X17Y128        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.943     2.465    main_i/proc_sys_reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y128        FDRE                                         r  main_i/proc_sys_reset_rhd/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 RHD_MISO1_P_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.300ns (25.585%)  route 0.873ns (74.415%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        2.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.821ns (routing 0.133ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  RHD_MISO1_P_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/I
    HPIOBDIFFINBUF_X0Y64 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.359 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.399    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/OUT
    N9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.399 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.736     1.136    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_P
    SLICE_X23Y70         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.020     1.156 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1[33]_i_1/O
                         net (fo=1, routed)           0.018     1.174    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1[33]
    SLICE_X23Y70         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.821     2.343    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y70         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[33]/C

Slack:                    inf
  Source:                 RHD_MISO1_P_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.347ns (29.302%)  route 0.838ns (70.698%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.815ns (routing 0.133ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  RHD_MISO1_P_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/I
    HPIOBDIFFINBUF_X0Y64 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.359 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.399    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/OUT
    N9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.399 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.701     1.100    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_P
    SLICE_X23Y75         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.067     1.167 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1[14]_i_1/O
                         net (fo=1, routed)           0.018     1.185    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1[14]
    SLICE_X23Y75         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.815     2.337    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X23Y75         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[14]/C

Slack:                    inf
  Source:                 RHD_MISO2_P_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.347ns (29.086%)  route 0.846ns (70.914%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.836ns (routing 0.133ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RHD_MISO2_P_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/I
    HPIOBDIFFINBUF_X0Y66 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.382 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.422    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/OUT
    J5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.720     1.141    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_P
    SLICE_X25Y78         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.044     1.185 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[7]_i_1/O
                         net (fo=1, routed)           0.007     1.192    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[7]
    SLICE_X25Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.836     2.358    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X25Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[7]/C

Slack:                    inf
  Source:                 RHD_MISO2_P_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.325ns (27.191%)  route 0.870ns (72.809%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.836ns (routing 0.133ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RHD_MISO2_P_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/I
    HPIOBDIFFINBUF_X0Y66 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.382 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.422    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/OUT
    J5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.744     1.165    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_P
    SLICE_X26Y78         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.022     1.187 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[3]_i_1/O
                         net (fo=1, routed)           0.007     1.194    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[3]
    SLICE_X26Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.836     2.358    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X26Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[3]/C

Slack:                    inf
  Source:                 RHD_MISO1_P_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.328ns (26.917%)  route 0.891ns (73.083%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.838ns (routing 0.133ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  RHD_MISO1_P_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/I
    HPIOBDIFFINBUF_X0Y64 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.359 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.399    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/OUT
    N9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.399 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_P/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.762     1.162    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_P
    SLICE_X25Y78         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.048     1.210 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1[7]_i_1/O
                         net (fo=1, routed)           0.010     1.220    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1[7]
    SLICE_X25Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.838     2.360    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X25Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P1_reg[7]/C

Slack:                    inf
  Source:                 RHD_MISO2_P_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.346ns (28.324%)  route 0.875ns (71.676%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.836ns (routing 0.133ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RHD_MISO2_P_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/I
    HPIOBDIFFINBUF_X0Y66 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.382 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.422    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/OUT
    J5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.749     1.171    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_P
    SLICE_X26Y77         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.043     1.214 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[9]_i_1/O
                         net (fo=1, routed)           0.007     1.221    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[9]
    SLICE_X26Y77         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.836     2.358    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X26Y77         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[9]/C

Slack:                    inf
  Source:                 RHD_MISO2_P_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.340ns (27.819%)  route 0.882ns (72.181%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT6=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.833ns (routing 0.133ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RHD_MISO2_P_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/I
    HPIOBDIFFINBUF_X0Y66 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.382 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.422    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/OUT
    J5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.744     1.165    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_P
    SLICE_X26Y76         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.037     1.202 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[13]_i_1/O
                         net (fo=1, routed)           0.019     1.221    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[13]
    SLICE_X26Y76         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.833     2.355    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X26Y76         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[13]/C

Slack:                    inf
  Source:                 RHD_MISO2_P_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.341ns (27.877%)  route 0.882ns (72.123%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.836ns (routing 0.133ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  RHD_MISO2_P_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/I
    HPIOBDIFFINBUF_X0Y66 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.382 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.422    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/OUT
    J5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO2_P/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.744     1.165    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO2_P
    SLICE_X26Y78         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     1.203 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[2]_i_1/O
                         net (fo=1, routed)           0.019     1.222    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2[2]
    SLICE_X26Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.836     2.358    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X26Y78         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_P2_reg[2]/C

Slack:                    inf
  Source:                 RHD_MISO1_N_P
                            (input port)
  Destination:            main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rhd_main_clk_wiz_0_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.378ns (30.651%)  route 0.856ns (69.349%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT4=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.912ns (routing 0.133ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  RHD_MISO1_N_P (IN)
                         net (fo=0)                   0.079     0.079    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_N/I
    HPIOBDIFFINBUF_X0Y55 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.323     0.402 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_N/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.442    main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_N/OUT
    J1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.442 r  main_i/recording_0/rhd_diff_to_single_0/inst/BUF_MISO1_N/IBUFCTRL_INST/O
                         net (fo=72, routed)          0.728     1.170    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/MISO1_N
    SLICE_X17Y77         LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.055     1.225 r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1[5]_i_1/O
                         net (fo=1, routed)           0.009     1.234    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1[5]
    SLICE_X17Y77         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhd_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.496    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhd_main_clk_wiz_0_0
    BUFGCE_X0Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.522 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4214, routed)        0.912     2.434    main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/s00_axi_aclk
    SLICE_X17Y77         FDRE                                         r  main_i/recording_0/rhd_axi_0/inst/rhd_S00_AXI/rhd/in4x_N1_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rhs_main_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.669ns  (logic 0.152ns (9.105%)  route 1.517ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.588ns (routing 0.580ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           1.450     1.450    main_i/proc_sys_reset_rhs/U0/EXT_LPF/dcm_locked
    SLICE_X14Y127        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     1.602 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.067     1.669    main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0__0
    SLICE_X14Y127        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.845     2.061    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.800 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.113    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.152 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.588     4.740    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X14Y127        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rhs_main_clk_wiz_0_0  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.077ns (10.697%)  route 0.643ns (89.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.311ns
  Clock Net Delay (Destination): 1.058ns (routing 0.375ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV                   0.000     0.000 f  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=6, routed)           0.626     0.626    main_i/proc_sys_reset_rhs/U0/EXT_LPF/dcm_locked
    SLICE_X14Y127        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.077     0.703 r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.017     0.720    main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int0__0
    SLICE_X14Y127        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rhs_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  main_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    main_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  main_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2979, routed)        1.184     1.371    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/lopt
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.292 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.500    main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_rhs_main_clk_wiz_0_0
    BUFGCE_X0Y41         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.526 r  main_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=732, routed)         1.058     2.584    main_i/proc_sys_reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X14Y127        FDRE                                         r  main_i/proc_sys_reset_rhs/U0/EXT_LPF/lpf_int_reg/C





