module logic_pair(x1,x2,x3,x4,look_up_t,clk,reset,prgm_b,CLB_prgm_b,switch,out,carry_in,carry_out,carryOut_sel_mux,bypass,CYMUX0_select);
input x1,x2,x3,x4,CLB_prgm_b,bypass;
input [2:0] CYMUX0_select;
reg [3:0] inp;
input [15:0] look_up_t;



input clk,reset,prgm_b,switch,carryOut_sel_mux,carry_in;
output out,carry_out;
wire out_lut, out_ff,sum_out;




LU L1(.in1(look_up_t), .x1(x1),.x2(x2),.x3(x3),.x4(x4), .out2(out_lut),.prgm_b(prgm_b),.CLB_prgm_b(CLB_prgm_b));



fast_carry_chain FCC(.x2(x2),.x1(x1),.carry_in(carry_in),.bypass(bypass),.LUT_output(out_lut),.carry_out(carry_out),.sum_out(sum_out),
.carryOut_sel_mux(carryOut_sel_mux),.select(CYMUX0_select));

syn_D_FF FF1(.data_in(sum_out),.clk(clk),.reset(reset),.data_out(out_ff));
MUX_FF_LUT FF_LUT(.lut(sum_out),.ff(out_ff),.sel(switch),.out(out));

endmodule
