# TCL File Generated by Component Editor 18.1
# Thu Aug 15 20:34:01 BRT 2019
# DO NOT MODIFY


# 
# Communication_Module_v2 "Communication_Module_v2" v1
#  2019.08.15.20:34:01
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Communication_Module_v2
# 
set_module_property DESCRIPTION ""
set_module_property NAME Communication_Module_v2
set_module_property VERSION 1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Communication_Module_v2
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL comm_v2_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_mm_spacewire_registers_pkg.vhd VHDL PATH Communications_Module_v2/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
add_fileset_file avalon_mm_spacewire_pkg.vhd VHDL PATH Communications_Module_v2/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
add_fileset_file avalon_mm_spacewire_read_ent.vhd VHDL PATH Communications_Module_v2/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
add_fileset_file avalon_mm_spacewire_write_ent.vhd VHDL PATH Communications_Module_v2/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
add_fileset_file windowing_dataset_pkg.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_dataset_pkg.vhd
add_fileset_file windowing_fifo_pkg.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
add_fileset_file windowing_avsbuff_sc_fifo.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_avsbuff_sc_fifo/windowing_avsbuff_sc_fifo.vhd
add_fileset_file windowing_data_sc_fifo.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
add_fileset_file windowing_mask_sc_fifo.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
add_fileset_file windowing_data_fifo_ent.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
add_fileset_file windowing_mask_fifo_ent.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
add_fileset_file windowing_buffer_ent.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_buffer_ent.vhd
add_fileset_file comm_avm_buffers_pkg.vhd VHDL PATH Communications_Module_v2/COMM_AVALON_MM_MASTER_BUFFERS/comm_avm_buffers_pkg.vhd
add_fileset_file comm_avm_buffers_reader_ent.vhd VHDL PATH Communications_Module_v2/COMM_AVALON_MM_MASTER_BUFFERS/comm_avm_buffers_reader_ent.vhd
add_fileset_file comm_avm_buffers_controller_ent.vhd VHDL PATH Communications_Module_v2/COMM_AMV_BUFFERS_CONTROLLER/comm_avm_buffers_controller_ent.vhd
add_fileset_file spw_codec_pkg.vhd VHDL PATH Communications_Module_v2/SPW_CODEC/spw_codec_pkg.vhd
add_fileset_file spw_mux_ent.vhd VHDL PATH Communications_Module_v2/SPW_MUX/spw_mux_ent.vhd
add_fileset_file fee_data_controller_pkg.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/fee_data_controller_pkg.vhd
add_fileset_file delay_machine_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_machine_ent.vhd
add_fileset_file masking_machine_sc_fifo.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd
add_fileset_file masking_machine_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd
add_fileset_file fee_data_manager_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_data_manager_ent.vhd
add_fileset_file fee_hkdata_manager_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_hkdata_manager_ent.vhd
add_fileset_file fee_imgdata_manager_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_imgdata_manager_ent.vhd
add_fileset_file data_packet_data_writer_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd
add_fileset_file data_packet_header_gen_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd
add_fileset_file data_packet_hk_writer_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd
add_fileset_file data_transmitter_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd
add_fileset_file error_injection_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd
add_fileset_file send_buffer_0_sc_fifo.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd
add_fileset_file send_buffer_1_sc_fifo.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd
add_fileset_file send_buffer_sc_1k_fifo.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_sc_1k_fifo/send_buffer_sc_1k_fifo.vhd
add_fileset_file send_buffer_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd
add_fileset_file fee_hkdata_controller_top.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/fee_hkdata_controller_top.vhd
add_fileset_file fee_imgdata_controller_top.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/fee_imgdata_controller_top.vhd
add_fileset_file fee_data_controller_top.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/fee_data_controller_top.vhd
add_fileset_file rmap_target_crc_pkg.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_crc_pkg.vhd
add_fileset_file rmap_target_pkg.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_pkg.vhd
add_fileset_file rmap_target_command_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_command_ent.vhd
add_fileset_file rmap_target_reply_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_reply_ent.vhd
add_fileset_file rmap_target_read_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_read_ent.vhd
add_fileset_file rmap_target_write_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_write_ent.vhd
add_fileset_file rmap_target_user_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_user_ent.vhd
add_fileset_file rmap_target_top.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_top.vhd
add_fileset_file comm_sync_manager_ent.vhd VHDL PATH Communications_Module_v2/OTHERS_MANAGERS/comm_sync_manager_ent.vhd
add_fileset_file comm_timecode_manager_ent.vhd VHDL PATH Communications_Module_v2/OTHERS_MANAGERS/comm_timecode_manager_ent.vhd
add_fileset_file comm_rmap_rw_manager_ent.vhd VHDL PATH Communications_Module_v2/OTHERS_MANAGERS/comm_rmap_rw_manager_ent.vhd
add_fileset_file comm_statistics_manager_ent.vhd VHDL PATH Communications_Module_v2/OTHERS_MANAGERS/comm_statistics_manager_ent.vhd
add_fileset_file comm_irq_manager_pkg.vhd VHDL PATH Communications_Module_v2/IRQ_MANAGER/comm_irq_manager_pkg.vhd
add_fileset_file comm_feeb_irq_manager_ent.vhd VHDL PATH Communications_Module_v2/IRQ_MANAGER/comm_feeb_irq_manager_ent.vhd
add_fileset_file comm_rmap_irq_manager_ent.vhd VHDL PATH Communications_Module_v2/IRQ_MANAGER/comm_rmap_irq_manager_ent.vhd
add_fileset_file comm_v2_top.vhd VHDL PATH Communications_Module_v2/comm_v2_top.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL comm_v2_top
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_mm_spacewire_registers_pkg.vhd VHDL PATH Communications_Module_v2/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
add_fileset_file avalon_mm_spacewire_pkg.vhd VHDL PATH Communications_Module_v2/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
add_fileset_file avalon_mm_spacewire_read_ent.vhd VHDL PATH Communications_Module_v2/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
add_fileset_file avalon_mm_spacewire_write_ent.vhd VHDL PATH Communications_Module_v2/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
add_fileset_file windowing_dataset_pkg.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_dataset_pkg.vhd
add_fileset_file windowing_fifo_pkg.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
add_fileset_file windowing_avsbuff_sc_fifo.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_avsbuff_sc_fifo/windowing_avsbuff_sc_fifo.vhd
add_fileset_file windowing_data_sc_fifo.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
add_fileset_file windowing_mask_sc_fifo.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
add_fileset_file windowing_data_fifo_ent.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
add_fileset_file windowing_mask_fifo_ent.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
add_fileset_file windowing_buffer_ent.vhd VHDL PATH Communications_Module_v2/WINDOWING_BUFFER/windowing_buffer_ent.vhd
add_fileset_file comm_avm_buffers_pkg.vhd VHDL PATH Communications_Module_v2/COMM_AVALON_MM_MASTER_BUFFERS/comm_avm_buffers_pkg.vhd
add_fileset_file comm_avm_buffers_reader_ent.vhd VHDL PATH Communications_Module_v2/COMM_AVALON_MM_MASTER_BUFFERS/comm_avm_buffers_reader_ent.vhd
add_fileset_file comm_avm_buffers_controller_ent.vhd VHDL PATH Communications_Module_v2/COMM_AMV_BUFFERS_CONTROLLER/comm_avm_buffers_controller_ent.vhd
add_fileset_file spw_codec_pkg.vhd VHDL PATH Communications_Module_v2/SPW_CODEC/spw_codec_pkg.vhd
add_fileset_file spw_mux_ent.vhd VHDL PATH Communications_Module_v2/SPW_MUX/spw_mux_ent.vhd
add_fileset_file fee_data_controller_pkg.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/fee_data_controller_pkg.vhd
add_fileset_file delay_machine_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_machine_ent.vhd
add_fileset_file masking_machine_sc_fifo.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd
add_fileset_file masking_machine_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd
add_fileset_file fee_data_manager_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_data_manager_ent.vhd
add_fileset_file fee_hkdata_manager_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_hkdata_manager_ent.vhd
add_fileset_file fee_imgdata_manager_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_imgdata_manager_ent.vhd
add_fileset_file data_packet_data_writer_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd
add_fileset_file data_packet_header_gen_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd
add_fileset_file data_packet_hk_writer_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd
add_fileset_file data_transmitter_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd
add_fileset_file error_injection_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd
add_fileset_file send_buffer_0_sc_fifo.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd
add_fileset_file send_buffer_1_sc_fifo.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd
add_fileset_file send_buffer_sc_1k_fifo.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_sc_1k_fifo/send_buffer_sc_1k_fifo.vhd
add_fileset_file send_buffer_ent.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd
add_fileset_file fee_hkdata_controller_top.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/fee_hkdata_controller_top.vhd
add_fileset_file fee_imgdata_controller_top.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/fee_imgdata_controller_top.vhd
add_fileset_file fee_data_controller_top.vhd VHDL PATH Communications_Module_v2/FEE_DATA_CONTROLLER/fee_data_controller_top.vhd
add_fileset_file rmap_target_crc_pkg.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_crc_pkg.vhd
add_fileset_file rmap_target_pkg.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_pkg.vhd
add_fileset_file rmap_target_command_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_command_ent.vhd
add_fileset_file rmap_target_reply_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_reply_ent.vhd
add_fileset_file rmap_target_read_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_read_ent.vhd
add_fileset_file rmap_target_write_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_write_ent.vhd
add_fileset_file rmap_target_user_ent.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_user_ent.vhd
add_fileset_file rmap_target_top.vhd VHDL PATH Communications_Module_v2/RMAP_TARGET/rmap_target_top.vhd
add_fileset_file comm_sync_manager_ent.vhd VHDL PATH Communications_Module_v2/OTHERS_MANAGERS/comm_sync_manager_ent.vhd
add_fileset_file comm_timecode_manager_ent.vhd VHDL PATH Communications_Module_v2/OTHERS_MANAGERS/comm_timecode_manager_ent.vhd
add_fileset_file comm_rmap_rw_manager_ent.vhd VHDL PATH Communications_Module_v2/OTHERS_MANAGERS/comm_rmap_rw_manager_ent.vhd
add_fileset_file comm_statistics_manager_ent.vhd VHDL PATH Communications_Module_v2/OTHERS_MANAGERS/comm_statistics_manager_ent.vhd
add_fileset_file comm_irq_manager_pkg.vhd VHDL PATH Communications_Module_v2/IRQ_MANAGER/comm_irq_manager_pkg.vhd
add_fileset_file comm_feeb_irq_manager_ent.vhd VHDL PATH Communications_Module_v2/IRQ_MANAGER/comm_feeb_irq_manager_ent.vhd
add_fileset_file comm_rmap_irq_manager_ent.vhd VHDL PATH Communications_Module_v2/IRQ_MANAGER/comm_rmap_irq_manager_ent.vhd
add_fileset_file comm_v2_top.vhd VHDL PATH Communications_Module_v2/comm_v2_top.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset_i reset Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 100000000
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_sink_clk_i clk Input 1


# 
# connection point conduit_end_channel_sync
# 
add_interface conduit_end_channel_sync conduit end
set_interface_property conduit_end_channel_sync associatedClock clock_sink
set_interface_property conduit_end_channel_sync associatedReset reset_sink
set_interface_property conduit_end_channel_sync ENABLED true
set_interface_property conduit_end_channel_sync EXPORT_OF ""
set_interface_property conduit_end_channel_sync PORT_NAME_MAP ""
set_interface_property conduit_end_channel_sync CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_channel_sync SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_channel_sync channel_sync_i sync_signal Input 1


# 
# connection point avalon_mm_config_slave
# 
add_interface avalon_mm_config_slave avalon end
set_interface_property avalon_mm_config_slave addressUnits WORDS
set_interface_property avalon_mm_config_slave associatedClock clock_sink
set_interface_property avalon_mm_config_slave associatedReset reset_sink
set_interface_property avalon_mm_config_slave bitsPerSymbol 8
set_interface_property avalon_mm_config_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_config_slave burstcountUnits WORDS
set_interface_property avalon_mm_config_slave explicitAddressSpan 0
set_interface_property avalon_mm_config_slave holdTime 0
set_interface_property avalon_mm_config_slave linewrapBursts false
set_interface_property avalon_mm_config_slave maximumPendingReadTransactions 0
set_interface_property avalon_mm_config_slave maximumPendingWriteTransactions 0
set_interface_property avalon_mm_config_slave readLatency 0
set_interface_property avalon_mm_config_slave readWaitTime 1
set_interface_property avalon_mm_config_slave setupTime 0
set_interface_property avalon_mm_config_slave timingUnits Cycles
set_interface_property avalon_mm_config_slave writeWaitTime 0
set_interface_property avalon_mm_config_slave ENABLED true
set_interface_property avalon_mm_config_slave EXPORT_OF ""
set_interface_property avalon_mm_config_slave PORT_NAME_MAP ""
set_interface_property avalon_mm_config_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_config_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_config_slave avs_config_address_i address Input 8
add_interface_port avalon_mm_config_slave avs_config_byteenable_i byteenable Input 4
add_interface_port avalon_mm_config_slave avs_config_write_i write Input 1
add_interface_port avalon_mm_config_slave avs_config_writedata_i writedata Input 32
add_interface_port avalon_mm_config_slave avs_config_read_i read Input 1
add_interface_port avalon_mm_config_slave avs_config_readdata_o readdata Output 32
add_interface_port avalon_mm_config_slave avs_config_waitrequest_o waitrequest Output 1
set_interface_assignment avalon_mm_config_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_mm_config_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_mm_config_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_mm_config_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_mm_left_buffer_master
# 
add_interface avalon_mm_left_buffer_master avalon start
set_interface_property avalon_mm_left_buffer_master addressUnits SYMBOLS
set_interface_property avalon_mm_left_buffer_master associatedClock clock_sink
set_interface_property avalon_mm_left_buffer_master associatedReset reset_sink
set_interface_property avalon_mm_left_buffer_master bitsPerSymbol 8
set_interface_property avalon_mm_left_buffer_master burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_left_buffer_master burstcountUnits WORDS
set_interface_property avalon_mm_left_buffer_master doStreamReads false
set_interface_property avalon_mm_left_buffer_master doStreamWrites false
set_interface_property avalon_mm_left_buffer_master holdTime 0
set_interface_property avalon_mm_left_buffer_master linewrapBursts false
set_interface_property avalon_mm_left_buffer_master maximumPendingReadTransactions 0
set_interface_property avalon_mm_left_buffer_master maximumPendingWriteTransactions 0
set_interface_property avalon_mm_left_buffer_master readLatency 0
set_interface_property avalon_mm_left_buffer_master readWaitTime 1
set_interface_property avalon_mm_left_buffer_master setupTime 0
set_interface_property avalon_mm_left_buffer_master timingUnits Cycles
set_interface_property avalon_mm_left_buffer_master writeWaitTime 0
set_interface_property avalon_mm_left_buffer_master ENABLED true
set_interface_property avalon_mm_left_buffer_master EXPORT_OF ""
set_interface_property avalon_mm_left_buffer_master PORT_NAME_MAP ""
set_interface_property avalon_mm_left_buffer_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_left_buffer_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_left_buffer_master avm_left_buffer_readdata_i readdata Input 256
add_interface_port avalon_mm_left_buffer_master avm_left_buffer_waitrequest_i waitrequest Input 1
add_interface_port avalon_mm_left_buffer_master avm_left_buffer_address_o address Output 64
add_interface_port avalon_mm_left_buffer_master avm_left_buffer_read_o read Output 1


# 
# connection point avalon_mm_right_buffer_master
# 
add_interface avalon_mm_right_buffer_master avalon start
set_interface_property avalon_mm_right_buffer_master addressUnits SYMBOLS
set_interface_property avalon_mm_right_buffer_master associatedClock clock_sink
set_interface_property avalon_mm_right_buffer_master associatedReset reset_sink
set_interface_property avalon_mm_right_buffer_master bitsPerSymbol 8
set_interface_property avalon_mm_right_buffer_master burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_right_buffer_master burstcountUnits WORDS
set_interface_property avalon_mm_right_buffer_master doStreamReads false
set_interface_property avalon_mm_right_buffer_master doStreamWrites false
set_interface_property avalon_mm_right_buffer_master holdTime 0
set_interface_property avalon_mm_right_buffer_master linewrapBursts false
set_interface_property avalon_mm_right_buffer_master maximumPendingReadTransactions 0
set_interface_property avalon_mm_right_buffer_master maximumPendingWriteTransactions 0
set_interface_property avalon_mm_right_buffer_master readLatency 0
set_interface_property avalon_mm_right_buffer_master readWaitTime 1
set_interface_property avalon_mm_right_buffer_master setupTime 0
set_interface_property avalon_mm_right_buffer_master timingUnits Cycles
set_interface_property avalon_mm_right_buffer_master writeWaitTime 0
set_interface_property avalon_mm_right_buffer_master ENABLED true
set_interface_property avalon_mm_right_buffer_master EXPORT_OF ""
set_interface_property avalon_mm_right_buffer_master PORT_NAME_MAP ""
set_interface_property avalon_mm_right_buffer_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_right_buffer_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_right_buffer_master avm_right_buffer_readdata_i readdata Input 256
add_interface_port avalon_mm_right_buffer_master avm_right_buffer_waitrequest_i waitrequest Input 1
add_interface_port avalon_mm_right_buffer_master avm_right_buffer_address_o address Output 64
add_interface_port avalon_mm_right_buffer_master avm_right_buffer_read_o read Output 1


# 
# connection point feeb_interrupt_sender
# 
add_interface feeb_interrupt_sender interrupt end
set_interface_property feeb_interrupt_sender associatedAddressablePoint ""
set_interface_property feeb_interrupt_sender associatedClock clock_sink
set_interface_property feeb_interrupt_sender associatedReset reset_sink
set_interface_property feeb_interrupt_sender bridgedReceiverOffset ""
set_interface_property feeb_interrupt_sender bridgesToReceiver ""
set_interface_property feeb_interrupt_sender ENABLED true
set_interface_property feeb_interrupt_sender EXPORT_OF ""
set_interface_property feeb_interrupt_sender PORT_NAME_MAP ""
set_interface_property feeb_interrupt_sender CMSIS_SVD_VARIABLES ""
set_interface_property feeb_interrupt_sender SVD_ADDRESS_GROUP ""

add_interface_port feeb_interrupt_sender feeb_interrupt_sender_irq_o irq Output 1


# 
# connection point rmap_interrupt_sender
# 
add_interface rmap_interrupt_sender interrupt end
set_interface_property rmap_interrupt_sender associatedAddressablePoint ""
set_interface_property rmap_interrupt_sender associatedClock clock_sink
set_interface_property rmap_interrupt_sender associatedReset reset_sink
set_interface_property rmap_interrupt_sender bridgedReceiverOffset ""
set_interface_property rmap_interrupt_sender bridgesToReceiver ""
set_interface_property rmap_interrupt_sender ENABLED true
set_interface_property rmap_interrupt_sender EXPORT_OF ""
set_interface_property rmap_interrupt_sender PORT_NAME_MAP ""
set_interface_property rmap_interrupt_sender CMSIS_SVD_VARIABLES ""
set_interface_property rmap_interrupt_sender SVD_ADDRESS_GROUP ""

add_interface_port rmap_interrupt_sender rmap_interrupt_sender_irq_o irq Output 1


# 
# connection point conduit_end_spacewire_controller
# 
add_interface conduit_end_spacewire_controller conduit end
set_interface_property conduit_end_spacewire_controller associatedClock clock_sink
set_interface_property conduit_end_spacewire_controller associatedReset reset_sink
set_interface_property conduit_end_spacewire_controller ENABLED true
set_interface_property conduit_end_spacewire_controller EXPORT_OF ""
set_interface_property conduit_end_spacewire_controller PORT_NAME_MAP ""
set_interface_property conduit_end_spacewire_controller CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_spacewire_controller SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_spacewire_controller spw_link_status_started_i spw_link_status_started_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_status_connecting_i spw_link_status_connecting_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_status_running_i spw_link_status_running_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_error_errdisc_i spw_link_error_errdisc_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_error_errpar_i spw_link_error_errpar_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_error_erresc_i spw_link_error_erresc_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_error_errcred_i spw_link_error_errcred_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_timecode_rx_tick_out_i spw_timecode_rx_tick_out_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_timecode_rx_ctrl_out_i spw_timecode_rx_ctrl_out_signal Input 2
add_interface_port conduit_end_spacewire_controller spw_timecode_rx_time_out_i spw_timecode_rx_time_out_signal Input 6
add_interface_port conduit_end_spacewire_controller spw_data_rx_status_rxvalid_i spw_data_rx_status_rxvalid_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_data_rx_status_rxhalff_i spw_data_rx_status_rxhalff_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_data_rx_status_rxflag_i spw_data_rx_status_rxflag_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_data_rx_status_rxdata_i spw_data_rx_status_rxdata_signal Input 8
add_interface_port conduit_end_spacewire_controller spw_data_tx_status_txrdy_i spw_data_tx_status_txrdy_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_data_tx_status_txhalff_i spw_data_tx_status_txhalff_signal Input 1
add_interface_port conduit_end_spacewire_controller spw_link_command_autostart_o spw_link_command_autostart_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_link_command_linkstart_o spw_link_command_linkstart_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_link_command_linkdis_o spw_link_command_linkdis_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_link_command_txdivcnt_o spw_link_command_txdivcnt_signal Output 8
add_interface_port conduit_end_spacewire_controller spw_timecode_tx_tick_in_o spw_timecode_tx_tick_in_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_timecode_tx_ctrl_in_o spw_timecode_tx_ctrl_in_signal Output 2
add_interface_port conduit_end_spacewire_controller spw_timecode_tx_time_in_o spw_timecode_tx_time_in_signal Output 6
add_interface_port conduit_end_spacewire_controller spw_data_rx_command_rxread_o spw_data_rx_command_rxread_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_data_tx_command_txwrite_o spw_data_tx_command_txwrite_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_data_tx_command_txflag_o spw_data_tx_command_txflag_signal Output 1
add_interface_port conduit_end_spacewire_controller spw_data_tx_command_txdata_o spw_data_tx_command_txdata_signal Output 8


# 
# connection point conduit_end_rmap_echo_out
# 
add_interface conduit_end_rmap_echo_out conduit end
set_interface_property conduit_end_rmap_echo_out associatedClock clock_sink
set_interface_property conduit_end_rmap_echo_out associatedReset reset_sink
set_interface_property conduit_end_rmap_echo_out ENABLED true
set_interface_property conduit_end_rmap_echo_out EXPORT_OF ""
set_interface_property conduit_end_rmap_echo_out PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_echo_out CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_echo_out SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_echo_out rmap_echo_echo_en_o echo_en_signal Output 1
add_interface_port conduit_end_rmap_echo_out rmap_echo_echo_id_en_o echo_id_en_signal Output 1
add_interface_port conduit_end_rmap_echo_out rmap_echo_in_fifo_wrflag_o in_fifo_wrflag_signal Output 1
add_interface_port conduit_end_rmap_echo_out rmap_echo_in_fifo_wrdata_o in_fifo_wrdata_signal Output 8 
add_interface_port conduit_end_rmap_echo_out rmap_echo_in_fifo_wrreq_o in_fifo_wrreq_signal Output 1
add_interface_port conduit_end_rmap_echo_out rmap_echo_out_fifo_wrflag_o out_fifo_wrflag_signal Output 1
add_interface_port conduit_end_rmap_echo_out rmap_echo_out_fifo_wrdata_o out_fifo_wrdata_signal Output 8 
add_interface_port conduit_end_rmap_echo_out rmap_echo_out_fifo_wrreq_o out_fifo_wrreq_signal Output 1


# 
# connection point conduit_end_rmap_mem_master_rmap_target
# 
add_interface conduit_end_rmap_mem_master_rmap_target conduit end
set_interface_property conduit_end_rmap_mem_master_rmap_target associatedClock clock_sink
set_interface_property conduit_end_rmap_mem_master_rmap_target associatedReset reset_sink
set_interface_property conduit_end_rmap_mem_master_rmap_target ENABLED true
set_interface_property conduit_end_rmap_mem_master_rmap_target EXPORT_OF ""
set_interface_property conduit_end_rmap_mem_master_rmap_target PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_mem_master_rmap_target CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_mem_master_rmap_target SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_mem_master_rmap_target rmm_rmap_target_wr_waitrequest_i wr_waitrequest_signal Input 1
add_interface_port conduit_end_rmap_mem_master_rmap_target rmm_rmap_target_readdata_i readdata_signal Input 8
add_interface_port conduit_end_rmap_mem_master_rmap_target rmm_rmap_target_rd_waitrequest_i rd_waitrequest_signal Input 1
add_interface_port conduit_end_rmap_mem_master_rmap_target rmm_rmap_target_wr_address_o wr_address_signal Output 32
add_interface_port conduit_end_rmap_mem_master_rmap_target rmm_rmap_target_write_o write_signal Output 1
add_interface_port conduit_end_rmap_mem_master_rmap_target rmm_rmap_target_writedata_o writedata_signal Output 8
add_interface_port conduit_end_rmap_mem_master_rmap_target rmm_rmap_target_rd_address_o rd_address_signal Output 32
add_interface_port conduit_end_rmap_mem_master_rmap_target rmm_rmap_target_read_o read_signal Output 1


# 
# connection point conduit_end_rmap_mem_master_fee_hk
# 
add_interface conduit_end_rmap_mem_master_fee_hk conduit end
set_interface_property conduit_end_rmap_mem_master_fee_hk associatedClock clock_sink
set_interface_property conduit_end_rmap_mem_master_fee_hk associatedReset reset_sink
set_interface_property conduit_end_rmap_mem_master_fee_hk ENABLED true
set_interface_property conduit_end_rmap_mem_master_fee_hk EXPORT_OF ""
set_interface_property conduit_end_rmap_mem_master_fee_hk PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_mem_master_fee_hk CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_mem_master_fee_hk SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_mem_master_fee_hk rmm_fee_hk_wr_waitrequest_i wr_waitrequest_signal Input 1
add_interface_port conduit_end_rmap_mem_master_fee_hk rmm_fee_hk_readdata_i readdata_signal Input 8
add_interface_port conduit_end_rmap_mem_master_fee_hk rmm_fee_hk_rd_waitrequest_i rd_waitrequest_signal Input 1
add_interface_port conduit_end_rmap_mem_master_fee_hk rmm_fee_hk_wr_address_o wr_address_signal Output 32
add_interface_port conduit_end_rmap_mem_master_fee_hk rmm_fee_hk_write_o write_signal Output 1
add_interface_port conduit_end_rmap_mem_master_fee_hk rmm_fee_hk_writedata_o writedata_signal Output 8
add_interface_port conduit_end_rmap_mem_master_fee_hk rmm_fee_hk_rd_address_o rd_address_signal Output 32
add_interface_port conduit_end_rmap_mem_master_fee_hk rmm_fee_hk_read_o read_signal Output 1


# 
# connection point conduit_end_channel_hk_out
# 
add_interface conduit_end_channel_hk_out conduit end
set_interface_property conduit_end_channel_hk_out associatedClock clock_sink
set_interface_property conduit_end_channel_hk_out associatedReset reset_sink
set_interface_property conduit_end_channel_hk_out ENABLED true
set_interface_property conduit_end_channel_hk_out EXPORT_OF ""
set_interface_property conduit_end_channel_hk_out PORT_NAME_MAP ""
set_interface_property conduit_end_channel_hk_out CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_channel_hk_out SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_channel_hk_out channel_hk_timecode_control_o timecode_control_signal Output 2
add_interface_port conduit_end_channel_hk_out channel_hk_timecode_time_o timecode_time_signal Output 6
add_interface_port conduit_end_channel_hk_out channel_hk_rmap_target_status_o rmap_target_status_signal Output 8
add_interface_port conduit_end_channel_hk_out channel_hk_rmap_target_indicate_o rmap_target_indicate_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_spw_link_escape_err_o spw_link_escape_err_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_spw_link_credit_err_o spw_link_credit_err_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_spw_link_parity_err_o spw_link_parity_err_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_spw_link_disconnect_o spw_link_disconnect_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_spw_link_running_o spw_link_running_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_frame_counter_o frame_counter_signal Output 16
add_interface_port conduit_end_channel_hk_out channel_hk_frame_number_o frame_number_signal Output 2
add_interface_port conduit_end_channel_hk_out channel_hk_err_win_wrong_x_coord_o err_win_wrong_x_coord_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_err_win_wrong_y_coord_o err_win_wrong_y_coord_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_err_e_side_buffer_full_o err_e_side_buffer_full_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_err_f_side_buffer_full_o err_f_side_buffer_full_signal Output 1
add_interface_port conduit_end_channel_hk_out channel_hk_err_invalid_ccd_mode_o err_invalid_ccd_mode_signal Output 1


# 
# connection point conduit_end_rmap_avm_configs_out
# 
add_interface conduit_end_rmap_avm_configs_out conduit end
set_interface_property conduit_end_rmap_avm_configs_out associatedClock clock_sink
set_interface_property conduit_end_rmap_avm_configs_out associatedReset reset_sink
set_interface_property conduit_end_rmap_avm_configs_out ENABLED true
set_interface_property conduit_end_rmap_avm_configs_out EXPORT_OF ""
set_interface_property conduit_end_rmap_avm_configs_out PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_avm_configs_out CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_avm_configs_out SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_avm_configs_out channel_win_mem_addr_offset_o win_mem_addr_offset_signal Output 64


# 
# connection point conduit_end_comm_measurements
# 
add_interface conduit_end_comm_measurements conduit end
set_interface_property conduit_end_comm_measurements associatedClock clock_sink
set_interface_property conduit_end_comm_measurements associatedReset reset_sink
set_interface_property conduit_end_comm_measurements ENABLED true
set_interface_property conduit_end_comm_measurements EXPORT_OF ""
set_interface_property conduit_end_comm_measurements PORT_NAME_MAP ""
set_interface_property conduit_end_comm_measurements CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_comm_measurements SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_comm_measurements comm_measurements_o measurements_signal Output 8

