---
layout: post
title: MISP Processor with Coprocessor 1 project
date: 2018-12-14
project: true
categories: jekyll update
excerpt_separator: <!--more-->
---

### Summary
- Assisted in building a single clock cycle MIPS processor and Coprocessor 1, Floating Point Unit
- Tested the output correctness with SystemVerilog testbench using Vivado 

### Link
[Github Repo](https://github.com/kinming92/MISP-FPU-Processor)

<hr>