
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120773                       # Number of seconds simulated
sim_ticks                                120772616622                       # Number of ticks simulated
final_tick                               1178631437935                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46783                       # Simulator instruction rate (inst/s)
host_op_rate                                    60196                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1307206                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933704                       # Number of bytes of host memory used
host_seconds                                 92389.88                       # Real time elapsed on the host
sim_insts                                  4322276024                       # Number of instructions simulated
sim_ops                                    5561540769                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2416768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1768576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2608640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       556288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7357056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1660032                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1660032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18881                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13817                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        20380                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4346                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 57477                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12969                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12969                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20010894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14643849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21599598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      4606077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60916590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10598                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14838                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13745103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13745103                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13745103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20010894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14643849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21599598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      4606077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74661693                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144985135                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23183759                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19093763                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932142                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9380208                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673750                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436770                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87617                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104481157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128078799                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23183759                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110520                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27193590                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261477                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5777935                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104400                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141750340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114556750     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782363      1.96%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363892      1.67%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380280      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268274      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124205      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780188      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979422      1.40%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514966      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141750340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159904                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.883393                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103306712                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7197472                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26844579                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110378                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291190                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730949                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154471680                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51210                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291190                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103823928                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4580809                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1444481                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26427760                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1182164                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153019501                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2969                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403857                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625765                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        26537                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214099158                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713216983                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713216983                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45839933                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33335                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17313                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3822665                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15181941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7896922                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309704                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1700493                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149152397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33335                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139213716                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107212                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25187032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57132607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1291                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141750340                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982105                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84355402     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23733553     16.74%     76.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960799      8.44%     84.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812711      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907088      4.87%     95.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703049      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3062901      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119267      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95570      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141750340                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977506     74.91%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155485     11.92%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171929     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114983371     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013131      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359428     10.31%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7841764      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139213716                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.960193                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304920                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009374                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421589904                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174373437                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135102195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140518636                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201059                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2969812                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1081                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155252                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291190                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3871906                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       259002                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149185732                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15181941                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7896922                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17313                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        206969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13134                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084222                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234162                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136840935                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110065                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372781                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21950244                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296384                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7840179                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943827                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135108251                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135102195                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81534780                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221179693                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931835                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368636                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26773100                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956820                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137459150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890606                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708118                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88352581     64.28%     64.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22513246     16.38%     80.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809025      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818828      3.51%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764782      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536961      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563122      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093369      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007236      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137459150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007236                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283646930                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302681482                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57065                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3234795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.449851                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.449851                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689726                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689726                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618375291                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186428371                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145849274                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144985135                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21186622                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18568789                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1650762                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10542008                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10235485                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1473637                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51774                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111756761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117768323                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21186622                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11709122                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23953924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5397001                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2063368                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12737378                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1040363                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141510642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117556718     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1203564      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2204329      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1849413      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3393543      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3673899      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          799058      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          626336      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10203782      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141510642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146130                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.812279                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110864934                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3137108                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23753321                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23608                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3731670                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2271604                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4925                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132881587                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3731670                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111310835                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1577858                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       754001                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23319469                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       816808                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131943548                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83838                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       498977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175207795                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    598631407                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    598631407                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141359930                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33847845                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18817                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9415                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2567390                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21992977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4258748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77443                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       947108                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130398378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122524995                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98998                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21607911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46339251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141510642                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865836                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477348                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90506505     63.96%     63.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20776684     14.68%     78.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10432017      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6836851      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7129869      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3685683      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1653808      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       410815      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78410      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141510642                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307339     59.95%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128806     25.13%     85.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76488     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96699572     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1025244      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9402      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20563200     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4227577      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122524995                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.845087                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             512633                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004184                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387172262                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152025403                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119752434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123037628                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228911                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3981469                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129417                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3731670                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1091919                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49626                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130417193                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21992977                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4258748                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9415                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       800078                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       979764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1779842                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121207082                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20245707                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1317912                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24473124                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18673236                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4227417                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.835997                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119859910                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119752434                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69171025                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164143227                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.825964                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421407                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94994536                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107893159                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22524950                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1655264                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137778972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659527                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97714083     70.92%     70.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15543751     11.28%     82.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11239497      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2513990      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2858796      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1014123      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4240517      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       854177      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1800038      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137778972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94994536                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107893159                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22140835                       # Number of memory references committed
system.switch_cpus1.commit.loads             18011504                       # Number of loads committed
system.switch_cpus1.commit.membars               9400                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16897549                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94179390                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1456988                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1800038                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266397043                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264567997                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3474493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94994536                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107893159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94994536                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.526247                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.526247                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.655202                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.655202                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       560807611                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157298546                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139431099                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18800                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144985135                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23818284                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19302011                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2067339                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9590662                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9139108                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2545650                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91591                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103885704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131123146                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23818284                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11684758                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28646667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6715358                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3359689                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12125190                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1668655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140494280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111847613     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2695231      1.92%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2054342      1.46%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5044258      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1131975      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1628624      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1232640      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773494      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14086103     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140494280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.164281                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904390                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102667607                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4948449                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28205629                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113313                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4559273                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4110584                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42955                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158192384                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81771                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4559273                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103536754                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1363060                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2104772                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27440313                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1490100                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156561939                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        21415                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        275700                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       611205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       166206                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219965772                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729206084                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729206084                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173510123                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46455605                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38087                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21278                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5054285                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15112160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7370059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       125046                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1637909                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153770354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38070                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142779628                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       194974                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28122356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61051626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140494280                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016266                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564179                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80694730     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25124597     17.88%     75.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11744986      8.36%     83.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8613109      6.13%     89.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7652176      5.45%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3039516      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3007810      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       466260      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151096      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140494280                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         575088     68.79%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        116486     13.93%     82.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144398     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119842880     83.94%     83.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2145651      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16807      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13476697      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7297593      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142779628                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984788                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             835972                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005855                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427084477                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181931206                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139189024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143615600                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       350192                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3693045                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1060                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       228479                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4559273                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         831733                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93540                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153808424                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52940                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15112160                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7370059                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21262                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81445                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1125189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179014                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2304203                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140208023                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12952478                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2571600                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20248348                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19913367                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7295870                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967051                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139371650                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139189024                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83486160                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231317714                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.960023                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360916                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101648396                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124833810                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28976277                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2069924                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135935007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.918335                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692101                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84735479     62.34%     62.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23954407     17.62%     79.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10555866      7.77%     87.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5533409      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4407234      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1584805      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1345227      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005519      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2813061      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135935007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101648396                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124833810                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18560691                       # Number of memory references committed
system.switch_cpus2.commit.loads             11419111                       # Number of loads committed
system.switch_cpus2.commit.membars              16808                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17936191                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112479785                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2541391                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2813061                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286932033                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312179716                       # The number of ROB writes
system.switch_cpus2.timesIdled                  72204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4490855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101648396                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124833810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101648396                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.426340                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.426340                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.701095                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.701095                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632217657                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193882026                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147968494                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33616                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144985135                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24325915                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19927971                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2063712                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9967133                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9617900                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2489152                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95056                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108010562                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             130585410                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24325915                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12107052                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28286336                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6167568                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4083680                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12636573                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1612816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    144466669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.105771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.530710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116180333     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2283266      1.58%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3875401      2.68%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2256267      1.56%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1766655      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1552364      1.07%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          954724      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2393828      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13203831      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    144466669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167782                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.900681                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107328306                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5290382                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27688854                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73309                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4085812                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3988826                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     157365831                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4085812                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107870032                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         615071                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3749645                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27202886                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       943218                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     156302060                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         96239                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       543860                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    220707273                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    727169294                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    727169294                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176777429                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43929844                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35171                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17611                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2740379                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14495470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7424071                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        72054                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1690129                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         151170336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141963273                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        89416                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22435924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49658857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    144466669                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.982671                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.545463                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86530807     59.90%     59.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22246678     15.40%     75.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11969423      8.29%     83.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8895556      6.16%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8671294      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3204458      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2439140      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       325729      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       183584      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    144466669                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         126529     28.08%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        168171     37.32%     65.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       155907     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119823647     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1921296      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17560      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12802258      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7398512      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141963273                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.979157                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             450607                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428933238                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    173641672                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138930502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     142413880                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       288460                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3008727                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       119666                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4085812                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         411231                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        55134                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    151205507                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       785915                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14495470                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7424071                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17611                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1188919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1094371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2283290                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139749164                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12482112                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2214109                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19880400                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19778431                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7398288                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.963886                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138930558                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138930502                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82132504                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        227514455                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.958240                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360999                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102783161                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126694719                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24511027                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2081044                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    140380857                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.902507                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.712040                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89141550     63.50%     63.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24691944     17.59%     81.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9657821      6.88%     87.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5081178      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4325902      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2085502      1.49%     96.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       973543      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1516113      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2907304      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    140380857                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102783161                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126694719                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18791148                       # Number of memory references committed
system.switch_cpus3.commit.loads             11486743                       # Number of loads committed
system.switch_cpus3.commit.membars              17560                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18382081                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114057818                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2620396                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2907304                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           288679299                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          306499082                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 518466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102783161                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126694719                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102783161                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.410592                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.410592                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.708922                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.708922                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       628458039                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      193982447                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146956090                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35120                       # number of misc regfile writes
system.l20.replacements                         18891                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686820                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27083                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.359820                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.145903                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.751618                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5475.194794                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2704.907686                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000994                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000458                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.668359                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.330189                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79174                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79174                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18842                       # number of Writeback hits
system.l20.Writeback_hits::total                18842                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79174                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79174                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79174                       # number of overall hits
system.l20.overall_hits::total                  79174                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18881                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18891                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18881                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18891                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18881                       # number of overall misses
system.l20.overall_misses::total                18891                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2993717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5671224013                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5674217730                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2993717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5671224013                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5674217730                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2993717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5671224013                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5674217730                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98055                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98065                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18842                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18842                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98055                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98065                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98055                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98065                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192555                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192638                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192555                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192638                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192555                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192638                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 300366.718553                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 300366.191837                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 300366.718553                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 300366.191837                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 300366.718553                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 300366.191837                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4317                       # number of writebacks
system.l20.writebacks::total                     4317                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18881                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18891                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18881                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18891                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18881                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18891                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2353398                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4465166990                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4467520388                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2353398                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4465166990                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4467520388                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2353398                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4465166990                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4467520388                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192555                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192638                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192555                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192638                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192555                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192638                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 235339.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 236489.962926                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 236489.354084                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 235339.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 236489.962926                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 236489.354084                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 235339.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 236489.962926                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 236489.354084                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13831                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          184809                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22023                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.391636                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.958129                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.135270                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5099.535225                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2884.371377                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024653                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000749                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.622502                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.352096                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33213                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33213                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9040                       # number of Writeback hits
system.l21.Writeback_hits::total                 9040                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33213                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33213                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33213                       # number of overall hits
system.l21.overall_hits::total                  33213                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13817                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13831                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13817                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13831                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13817                       # number of overall misses
system.l21.overall_misses::total                13831                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4348290                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4542764974                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4547113264                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4348290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4542764974                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4547113264                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4348290                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4542764974                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4547113264                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47030                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47044                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9040                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9040                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47030                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47044                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47030                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47044                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293791                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.294001                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293791                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294001                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293791                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294001                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328780.847796                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328762.436845                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328780.847796                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328762.436845                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328780.847796                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328762.436845                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2145                       # number of writebacks
system.l21.writebacks::total                     2145                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13817                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13831                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13817                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13831                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13817                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13831                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3659000002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3662453382                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3659000002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3662453382                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3659000002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3662453382                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293791                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.294001                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293791                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294001                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293791                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294001                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264818.701744                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264800.331285                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264818.701744                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264800.331285                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264818.701744                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264800.331285                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         20394                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          740861                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28586                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.916917                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          204.461380                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.251134                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3516.808941                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          4463.478545                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.024959                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000885                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.429298                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.544858                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        53846                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53846                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20072                       # number of Writeback hits
system.l22.Writeback_hits::total                20072                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        53846                       # number of demand (read+write) hits
system.l22.demand_hits::total                   53846                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        53846                       # number of overall hits
system.l22.overall_hits::total                  53846                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        20380                       # number of ReadReq misses
system.l22.ReadReq_misses::total                20393                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        20380                       # number of demand (read+write) misses
system.l22.demand_misses::total                 20393                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        20380                       # number of overall misses
system.l22.overall_misses::total                20393                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2949336                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6057855192                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6060804528                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2949336                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6057855192                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6060804528                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2949336                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6057855192                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6060804528                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74226                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74239                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20072                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20072                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74226                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74239                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74226                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74239                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.274567                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.274694                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.274567                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.274694                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.274567                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.274694                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       226872                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 297245.102650                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 297200.241652                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       226872                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 297245.102650                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 297200.241652                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       226872                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 297245.102650                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 297200.241652                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3643                       # number of writebacks
system.l22.writebacks::total                     3643                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        20380                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           20393                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        20380                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            20393                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        20380                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           20393                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2119904                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4755833734                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4757953638                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2119904                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4755833734                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4757953638                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2119904                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4755833734                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4757953638                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274567                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.274694                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.274567                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.274694                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.274567                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.274694                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 163069.538462                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 233357.886850                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 233313.079880                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 163069.538462                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 233357.886850                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 233313.079880                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 163069.538462                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 233357.886850                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 233313.079880                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4362                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          316857                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12554                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.239525                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          383.399090                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.016961                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2113.365689                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5681.218260                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046802                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001711                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.257979                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.693508                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        29472                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29472                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9648                       # number of Writeback hits
system.l23.Writeback_hits::total                 9648                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        29472                       # number of demand (read+write) hits
system.l23.demand_hits::total                   29472                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        29472                       # number of overall hits
system.l23.overall_hits::total                  29472                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4346                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4362                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4346                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4362                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4346                       # number of overall misses
system.l23.overall_misses::total                 4362                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5409133                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1461222020                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1466631153                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5409133                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1461222020                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1466631153                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5409133                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1461222020                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1466631153                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33818                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33834                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9648                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9648                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33818                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33834                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33818                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33834                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.128511                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.128924                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.128511                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.128924                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.128511                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.128924                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 338070.812500                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 336222.277957                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 336229.058459                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 338070.812500                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 336222.277957                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 336229.058459                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 338070.812500                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 336222.277957                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 336229.058459                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2864                       # number of writebacks
system.l23.writebacks::total                     2864                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4346                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4362                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4346                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4362                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4346                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4362                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4384527                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1183459778                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1187844305                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4384527                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1183459778                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1187844305                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4384527                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1183459778                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1187844305                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128511                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.128924                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.128511                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.128924                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.128511                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.128924                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274032.937500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 272310.119190                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 272316.438560                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 274032.937500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 272310.119190                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 272316.438560                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 274032.937500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 272310.119190                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 272316.438560                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.990249                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112051                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840203.729091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.990249                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016010                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881395                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104390                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104390                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104390                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3181717                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3181717                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3181717                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3181717                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3181717                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3181717                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104400                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104400                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104400                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104400                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 318171.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 318171.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 318171.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3076717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3076717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3076717                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 307671.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191221478                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1945.066961                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497437                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502563                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10957246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10957246                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16968                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16968                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18666666                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18666666                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18666666                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18666666                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407524                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407524                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407629                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407629                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407629                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407629                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47207413419                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47207413419                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18751834                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18751834                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47226165253                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47226165253                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47226165253                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47226165253                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074295                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035859                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021371                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021371                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021371                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021371                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115839.590844                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115839.590844                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 178588.895238                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 178588.895238                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115855.754259                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115855.754259                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115855.754259                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115855.754259                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18842                       # number of writebacks
system.cpu0.dcache.writebacks::total            18842                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309469                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309574                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309574                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309574                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309574                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11076874005                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11076874005                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11076874005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11076874005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11076874005                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11076874005                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008628                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008628                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005141                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005141                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005141                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005141                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112965.927337                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112965.927337                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112965.927337                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112965.927337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112965.927337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112965.927337                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995031                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924203352                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708324.125693                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995031                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12737362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12737362                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12737362                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12737362                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12737362                       # number of overall hits
system.cpu1.icache.overall_hits::total       12737362                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5125541                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5125541                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12737378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12737378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12737378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12737378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12737378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12737378                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47030                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227418410                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47286                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4809.423719                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.353660                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.646340                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825600                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174400                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18319876                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18319876                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4110515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4110515                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9415                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9415                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9400                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9400                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22430391                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22430391                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22430391                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22430391                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       177349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       177349                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177349                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177349                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177349                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177349                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31914221616                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31914221616                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31914221616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31914221616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31914221616                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31914221616                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18497225                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18497225                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4110515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4110515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22607740                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22607740                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22607740                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22607740                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009588                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009588                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007845                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007845                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007845                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007845                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 179951.517155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 179951.517155                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 179951.517155                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179951.517155                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 179951.517155                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179951.517155                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9040                       # number of writebacks
system.cpu1.dcache.writebacks::total             9040                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130319                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130319                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130319                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47030                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47030                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47030                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47030                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6821034607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6821034607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6821034607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6821034607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6821034607                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6821034607                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145035.819838                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 145035.819838                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 145035.819838                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 145035.819838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 145035.819838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 145035.819838                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996345                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017205928                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050818.403226                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996345                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12125173                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12125173                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12125173                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12125173                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12125173                       # number of overall hits
system.cpu2.icache.overall_hits::total       12125173                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3991901                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3991901                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3991901                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3991901                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3991901                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3991901                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12125190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12125190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12125190                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12125190                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12125190                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12125190                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 234817.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 234817.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 234817.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 234817.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 234817.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 234817.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3057236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3057236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3057236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3057236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3057236                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3057236                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       235172                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       235172                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       235172                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       235172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       235172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       235172                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74226                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180629945                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74482                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2425.148962                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.739197                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.260803                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901325                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098675                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9750639                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9750639                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7107966                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7107966                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20972                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20972                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16858605                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16858605                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16858605                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16858605                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180526                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180526                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180526                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180526                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180526                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180526                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25623587856                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25623587856                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25623587856                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25623587856                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25623587856                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25623587856                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9931165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9931165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7107966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7107966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17039131                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17039131                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17039131                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17039131                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018178                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018178                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010595                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010595                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010595                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010595                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 141938.490057                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 141938.490057                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 141938.490057                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 141938.490057                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 141938.490057                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 141938.490057                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20072                       # number of writebacks
system.cpu2.dcache.writebacks::total            20072                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106300                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106300                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106300                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106300                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106300                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106300                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74226                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74226                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74226                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74226                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74226                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74226                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9749189343                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9749189343                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9749189343                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9749189343                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9749189343                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9749189343                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007474                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007474                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 131344.668216                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 131344.668216                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 131344.668216                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 131344.668216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 131344.668216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 131344.668216                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.022271                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018987121                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205599.829004                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.022271                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024074                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12636556                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12636556                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12636556                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12636556                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12636556                       # number of overall hits
system.cpu3.icache.overall_hits::total       12636556                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5880787                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5880787                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5880787                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5880787                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5880787                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5880787                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12636573                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12636573                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12636573                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12636573                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12636573                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12636573                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 345928.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 345928.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 345928.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 345928.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 345928.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 345928.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5541962                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5541962                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5541962                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5541962                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5541962                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5541962                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 346372.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 346372.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 346372.625000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 346372.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 346372.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 346372.625000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33818                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163755617                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34074                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4805.881816                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.035326                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.964674                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902482                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097518                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9310486                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9310486                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7269285                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7269285                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17584                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17584                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17560                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17560                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16579771                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16579771                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16579771                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16579771                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        86656                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        86656                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        86656                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         86656                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        86656                       # number of overall misses
system.cpu3.dcache.overall_misses::total        86656                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9226292043                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9226292043                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9226292043                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9226292043                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9226292043                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9226292043                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9397142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9397142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7269285                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7269285                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16666427                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16666427                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16666427                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16666427                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005199                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005199                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005199                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005199                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106470.319920                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106470.319920                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106470.319920                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106470.319920                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106470.319920                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106470.319920                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9648                       # number of writebacks
system.cpu3.dcache.writebacks::total             9648                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52838                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52838                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52838                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52838                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52838                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52838                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33818                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33818                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33818                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33818                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33818                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33818                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3420090476                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3420090476                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3420090476                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3420090476                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3420090476                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3420090476                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002029                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002029                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101132.251345                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101132.251345                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101132.251345                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101132.251345                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101132.251345                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101132.251345                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
