

================================================================
== Vitis HLS Report for 'sigmoid_top'
================================================================
* Date:           Tue Dec  7 16:25:45 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       8_8_200m (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.553 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %in_r" [Sigmoid.cpp:3]   --->   Operation 13 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @llvm.part.select.i8, i8 %in_read, i32 7, i32 0"   --->   Operation 14 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 16777215, i8 %p_Result_s"   --->   Operation 15 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_6, i1 1"   --->   Operation 16 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.51ns)   --->   "%sub_ln947 = sub i32 8, i32 %l"   --->   Operation 17 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln947"   --->   Operation 18 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 19 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.35ns)   --->   "%add_ln952 = add i8 %trunc_ln947, i8 203"   --->   Operation 20 'add' 'add_ln952' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 21 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %in_read, i32 4, i32 7"   --->   Operation 22 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.86ns)   --->   "%icmp_ln1549_1 = icmp_ne  i4 %tmp_10, i4 0"   --->   Operation 23 'icmp' 'icmp_ln1549_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %in_read, i32 1, i32 7"   --->   Operation 24 'partselect' 'r_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 25 [1/1] (1.51ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 25 'add' 'lsb_index' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 26 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.28ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_6, i31 0"   --->   Operation 27 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.01ns)   --->   "%sub_ln950 = sub i4 14, i4 %trunc_ln950"   --->   Operation 28 'sub' 'sub_ln950' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i4 %sub_ln950"   --->   Operation 29 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i8 255, i8 %zext_ln950"   --->   Operation 30 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i8 %in_read, i8 %lshr_ln950"   --->   Operation 31 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.41ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i8 %p_Result_2, i8 0"   --->   Operation 32 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i679)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 33 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i679)   --->   "%xor_ln952 = xor i1 %tmp_8, i1 1"   --->   Operation 34 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i679)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 35 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln952 = shl i8 1, i8 %add_ln952"   --->   Operation 36 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln952 = and i8 %shl_ln952, i8 %in_read"   --->   Operation 37 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.83ns) (out node of the LUT)   --->   "%p_Result_3 = icmp_ne  i8 %and_ln952, i8 0"   --->   Operation 38 'icmp' 'p_Result_3' <Predicate = true> <Delay = 1.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tobool29_i_i679)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 39 'or' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.28ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 40 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.51ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 41 'add' 'add_ln961' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.51ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 42 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.47ns) (out node of the LUT)   --->   "%tobool29_i_i679 = and i1 %a, i1 %xor_ln952"   --->   Operation 43 'and' 'tobool29_i_i679' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.36>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i8 %in_read"   --->   Operation 44 'zext' 'zext_ln960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 45 'zext' 'zext_ln961' <Predicate = (icmp_ln961)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 46 'lshr' 'lshr_ln961' <Predicate = (icmp_ln961)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 47 'zext' 'zext_ln962' <Predicate = (!icmp_ln961)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 48 'shl' 'shl_ln962' <Predicate = (!icmp_ln961)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 49 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln964 = zext i1 %tobool29_i_i679"   --->   Operation 50 'zext' 'zext_ln964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.00ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln964"   --->   Operation 51 'add' 'm_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63"   --->   Operation 52 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54"   --->   Operation 53 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_1, i32 1, i32 52"   --->   Operation 54 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.36ns)   --->   "%icmp_ln1560_1 = icmp_eq  i52 %trunc_ln3, i52 0"   --->   Operation 55 'icmp' 'icmp_ln1560_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.55>
ST_4 : Operation 56 [1/1] (0.94ns)   --->   "%icmp_ln1549 = icmp_ugt  i8 %in_read, i8 79"   --->   Operation 56 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_5"   --->   Operation 57 'zext' 'zext_ln965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.49ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 58 'select' 'select_ln946' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 4, i11 %trunc_ln946"   --->   Operation 59 'sub' 'sub_ln968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 60 'add' 'add_ln968' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln968"   --->   Operation 61 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 62 'partset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.07ns)   --->   "%icmp_ln1560 = icmp_ne  i11 %add_ln968, i11 2047"   --->   Operation 63 'icmp' 'icmp_ln1560' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.81>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_7"   --->   Operation 64 'bitcast' 'bitcast_ln741' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 65 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i8 %in_read"   --->   Operation 66 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.70ns)   --->   "%r_V = mul i13 %zext_ln1168, i13 23"   --->   Operation 67 'mul' 'r_V' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%n = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %r_V, i32 4, i32 7"   --->   Operation 68 'partselect' 'n' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V, i32 4, i32 11"   --->   Operation 69 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%or_ln1560 = or i1 %icmp_ln1560_1, i1 %icmp_ln1560"   --->   Operation 70 'or' 'or_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/2] (2.81ns)   --->   "%tmp_1 = fcmp_oge  i64 %bitcast_ln741, i64 2.375"   --->   Operation 71 'dcmp' 'tmp_1' <Predicate = (!icmp_ln1549)> <Delay = 2.81> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1560)   --->   "%and_ln1560 = and i1 %or_ln1560, i1 %tmp_1"   --->   Operation 72 'and' 'and_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.47ns) (out node of the LUT)   --->   "%xor_ln1560 = xor i1 %and_ln1560, i1 1"   --->   Operation 73 'xor' 'xor_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %tmp_5"   --->   Operation 74 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.70ns)   --->   "%mul_ln1168 = mul i10 %zext_ln1171_1, i10 11"   --->   Operation 75 'mul' 'mul_ln1168' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%j = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mul_ln1168, i32 2, i32 9"   --->   Operation 76 'partselect' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %n"   --->   Operation 77 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%ROM_EXP_V_addr = getelementptr i7 %ROM_EXP_V, i64 0, i64 %zext_ln573"   --->   Operation 78 'getelementptr' 'ROM_EXP_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (1.14ns)   --->   "%r_V_1 = load i4 %ROM_EXP_V_addr"   --->   Operation 79 'load' 'r_V_1' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 2.38>
ST_7 : Operation 80 [1/1] (0.94ns)   --->   "%icmp_ln938 = icmp_eq  i8 %in_read, i8 0"   --->   Operation 80 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1245 = zext i7 %r_1"   --->   Operation 81 'zext' 'zext_ln1245' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.35ns)   --->   "%ret_V = add i9 %zext_ln1245, i9 216"   --->   Operation 82 'add' 'ret_V' <Predicate = (!icmp_ln1549)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%r_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %in_read, i1 0"   --->   Operation 83 'bitconcatenate' 'r_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1245_1 = zext i9 %r_4"   --->   Operation 84 'zext' 'zext_ln1245_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.35ns)   --->   "%ret_V_1 = add i10 %zext_ln1245_1, i10 160"   --->   Operation 85 'add' 'ret_V_1' <Predicate = (!icmp_ln1549)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%r_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %in_read, i2 0"   --->   Operation 86 'bitconcatenate' 'r_5' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.35ns)   --->   "%ret_V_2 = add i10 %r_5, i10 128"   --->   Operation 87 'add' 'ret_V_2' <Predicate = (!icmp_ln1549)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.47ns)   --->   "%or_ln938 = or i1 %icmp_ln1549, i1 %icmp_ln938"   --->   Operation 88 'or' 'or_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln1560_1 = or i1 %or_ln938, i1 %xor_ln1560"   --->   Operation 89 'or' 'or_ln1560_1' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%xor_ln938 = xor i1 %or_ln938, i1 1"   --->   Operation 90 'xor' 'xor_ln938' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1549_1)   --->   "%and_ln1549 = and i1 %icmp_ln1549_1, i1 %xor_ln938"   --->   Operation 91 'and' 'and_ln1549' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln1549_1 = and i1 %and_ln1549, i1 %xor_ln1560"   --->   Operation 92 'and' 'and_ln1549_1' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %ret_V, i32 2, i32 8"   --->   Operation 93 'partselect' 'tmp_2' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%zext_ln1549 = zext i7 %tmp_2"   --->   Operation 94 'zext' 'zext_ln1549' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_V_1, i32 2, i32 9"   --->   Operation 95 'partselect' 'tmp_3' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_V_2, i32 2, i32 9"   --->   Operation 96 'partselect' 'tmp_4' <Predicate = (!icmp_ln1549)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%select_ln1560 = select i1 %or_ln1560_1, i8 %tmp_4, i8 %zext_ln1549"   --->   Operation 97 'select' 'select_ln1560' <Predicate = (!icmp_ln1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.47ns) (out node of the LUT)   --->   "%x0_V = select i1 %and_ln1549_1, i8 %tmp_3, i8 %select_ln1560"   --->   Operation 98 'select' 'x0_V' <Predicate = (!icmp_ln1549)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1246 = sext i8 %j"   --->   Operation 99 'sext' 'sext_ln1246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.35ns)   --->   "%ret_V_3 = sub i9 64, i9 %sext_ln1246"   --->   Operation 100 'sub' 'ret_V_3' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/2] (1.14ns)   --->   "%r_V_1 = load i4 %ROM_EXP_V_addr"   --->   Operation 101 'load' 'r_V_1' <Predicate = true> <Delay = 1.14> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>

State 8 <SV = 7> <Delay = 3.07>
ST_8 : Operation 102 [1/1] (0.37ns) (out node of the LUT)   --->   "%x0_V_2 = select i1 %icmp_ln1549, i8 64, i8 %x0_V"   --->   Operation 102 'select' 'x0_V_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1168_1 = zext i7 %r_V_1"   --->   Operation 103 'zext' 'zext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i9 %ret_V_3"   --->   Operation 104 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (2.57ns)   --->   "%r_V_2 = mul i16 %sext_ln1171, i16 %zext_ln1168_1"   --->   Operation 105 'mul' 'r_V_2' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %x0_V_2"   --->   Operation 106 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i8 %x0_V_2"   --->   Operation 107 'trunc' 'trunc_ln1352' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (2.70ns)   --->   "%r_V_4 = mul i16 %zext_ln1171, i16 %zext_ln1171"   --->   Operation 108 'mul' 'r_V_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.23>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%m_4 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %r_V, i32 8, i32 11"   --->   Operation 109 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%sext_ln1168 = sext i16 %r_V_2"   --->   Operation 110 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln1386 = zext i4 %m_4"   --->   Operation 111 'zext' 'zext_ln1386' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%r = ashr i47 %sext_ln1168, i47 %zext_ln1386"   --->   Operation 112 'ashr' 'r' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%exp_negx_V = partselect i8 @_ssdm_op_PartSelect.i8.i47.i32.i32, i47 %r, i32 6, i32 13"   --->   Operation 113 'partselect' 'exp_negx_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%sext_ln1245 = sext i8 %exp_negx_V"   --->   Operation 114 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (2.21ns) (out node of the LUT)   --->   "%ret_V_4 = add i9 %sext_ln1245, i9 64"   --->   Operation 115 'add' 'ret_V_4' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i16 %r_V_4"   --->   Operation 116 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1246_1 = sext i9 %ret_V_4"   --->   Operation 117 'sext' 'sext_ln1246_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [3/3] (1.02ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 118 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.02>
ST_10 : Operation 119 [2/3] (1.02ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 119 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln1246 = mul i19 %sext_ln1246_1, i19 %zext_ln1246"   --->   Operation 120 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i6.i13, i6 %trunc_ln1352, i13 0"   --->   Operation 121 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [2/2] (1.49ns) (root node of the DSP)   --->   "%ret_V_5 = sub i19 %lhs_V, i19 %mul_ln1246"   --->   Operation 122 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 125 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/2] (1.49ns) (root node of the DSP)   --->   "%ret_V_5 = sub i19 %lhs_V, i19 %mul_ln1246"   --->   Operation 128 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %ret_V_5, i32 12, i32 18"   --->   Operation 129 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_7, i1 0"   --->   Operation 130 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i8 %and_ln" [Sigmoid.cpp:37]   --->   Operation 131 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROM_EXP_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 0111111100000]
p_Result_s        (partselect    ) [ 0000000000000]
p_Result_6        (bitconcatenate) [ 0000000000000]
l                 (cttz          ) [ 0000000000000]
sub_ln947         (sub           ) [ 0110000000000]
trunc_ln947       (trunc         ) [ 0000000000000]
trunc_ln950       (trunc         ) [ 0110000000000]
add_ln952         (add           ) [ 0110000000000]
trunc_ln946       (trunc         ) [ 0111100000000]
tmp_10            (partselect    ) [ 0000000000000]
icmp_ln1549_1     (icmp          ) [ 0111111100000]
r_1               (partselect    ) [ 0111111100000]
lsb_index         (add           ) [ 0000000000000]
tmp_6             (partselect    ) [ 0000000000000]
icmp_ln949        (icmp          ) [ 0000000000000]
sub_ln950         (sub           ) [ 0000000000000]
zext_ln950        (zext          ) [ 0000000000000]
lshr_ln950        (lshr          ) [ 0000000000000]
p_Result_2        (and           ) [ 0000000000000]
icmp_ln950        (icmp          ) [ 0000000000000]
tmp_8             (bitselect     ) [ 0000000000000]
xor_ln952         (xor           ) [ 0000000000000]
and_ln949         (and           ) [ 0000000000000]
shl_ln952         (shl           ) [ 0000000000000]
and_ln952         (and           ) [ 0000000000000]
p_Result_3        (icmp          ) [ 0000000000000]
a                 (or            ) [ 0000000000000]
icmp_ln961        (icmp          ) [ 0101000000000]
add_ln961         (add           ) [ 0101000000000]
sub_ln962         (sub           ) [ 0101000000000]
tobool29_i_i679   (and           ) [ 0101000000000]
zext_ln960        (zext          ) [ 0000000000000]
zext_ln961        (zext          ) [ 0000000000000]
lshr_ln961        (lshr          ) [ 0000000000000]
zext_ln962        (zext          ) [ 0000000000000]
shl_ln962         (shl           ) [ 0000000000000]
m                 (select        ) [ 0000000000000]
zext_ln964        (zext          ) [ 0000000000000]
m_1               (add           ) [ 0000000000000]
m_5               (partselect    ) [ 0100100000000]
p_Result_4        (bitselect     ) [ 0100100000000]
trunc_ln3         (partselect    ) [ 0000000000000]
icmp_ln1560_1     (icmp          ) [ 0100111000000]
icmp_ln1549       (icmp          ) [ 0100011110000]
zext_ln965        (zext          ) [ 0000000000000]
select_ln946      (select        ) [ 0000000000000]
sub_ln968         (sub           ) [ 0000000000000]
add_ln968         (add           ) [ 0000000000000]
tmp               (bitconcatenate) [ 0000000000000]
p_Result_7        (partset       ) [ 0100010000000]
icmp_ln1560       (icmp          ) [ 0100011000000]
bitcast_ln741     (bitcast       ) [ 0100001000000]
zext_ln1168       (zext          ) [ 0000000000000]
r_V               (mul           ) [ 0100001111000]
n                 (partselect    ) [ 0100001000000]
tmp_5             (partselect    ) [ 0100001000000]
or_ln1560         (or            ) [ 0000000000000]
tmp_1             (dcmp          ) [ 0000000000000]
and_ln1560        (and           ) [ 0000000000000]
xor_ln1560        (xor           ) [ 0100000100000]
zext_ln1171_1     (zext          ) [ 0000000000000]
mul_ln1168        (mul           ) [ 0000000000000]
j                 (partselect    ) [ 0100000100000]
zext_ln573        (zext          ) [ 0000000000000]
ROM_EXP_V_addr    (getelementptr ) [ 0100000100000]
icmp_ln938        (icmp          ) [ 0000000000000]
zext_ln1245       (zext          ) [ 0000000000000]
ret_V             (add           ) [ 0000000000000]
r_4               (bitconcatenate) [ 0000000000000]
zext_ln1245_1     (zext          ) [ 0000000000000]
ret_V_1           (add           ) [ 0000000000000]
r_5               (bitconcatenate) [ 0000000000000]
ret_V_2           (add           ) [ 0000000000000]
or_ln938          (or            ) [ 0000000000000]
or_ln1560_1       (or            ) [ 0000000000000]
xor_ln938         (xor           ) [ 0000000000000]
and_ln1549        (and           ) [ 0000000000000]
and_ln1549_1      (and           ) [ 0000000000000]
tmp_2             (partselect    ) [ 0000000000000]
zext_ln1549       (zext          ) [ 0000000000000]
tmp_3             (partselect    ) [ 0000000000000]
tmp_4             (partselect    ) [ 0000000000000]
select_ln1560     (select        ) [ 0000000000000]
x0_V              (select        ) [ 0100000010000]
sext_ln1246       (sext          ) [ 0000000000000]
ret_V_3           (sub           ) [ 0100000010000]
r_V_1             (load          ) [ 0100000010000]
x0_V_2            (select        ) [ 0000000000000]
zext_ln1168_1     (zext          ) [ 0000000000000]
sext_ln1171       (sext          ) [ 0000000000000]
r_V_2             (mul           ) [ 0100000001000]
zext_ln1171       (zext          ) [ 0000000000000]
trunc_ln1352      (trunc         ) [ 0100000001110]
r_V_4             (mul           ) [ 0100000001000]
m_4               (partselect    ) [ 0000000000000]
sext_ln1168       (sext          ) [ 0000000000000]
zext_ln1386       (zext          ) [ 0000000000000]
r                 (ashr          ) [ 0000000000000]
exp_negx_V        (partselect    ) [ 0000000000000]
sext_ln1245       (sext          ) [ 0000000000000]
ret_V_4           (add           ) [ 0000000000000]
zext_ln1246       (zext          ) [ 0100000000110]
sext_ln1246_1     (sext          ) [ 0100000000110]
mul_ln1246        (mul           ) [ 0100000000001]
lhs_V             (bitconcatenate) [ 0100000000001]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000]
specpipeline_ln0  (specpipeline  ) [ 0000000000000]
spectopmodule_ln0 (spectopmodule ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000]
specinterface_ln0 (specinterface ) [ 0000000000000]
ret_V_5           (sub           ) [ 0000000000000]
tmp_7             (partselect    ) [ 0000000000000]
and_ln            (bitconcatenate) [ 0000000000000]
ret_ln37          (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ROM_EXP_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROM_EXP_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i6.i13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="in_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ROM_EXP_V_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ROM_EXP_V_addr/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_6_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="l_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sub_ln947_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln947_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln950_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln952_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln952/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln946_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_10_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="0" index="3" bw="4" slack="0"/>
<pin id="235" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln1549_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="0" index="3" bw="4" slack="0"/>
<pin id="251" dir="1" index="4" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="lsb_index_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln949_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="31" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln950_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="1"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln950_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="lshr_ln950_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln950_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln952_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="and_ln949_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln952_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="1"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="and_ln952_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="1"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Result_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="a_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln961_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln961_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sub_ln962_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tobool29_i_i679_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool29_i_i679/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln960_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln961_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="lshr_ln961_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln962_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="shl_ln962_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="m_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="64" slack="0"/>
<pin id="392" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln964_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="m_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="m_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="63" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Result_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="7" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="52" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln1560_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="52" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560_1/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln1549_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="3"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln965_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="63" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln946_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="0" index="2" bw="11" slack="0"/>
<pin id="450" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sub_ln968_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="11" slack="3"/>
<pin id="456" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln968_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="0"/>
<pin id="461" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="11" slack="0"/>
<pin id="468" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="63" slack="0"/>
<pin id="475" dir="0" index="2" bw="12" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="0" index="4" bw="7" slack="0"/>
<pin id="478" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln1560_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1560/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="bitcast_ln741_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln741/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln1168_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="4"/>
<pin id="496" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_V_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="0"/>
<pin id="500" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="n_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="13" slack="0"/>
<pin id="506" dir="0" index="2" bw="4" slack="0"/>
<pin id="507" dir="0" index="3" bw="4" slack="0"/>
<pin id="508" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="13" slack="0"/>
<pin id="516" dir="0" index="2" bw="4" slack="0"/>
<pin id="517" dir="0" index="3" bw="5" slack="0"/>
<pin id="518" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln1560_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="3"/>
<pin id="525" dir="0" index="1" bw="1" slack="2"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="and_ln1560_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1560/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln1560_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1560/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln1171_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="mul_ln1168_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="j_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="10" slack="0"/>
<pin id="551" dir="0" index="2" bw="3" slack="0"/>
<pin id="552" dir="0" index="3" bw="5" slack="0"/>
<pin id="553" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln573_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln938_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="6"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln1245_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="6"/>
<pin id="569" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="ret_V_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="0" index="1" bw="9" slack="0"/>
<pin id="573" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="r_4_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="6"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_4/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln1245_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="0"/>
<pin id="585" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_1/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="ret_V_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="0"/>
<pin id="590" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="r_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="6"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_5/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="ret_V_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="0" index="1" bw="9" slack="0"/>
<pin id="603" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_ln938_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="3"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln938/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln1560_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="1"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1560_1/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln938_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln938/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="and_ln1549_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="6"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="and_ln1549_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="1"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1549_1/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="0" index="1" bw="9" slack="0"/>
<pin id="635" dir="0" index="2" bw="3" slack="0"/>
<pin id="636" dir="0" index="3" bw="5" slack="0"/>
<pin id="637" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln1549_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="0"/>
<pin id="644" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1549/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="10" slack="0"/>
<pin id="649" dir="0" index="2" bw="3" slack="0"/>
<pin id="650" dir="0" index="3" bw="5" slack="0"/>
<pin id="651" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="10" slack="0"/>
<pin id="659" dir="0" index="2" bw="3" slack="0"/>
<pin id="660" dir="0" index="3" bw="5" slack="0"/>
<pin id="661" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln1560_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="0" index="2" bw="7" slack="0"/>
<pin id="670" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1560/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="x0_V_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="0" index="2" bw="8" slack="0"/>
<pin id="678" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln1246_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="ret_V_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="x0_V_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="4"/>
<pin id="693" dir="0" index="1" bw="8" slack="0"/>
<pin id="694" dir="0" index="2" bw="8" slack="1"/>
<pin id="695" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V_2/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln1168_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="1"/>
<pin id="699" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168_1/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1171_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="r_V_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="0" index="1" bw="7" slack="0"/>
<pin id="706" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln1171_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln1352_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="r_V_4_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="m_4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="0"/>
<pin id="725" dir="0" index="1" bw="13" slack="4"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="0" index="3" bw="5" slack="0"/>
<pin id="728" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln1168_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="1"/>
<pin id="734" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168/9 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln1386_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1386/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="r_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="0"/>
<pin id="741" dir="0" index="1" bw="4" slack="0"/>
<pin id="742" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="exp_negx_V_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="47" slack="0"/>
<pin id="748" dir="0" index="2" bw="4" slack="0"/>
<pin id="749" dir="0" index="3" bw="5" slack="0"/>
<pin id="750" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_negx_V/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln1245_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="ret_V_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="0"/>
<pin id="762" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln1246_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="1"/>
<pin id="767" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sext_ln1246_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="0"/>
<pin id="770" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1246_1/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="lhs_V_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="19" slack="0"/>
<pin id="774" dir="0" index="1" bw="6" slack="3"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_7_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="7" slack="0"/>
<pin id="781" dir="0" index="1" bw="19" slack="0"/>
<pin id="782" dir="0" index="2" bw="5" slack="0"/>
<pin id="783" dir="0" index="3" bw="6" slack="0"/>
<pin id="784" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="788" class="1004" name="and_ln_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="7" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/12 "/>
</bind>
</comp>

<comp id="796" class="1007" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="0"/>
<pin id="798" dir="0" index="1" bw="16" slack="0"/>
<pin id="799" dir="0" index="2" bw="19" slack="0"/>
<pin id="800" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246/9 ret_V_5/11 "/>
</bind>
</comp>

<comp id="805" class="1005" name="in_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="sub_ln947_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="824" class="1005" name="trunc_ln950_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="1"/>
<pin id="826" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln950 "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln952_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln952 "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln946_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="11" slack="3"/>
<pin id="836" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="839" class="1005" name="icmp_ln1549_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="6"/>
<pin id="841" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1549_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="r_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="6"/>
<pin id="846" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="icmp_ln961_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln961 "/>
</bind>
</comp>

<comp id="854" class="1005" name="add_ln961_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln961 "/>
</bind>
</comp>

<comp id="859" class="1005" name="sub_ln962_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln962 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tobool29_i_i679_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool29_i_i679 "/>
</bind>
</comp>

<comp id="869" class="1005" name="m_5_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="63" slack="1"/>
<pin id="871" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_Result_4_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="879" class="1005" name="icmp_ln1560_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="3"/>
<pin id="881" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1560_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln1549_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1549 "/>
</bind>
</comp>

<comp id="890" class="1005" name="p_Result_7_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="1"/>
<pin id="892" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="895" class="1005" name="icmp_ln1560_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="2"/>
<pin id="897" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1560 "/>
</bind>
</comp>

<comp id="900" class="1005" name="bitcast_ln741_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="64" slack="1"/>
<pin id="902" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln741 "/>
</bind>
</comp>

<comp id="905" class="1005" name="r_V_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="13" slack="4"/>
<pin id="907" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="910" class="1005" name="n_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="4" slack="1"/>
<pin id="912" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_5_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="920" class="1005" name="xor_ln1560_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln1560 "/>
</bind>
</comp>

<comp id="926" class="1005" name="j_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="1"/>
<pin id="928" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="931" class="1005" name="ROM_EXP_V_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="1"/>
<pin id="933" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ROM_EXP_V_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="x0_V_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="1"/>
<pin id="938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x0_V "/>
</bind>
</comp>

<comp id="941" class="1005" name="ret_V_3_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="1"/>
<pin id="943" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="946" class="1005" name="r_V_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="7" slack="1"/>
<pin id="948" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="r_V_2_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="1"/>
<pin id="953" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="956" class="1005" name="trunc_ln1352_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="3"/>
<pin id="958" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1352 "/>
</bind>
</comp>

<comp id="961" class="1005" name="r_V_4_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="1"/>
<pin id="963" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="966" class="1005" name="zext_ln1246_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="19" slack="1"/>
<pin id="968" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1246 "/>
</bind>
</comp>

<comp id="971" class="1005" name="sext_ln1246_1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="19" slack="1"/>
<pin id="973" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1246_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="lhs_V_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="19" slack="1"/>
<pin id="978" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="102" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="84" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="156" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="180" pin="4"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="190" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="198" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="212" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="198" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="156" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="244"><net_src comp="230" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="156" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="256" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="42" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="256" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="271" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="297" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="317" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="256" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="10" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="339" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="311" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="386"><net_src comp="367" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="373" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="382" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="402"><net_src comp="388" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="398" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="398" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="32" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="436"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="66" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="68" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="451"><net_src comp="70" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="74" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="446" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="78" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="458" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="443" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="464" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="482"><net_src comp="64" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="483"><net_src comp="58" pin="0"/><net_sink comp="472" pin=4"/></net>

<net id="488"><net_src comp="458" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="86" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="88" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="26" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="8" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="519"><net_src comp="90" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="497" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="26" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="92" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="175" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="18" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="554"><net_src comp="96" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="98" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="558" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="566"><net_src comp="46" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="567" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="104" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="106" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="78" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="586"><net_src comp="576" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="108" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="110" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="112" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="114" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="562" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="606" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="18" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="638"><net_src comp="116" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="570" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="98" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="20" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="632" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="96" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="587" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="98" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="100" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="662"><net_src comp="96" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="600" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="98" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="100" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="671"><net_src comp="611" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="656" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="642" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="627" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="646" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="666" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="689"><net_src comp="118" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="120" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="697" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="691" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="691" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="709" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="709" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="729"><net_src comp="88" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="20" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="731"><net_src comp="92" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="738"><net_src comp="723" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="732" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="751"><net_src comp="122" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="739" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="124" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="126" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="758"><net_src comp="745" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="118" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="771"><net_src comp="759" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="128" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="130" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="148" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="150" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="787"><net_src comp="152" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="793"><net_src comp="154" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="779" pin="4"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="78" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="801"><net_src comp="768" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="765" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="772" pin="3"/><net_sink comp="796" pin=2"/></net>

<net id="804"><net_src comp="796" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="808"><net_src comp="156" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="814"><net_src comp="805" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="816"><net_src comp="805" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="820"><net_src comp="206" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="827"><net_src comp="216" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="832"><net_src comp="220" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="837"><net_src comp="226" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="842"><net_src comp="240" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="847"><net_src comp="246" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="852"><net_src comp="345" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="857"><net_src comp="351" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="862"><net_src comp="356" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="867"><net_src comp="361" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="872"><net_src comp="404" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="877"><net_src comp="414" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="882"><net_src comp="432" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="887"><net_src comp="438" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="893"><net_src comp="472" pin="5"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="898"><net_src comp="484" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="903"><net_src comp="490" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="908"><net_src comp="497" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="913"><net_src comp="503" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="918"><net_src comp="513" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="923"><net_src comp="533" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="929"><net_src comp="548" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="934"><net_src comp="162" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="939"><net_src comp="674" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="944"><net_src comp="685" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="949"><net_src comp="169" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="954"><net_src comp="703" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="959"><net_src comp="713" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="964"><net_src comp="717" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="969"><net_src comp="765" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="974"><net_src comp="768" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="979"><net_src comp="772" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="796" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigmoid_top : in_r | {1 }
	Port: sigmoid_top : ROM_EXP_V | {6 7 }
  - Chain level:
	State 1
		p_Result_6 : 1
		l : 2
		sub_ln947 : 3
		trunc_ln947 : 4
		trunc_ln950 : 4
		add_ln952 : 5
		trunc_ln946 : 3
		icmp_ln1549_1 : 1
	State 2
		tmp_6 : 1
		icmp_ln949 : 2
		zext_ln950 : 1
		lshr_ln950 : 2
		p_Result_2 : 3
		icmp_ln950 : 3
		tmp_8 : 1
		xor_ln952 : 2
		and_ln949 : 4
		and_ln952 : 1
		p_Result_3 : 1
		a : 4
		icmp_ln961 : 1
		tobool29_i_i679 : 4
	State 3
		lshr_ln961 : 1
		shl_ln962 : 1
		m : 2
		m_1 : 3
		m_5 : 4
		p_Result_4 : 4
		trunc_ln3 : 4
		icmp_ln1560_1 : 5
	State 4
		add_ln968 : 1
		tmp : 2
		p_Result_7 : 3
		icmp_ln1560 : 2
	State 5
		tmp_1 : 1
		r_V : 1
		n : 2
		tmp_5 : 2
	State 6
		and_ln1560 : 1
		xor_ln1560 : 1
		mul_ln1168 : 1
		j : 2
		ROM_EXP_V_addr : 1
		r_V_1 : 2
	State 7
		ret_V : 1
		zext_ln1245_1 : 1
		ret_V_1 : 2
		ret_V_2 : 1
		or_ln938 : 1
		or_ln1560_1 : 1
		xor_ln938 : 1
		and_ln1549 : 1
		and_ln1549_1 : 1
		tmp_2 : 2
		zext_ln1549 : 3
		tmp_3 : 3
		tmp_4 : 2
		select_ln1560 : 4
		x0_V : 5
		ret_V_3 : 1
	State 8
		r_V_2 : 1
		zext_ln1171 : 1
		trunc_ln1352 : 1
		r_V_4 : 2
	State 9
		zext_ln1386 : 1
		r : 2
		exp_negx_V : 3
		sext_ln1245 : 4
		ret_V_4 : 5
		sext_ln1246_1 : 6
		mul_ln1246 : 7
	State 10
	State 11
		ret_V_5 : 1
	State 12
		tmp_7 : 1
		and_ln : 2
		ret_ln37 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln952_fu_220    |    0    |    0    |    15   |
|          |    lsb_index_fu_256    |    0    |    0    |    39   |
|          |    add_ln961_fu_351    |    0    |    0    |    39   |
|          |       m_1_fu_398       |    0    |    0    |    71   |
|    add   |    add_ln968_fu_458    |    0    |    0    |    11   |
|          |      ret_V_fu_570      |    0    |    0    |    16   |
|          |     ret_V_1_fu_587     |    0    |    0    |    16   |
|          |     ret_V_2_fu_600     |    0    |    0    |    17   |
|          |     ret_V_4_fu_759     |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |       r_V_fu_497       |    0    |    0    |    41   |
|    mul   |    mul_ln1168_fu_542   |    0    |    0    |    41   |
|          |      r_V_2_fu_703      |    0    |    0    |    49   |
|          |      r_V_4_fu_717      |    0    |    0    |    41   |
|----------|------------------------|---------|---------|---------|
|          |  icmp_ln1549_1_fu_240  |    0    |    0    |    9    |
|          |    icmp_ln949_fu_271   |    0    |    0    |    17   |
|          |    icmp_ln950_fu_297   |    0    |    0    |    11   |
|          |    p_Result_3_fu_333   |    0    |    0    |    11   |
|   icmp   |    icmp_ln961_fu_345   |    0    |    0    |    18   |
|          |  icmp_ln1560_1_fu_432  |    0    |    0    |    24   |
|          |   icmp_ln1549_fu_438   |    0    |    0    |    11   |
|          |   icmp_ln1560_fu_484   |    0    |    0    |    11   |
|          |    icmp_ln938_fu_562   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln947_fu_206    |    0    |    0    |    39   |
|          |    sub_ln950_fu_277    |    0    |    0    |    13   |
|    sub   |    sub_ln962_fu_356    |    0    |    0    |    39   |
|          |    sub_ln968_fu_453    |    0    |    0    |    11   |
|          |     ret_V_3_fu_685     |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln952_fu_323    |    0    |    0    |    17   |
|          |    shl_ln962_fu_382    |    0    |    0    |    84   |
|----------|------------------------|---------|---------|---------|
|          |        m_fu_388        |    0    |    0    |    64   |
|          |   select_ln946_fu_446  |    0    |    0    |    11   |
|  select  |  select_ln1560_fu_666  |    0    |    0    |    8    |
|          |       x0_V_fu_674      |    0    |    0    |    8    |
|          |      x0_V_2_fu_691     |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|   lshr   |    lshr_ln950_fu_286   |    0    |    0    |    9    |
|          |    lshr_ln961_fu_373   |    0    |    0    |    84   |
|----------|------------------------|---------|---------|---------|
|   ashr   |        r_fu_739        |    0    |    0    |    35   |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_2_fu_292   |    0    |    0    |    8    |
|          |    and_ln949_fu_317    |    0    |    0    |    2    |
|          |    and_ln952_fu_328    |    0    |    0    |    8    |
|    and   | tobool29_i_i679_fu_361 |    0    |    0    |    2    |
|          |    and_ln1560_fu_527   |    0    |    0    |    2    |
|          |    and_ln1549_fu_622   |    0    |    0    |    2    |
|          |   and_ln1549_1_fu_627  |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |        a_fu_339        |    0    |    0    |    2    |
|    or    |    or_ln1560_fu_523    |    0    |    0    |    2    |
|          |     or_ln938_fu_606    |    0    |    0    |    2    |
|          |   or_ln1560_1_fu_611   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln952_fu_311    |    0    |    0    |    2    |
|    xor   |    xor_ln1560_fu_533   |    0    |    0    |    2    |
|          |    xor_ln938_fu_616    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  mulsub  |       grp_fu_796       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   in_read_read_fu_156  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   dcmp   |       grp_fu_175       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_180   |    0    |    0    |    0    |
|          |      tmp_10_fu_230     |    0    |    0    |    0    |
|          |       r_1_fu_246       |    0    |    0    |    0    |
|          |      tmp_6_fu_261      |    0    |    0    |    0    |
|          |       m_5_fu_404       |    0    |    0    |    0    |
|          |    trunc_ln3_fu_422    |    0    |    0    |    0    |
|          |        n_fu_503        |    0    |    0    |    0    |
|partselect|      tmp_5_fu_513      |    0    |    0    |    0    |
|          |        j_fu_548        |    0    |    0    |    0    |
|          |      tmp_2_fu_632      |    0    |    0    |    0    |
|          |      tmp_3_fu_646      |    0    |    0    |    0    |
|          |      tmp_4_fu_656      |    0    |    0    |    0    |
|          |       m_4_fu_723       |    0    |    0    |    0    |
|          |    exp_negx_V_fu_745   |    0    |    0    |    0    |
|          |      tmp_7_fu_779      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_6_fu_190   |    0    |    0    |    0    |
|          |       tmp_fu_464       |    0    |    0    |    0    |
|bitconcatenate|       r_4_fu_576       |    0    |    0    |    0    |
|          |       r_5_fu_593       |    0    |    0    |    0    |
|          |      lhs_V_fu_772      |    0    |    0    |    0    |
|          |      and_ln_fu_788     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   cttz   |        l_fu_198        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln947_fu_212   |    0    |    0    |    0    |
|   trunc  |   trunc_ln950_fu_216   |    0    |    0    |    0    |
|          |   trunc_ln946_fu_226   |    0    |    0    |    0    |
|          |   trunc_ln1352_fu_713  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln950_fu_282   |    0    |    0    |    0    |
|          |    zext_ln960_fu_367   |    0    |    0    |    0    |
|          |    zext_ln961_fu_370   |    0    |    0    |    0    |
|          |    zext_ln962_fu_379   |    0    |    0    |    0    |
|          |    zext_ln964_fu_395   |    0    |    0    |    0    |
|          |    zext_ln965_fu_443   |    0    |    0    |    0    |
|          |   zext_ln1168_fu_494   |    0    |    0    |    0    |
|   zext   |  zext_ln1171_1_fu_539  |    0    |    0    |    0    |
|          |    zext_ln573_fu_558   |    0    |    0    |    0    |
|          |   zext_ln1245_fu_567   |    0    |    0    |    0    |
|          |  zext_ln1245_1_fu_583  |    0    |    0    |    0    |
|          |   zext_ln1549_fu_642   |    0    |    0    |    0    |
|          |  zext_ln1168_1_fu_697  |    0    |    0    |    0    |
|          |   zext_ln1171_fu_709   |    0    |    0    |    0    |
|          |   zext_ln1386_fu_735   |    0    |    0    |    0    |
|          |   zext_ln1246_fu_765   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_8_fu_303      |    0    |    0    |    0    |
|          |    p_Result_4_fu_414   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  partset |    p_Result_7_fu_472   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln1246_fu_682   |    0    |    0    |    0    |
|          |   sext_ln1171_fu_700   |    0    |    0    |    0    |
|   sext   |   sext_ln1168_fu_732   |    0    |    0    |    0    |
|          |   sext_ln1245_fu_755   |    0    |    0    |    0    |
|          |  sext_ln1246_1_fu_768  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   1019  |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|ROM_EXP_V|    0   |    7   |    2   |
+---------+--------+--------+--------+
|  Total  |    0   |    7   |    2   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| ROM_EXP_V_addr_reg_931|    4   |
|   add_ln952_reg_829   |    8   |
|   add_ln961_reg_854   |   32   |
| bitcast_ln741_reg_900 |   64   |
| icmp_ln1549_1_reg_839 |    1   |
|  icmp_ln1549_reg_884  |    1   |
| icmp_ln1560_1_reg_879 |    1   |
|  icmp_ln1560_reg_895  |    1   |
|   icmp_ln961_reg_849  |    1   |
|    in_read_reg_805    |    8   |
|       j_reg_926       |    8   |
|     lhs_V_reg_976     |   19   |
|      m_5_reg_869      |   63   |
|       n_reg_910       |    4   |
|   p_Result_4_reg_874  |    1   |
|   p_Result_7_reg_890  |   64   |
|      r_1_reg_844      |    7   |
|     r_V_1_reg_946     |    7   |
|     r_V_2_reg_951     |   16   |
|     r_V_4_reg_961     |   16   |
|      r_V_reg_905      |   13   |
|    ret_V_3_reg_941    |    9   |
| sext_ln1246_1_reg_971 |   19   |
|   sub_ln947_reg_817   |   32   |
|   sub_ln962_reg_859   |   32   |
|     tmp_5_reg_915     |    8   |
|tobool29_i_i679_reg_864|    1   |
|  trunc_ln1352_reg_956 |    6   |
|  trunc_ln946_reg_834  |   11   |
|  trunc_ln950_reg_824  |    4   |
|      x0_V_reg_936     |    8   |
|   xor_ln1560_reg_920  |    1   |
|  zext_ln1246_reg_966  |   19   |
+-----------------------+--------+
|         Total         |   489  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_169 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_175    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_796    |  p0  |   3  |   9  |   27   ||    13   |
|     grp_fu_796    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   195  || 3.34693 ||    40   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |  1019  |
|   Memory  |    0   |    -   |    -   |    7   |    2   |
|Multiplexer|    -   |    -   |    3   |    -   |   40   |
|  Register |    -   |    -   |    -   |   489  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    3   |   496  |  1061  |
+-----------+--------+--------+--------+--------+--------+
