Netlist file: C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/work_pnr\T35_ADDR_LINES_W_Z80_2.net   Architecture file: C:/Efinity/2022.1/arch/./arch_oph_129x482_b12_d5.xml
Array size: 129 x 482 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
counter[0]~FF	50	46	0	#0
S100adr0_15[0]~FF	26	35	0	#1
T1/u0/MCycles[0]~FF	44	16	0	#2
T1/u0/R[0]~FF	22	16	0	#3
T1/MCycle[0]~FF	28	16	0	#4
T1/TState[0]~FF	26	37	0	#5
s100_sM1~FF	34	17	0	#6
T1/u0/PC[0]~FF	50	12	0	#7
S100adr0_15[1]~FF	26	22	0	#8
S100adr0_15[2]~FF	26	30	0	#9
S100adr0_15[3]~FF	26	34	0	#10
S100adr0_15[4]~FF	26	27	0	#11
S100adr0_15[5]~FF	26	4	0	#12
S100adr0_15[6]~FF	26	5	0	#13
S100adr0_15[7]~FF	26	8	0	#14
S100adr0_15[8]~FF	26	9	0	#15
S100adr0_15[9]~FF	26	26	0	#16
S100adr0_15[10]~FF	26	18	0	#17
S100adr0_15[11]~FF	26	20	0	#18
S100adr0_15[12]~FF	26	13	0	#19
S100adr0_15[13]~FF	26	23	0	#20
S100adr0_15[14]~FF	26	14	0	#21
S100adr0_15[15]~FF	26	19	0	#22
T1/u0/R[1]~FF	20	16	0	#23
T1/u0/R[2]~FF	16	16	0	#24
T1/u0/R[3]~FF	24	16	0	#25
T1/u0/R[4]~FF	26	25	0	#26
T1/u0/R[5]~FF	42	16	0	#27
T1/u0/R[6]~FF	38	16	0	#28
T1/MCycle[1]~FF	48	16	0	#29
T1/MCycle[2]~FF	30	16	0	#30
T1/TState[1]~FF	26	28	0	#31
T1/TState[2]~FF	32	16	0	#32
T1/u0/PC[1]~FF	46	12	0	#33
T1/u0/PC[2]~FF	36	10	0	#34
T1/u0/PC[3]~FF	38	12	0	#35
T1/u0/PC[4]~FF	28	12	0	#36
T1/u0/PC[5]~FF	20	12	0	#37
T1/u0/PC[6]~FF	42	12	0	#38
T1/u0/PC[7]~FF	24	12	0	#39
T1/u0/PC[8]~FF	30	12	0	#40
T1/u0/PC[9]~FF	32	12	0	#41
T1/u0/PC[10]~FF	34	12	0	#42
T1/u0/PC[11]~FF	26	15	0	#43
T1/u0/PC[12]~FF	26	10	0	#44
T1/u0/PC[13]~FF	8	12	0	#45
T1/u0/PC[14]~FF	16	12	0	#46
T1/u0/PC[15]~FF	12	12	0	#47
counter[1]~FF	50	47	0	#48
counter[2]~FF	50	48	0	#49
counter[3]~FF	50	49	0	#50
counter[4]~FF	50	50	0	#51
counter[5]~FF	50	51	0	#52
counter[6]~FF	50	52	0	#53
counter[7]~FF	50	53	0	#54
counter[8]~FF	50	54	0	#55
counter[9]~FF	50	55	0	#56
counter[10]~FF	50	56	0	#57
counter[11]~FF	50	57	0	#58
s100_PHI~FF	50	58	0	#59
counter[13]~FF	50	59	0	#60
counter[14]~FF	50	60	0	#61
counter[15]~FF	50	61	0	#62
S100adr16_19[0]~FF	50	62	0	#63
S100adr16_19[1]~FF	50	63	0	#64
S100adr16_19[2]~FF	50	64	0	#65
S100adr16_19[3]~FF	50	65	0	#66
seg7_dp~FF	50	66	0	#67
counter[21]~FF	50	67	0	#68
counter[22]~FF	50	68	0	#69
counter[23]~FF	50	69	0	#70
counter[24]~FF	50	70	0	#71
counter[25]~FF	50	71	0	#72
counter[26]~FF	50	72	0	#73
sw1_reset_n	61	483	3	#74
pll0_LOCKED	126	0	3	#75
pll0_2MHz	130	241	1	#76
s100_xrdy	130	274	1	#77
s100_rdy	130	296	1	#78
S100adr0_15[15]	88	0	0	#79
S100adr0_15[14]	16	0	0	#80
S100adr0_15[13]	4	0	0	#81
S100adr0_15[12]	22	0	0	#82
S100adr0_15[11]	82	0	0	#83
S100adr0_15[10]	76	0	0	#84
S100adr0_15[9]	100	0	0	#85
S100adr0_15[8]	58	0	0	#86
S100adr0_15[7]	52	0	0	#87
S100adr0_15[6]	28	0	0	#88
S100adr0_15[5]	10	0	0	#89
S100adr0_15[4]	0	46	0	#90
S100adr0_15[3]	0	61	0	#91
S100adr0_15[2]	0	76	0	#92
S100adr0_15[1]	0	109	0	#93
S100adr0_15[0]	0	117	0	#94
S100adr16_19[3]	34	0	0	#95
S100adr16_19[2]	46	0	0	#96
S100adr16_19[1]	40	0	0	#97
S100adr16_19[0]	64	0	0	#98
SBCLEDs[7]	0	317	0	#99
SBCLEDs[6]	130	3	0	#100
SBCLEDs[5]	130	5	0	#101
SBCLEDs[4]	130	7	0	#102
SBCLEDs[3]	0	298	0	#103
SBCLEDs[2]	0	293	0	#104
SBCLEDs[1]	0	289	0	#105
SBCLEDs[0]	0	277	0	#106
s100_pDBIN	104	483	2	#107
s100_pSYNC	90	483	0	#108
s100_pSTVAL	105	483	2	#109
s100_n_pWR	100	483	0	#110
s100_sMWRT	130	475	0	#111
s100_pHLDA	71	483	0	#112
s100_sHLTA	42	483	2	#113
s100_sINTA	72	483	0	#114
s100_n_sWO	62	483	0	#115
s100_sMEMR	0	51	2	#116
s100_sINP	52	483	0	#117
s100_sOUT	47	483	0	#118
s100_sM1	67	483	0	#119
s100_PHI	80	483	2	#120
s100_clock	76	483	2	#121
s100_PHANTOM	130	276	0	#122
s100_ADSB	71	0	0	#123
s100_CDSB	95	0	0	#124
seg7[6]		0	334	0	#125
seg7[5]		0	330	0	#126
seg7[4]		0	327	0	#127
seg7[3]		0	325	0	#128
seg7[2]		0	323	0	#129
seg7[1]		0	321	0	#130
seg7[0]		0	319	0	#131
seg7_dp		0	339	0	#132
boardActive	101	483	0	#133
F_add_oe	107	0	0	#134
F_bus_stat_oe	119	0	0	#135
F_bus_ctl_oe	130	477	0	#136
GND		54	255	0	#137
LUT__456	31	16	0	#138
LUT__457	26	21	0	#139
LUT__459	26	29	0	#140
LUT__460	26	16	0	#141
LUT__461	28	17	0	#142
LUT__462	31	17	0	#143
LUT__463	26	17	0	#144
LUT__466	30	28	0	#145
LUT__467	32	28	0	#146
LUT__468	39	16	0	#147
LUT__469	34	25	0	#148
LUT__471	34	16	0	#149
LUT__472	46	16	0	#150
LUT__473	26	12	0	#151
LUT__475	25	12	0	#152
LUT__494	23	16	0	#153
LUT__503	48	12	0	#154
LUT__506	36	12	0	#155
LUT__509	33	12	0	#156
LUT__512	37	12	0	#157
LUT__514	27	12	0	#158
LUT__516	23	12	0	#159
LUT__517	22	12	0	#160
LUT__519	32	15	0	#161
LUT__521	21	12	0	#162
LUT__523	11	12	0	#163
LUT__525	4	12	0	#164
LUT__527	15	12	0	#165
LUT__553	48	72	0	#166
LUT__554	53	69	0	#167
LUT__555	56	70	0	#168
LUT__556	82	69	0	#169
LUT__557	47	68	0	#170
LUT__558	47	67	0	#171
LUT__559	5	289	0	#172
LUT__560	34	68	0	#173
LUT__561	92	481	0	#174
LUT__562	126	251	0	#175
CLKBUF__1	1	238	0	#176
CLKBUF__0	129	241	0	#177
