../../../../../../../rtl/pu/riscv/vhdl/wb/pkg/peripheral_dbg_pu_pkg.vhd

../../../../../../../rtl/pu/riscv/vhdl/wb/wb/peripheral_dbg_pu_jsp_wb_biu.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/wb/peripheral_dbg_pu_jsp_wb_module.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/wb/peripheral_dbg_pu_top_wb.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/wb/peripheral_dbg_pu_wb_biu.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/wb/peripheral_dbg_pu_wb_module.vhd

../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_bus_module_core.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_bytefifo.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_crc32.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_jsp_module_core.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_or1k_biu.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_or1k_module.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_or1k_status_reg.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_syncflop.vhd
../../../../../../../rtl/pu/riscv/vhdl/wb/core/peripheral_dbg_pu_syncreg.vhd

../../../../../../../bench/pu/riscv/vhdl/tests/wb/peripheral_dbg_pu_testbench.vhd
