[{"name": "\u8303\u80b2\u6210", "email": "skystar@ntut.edu.tw", "latestUpdate": "2007-09-19 13:18:21", "objective": "\u672c\u8ab2\u7a0b\u5728\u8a13\u7df4\u5b78\u751f\u5982\u4f55\u4f7f\u7528\u96fb\u8166\u8f14\u52a9\u8a2d\u8a08\u8edf\u4f53\u4f86\u8a2d\u8a08\u7a4d\u4f53\u96fb\u8def\u4f48\u5c40,\u9032\u800c\u80fd\u57f9\u990a\u5b78\u751f\u5177\u6709\u8a2d\u8a08\u7a4d\u4f53\u96fb\u8def\u4f48\u5c40\u7684\u80fd\u529b,\u8ab2\u7a0b\u5167\u5bb9\u5305\u5ff5\uff1a 1. SOPC\u4ecb\u7d39 2.SOPC\u767c\u5c55\u74b0\u5883 3.\u7cfb\u7d71\u5c64\u8a2d\u8a08\u7df4\u7fd2 4.SOPC\u9a57\u8b49 5.\u8a2d\u8a08\u7bc4\u4f8b 6.SOPC\u8a2d\u8a08\u5be6\u7fd2", "schedule": "Lab1   Hello World\r\nLab2   SOPC GPIO\r\nLab3   Add a new GPIO\r\nLab4   Text LCD\r\nLab5   EDK to ISE\r\nLab6   ISE to EDK\r\nLab7   MB Interrupt Design & Chipscope Debug\r\nLab8   Web Server Design\r\n", "scorePolicy": "1. \u4e0a\u8ab2\u5be6\u9a57\u8a55\u5206                              50%\r\n2. \u671f\u672b\u5c08\u984c (\u5be6\u4f5c\u3001\u4e0a\u53f0\u5831\u544a\u53ca\u66f8\u9762\u5831\u544a)        50%\r\n", "materials": "1.  \u6559\u80b2\u90e8SOC\u6559\u6539\u8a08\u756b\u6559\u6750\r\n2.  SOC\u7cfb\u7d71\u6676\u7247\u8a2d\u8a08\uff0d\u4f7f\u7528Xilinx EDK  \u6797\u7076\u751f, \u5168\u83ef\u51fa\u7248\u793e\r\n3.  FPGA/CPLD \u6578\u4f4d\u6676\u7247\u8a2d\u8a08\u5165\u9580\uff0d\u4f7f\u7528Xilinx ISE\u767c\u5c55\u7cfb\u7d71,\r\n\u912d\u7fa4\u661f, \u5168\u83ef\u51fa\u7248\u793e\r\n", "foreignLanguageTextbooks": false}]