
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/mcf_46B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3434385 heartbeat IPC: 2.91173 cumulative IPC: 2.91173 (Simulation time: 0 hr 0 min 42 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3434385 (Simulation time: 0 hr 0 min 42 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 107566102 heartbeat IPC: 0.0960322 cumulative IPC: 0.0960322 (Simulation time: 0 hr 3 min 22 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 209253633 heartbeat IPC: 0.0983405 cumulative IPC: 0.0971727 (Simulation time: 0 hr 5 min 58 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 312254598 heartbeat IPC: 0.0970865 cumulative IPC: 0.0971439 (Simulation time: 0 hr 8 min 30 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 412725081 heartbeat IPC: 0.0995317 cumulative IPC: 0.0977301 (Simulation time: 0 hr 10 min 56 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 518764174 heartbeat IPC: 0.0943048 cumulative IPC: 0.0970252 (Simulation time: 0 hr 13 min 39 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 625952716 heartbeat IPC: 0.0932936 cumulative IPC: 0.0963827 (Simulation time: 0 hr 16 min 25 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 729089219 heartbeat IPC: 0.0969589 cumulative IPC: 0.0964646 (Simulation time: 0 hr 19 min 1 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 833326893 heartbeat IPC: 0.0959346 cumulative IPC: 0.096398 (Simulation time: 0 hr 21 min 40 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 938545677 heartbeat IPC: 0.0950401 cumulative IPC: 0.0962452 (Simulation time: 0 hr 24 min 26 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1036218785 heartbeat IPC: 0.102382 cumulative IPC: 0.0968256 (Simulation time: 0 hr 26 min 59 sec) 
Finished CPU 0 instructions: 100000001 cycles: 1032784400 cumulative IPC: 0.0968256 (Simulation time: 0 hr 26 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0968256 instructions: 100000001 cycles: 1032784400
cpu0_DTLB TOTAL     ACCESS:   23826778  HIT:   14558354  MISS:    9268424
cpu0_DTLB LOAD      ACCESS:   20095885  HIT:   11355248  MISS:    8740637
cpu0_DTLB RFO       ACCESS:    3730893  HIT:    3203106  MISS:     527787
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.5213 cycles
cpu0_ITLB TOTAL     ACCESS:   12719071  HIT:   12719071  MISS:          0
cpu0_ITLB LOAD      ACCESS:   12719071  HIT:   12719071  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    9268424  HIT:    7944842  MISS:    1323582
cpu0_STLB LOAD      ACCESS:    8740637  HIT:    7428159  MISS:    1312478
cpu0_STLB RFO       ACCESS:     527787  HIT:     516683  MISS:      11104
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 17.5833 cycles
cpu0_L1D TOTAL     ACCESS:   28026833  HIT:   16249518  MISS:   11777315
cpu0_L1D LOAD      ACCESS:   21728336  HIT:   10425170  MISS:   11303166
cpu0_L1D RFO       ACCESS:    4979256  HIT:    4680407  MISS:     298849
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    1319241  HIT:    1143941  MISS:     175300
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 240.423 cycles
cpu0_L2C TOTAL     ACCESS:   14262309  HIT:    5814929  MISS:    8447380
cpu0_L2C LOAD      ACCESS:   11302713  HIT:    3070260  MISS:    8232453
cpu0_L2C RFO       ACCESS:     298836  HIT:     121300  MISS:     177536
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2485460  HIT:    2484866  MISS:        594
cpu0_L2C TRANSLATION ACCESS:     175300  HIT:     138503  MISS:      36797
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 319.754 cycles
LLC TOTAL     ACCESS:   10355487  HIT:    4265252  MISS:    6090235
LLC LOAD      ACCESS:    8232453  HIT:    2965791  MISS:    5266662
LLC RFO       ACCESS:     177536  HIT:     104114  MISS:      73422
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1908701  HIT:    1167299  MISS:     741402
LLC TRANSLATION ACCESS:      36797  HIT:      28048  MISS:       8749
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 414.385 cycles
Insertion Distribution: 
	LOAD 238162 0 0 0 0 0 0 0 0 0 123734 5423495 
	RFO 15812 0 0 0 0 0 0 0 0 0 7053 58456 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 810870 
	 2 0 0 0 0 0 0 0 0 0 236 8835 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10230  ROW_BUFFER_MISS:    5337806
 DBUS AVG_CONGESTED_CYCLE:    3.93742
 WQ ROW_BUFFER_HIT:      36136  ROW_BUFFER_MISS:     931911  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.442% MPKI: 39.3219 Average ROB Occupancy at Mispredict: 19.1427
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 39.3219
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

