Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 10 20:10:47 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_place_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.373       -3.975                     20                15489       -0.291       -7.944                     90                15489        3.000        0.000                       0                  6228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0             -0.373       -3.975                     20                 9126       -0.115       -1.443                     48                 9126        3.750        0.000                       0                  5209  
  clkdv            13.551        0.000                      0                 6252        0.007        0.000                      0                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                3.857        0.000                      0                   71       -0.291       -5.853                     33                   71  
clk0          clkdv               4.504        0.000                      0                   94       -0.190       -0.649                      9                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           20  Failing Endpoints,  Worst Slack       -0.373ns,  Total Violation       -3.975ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.115ns,  Total Violation       -1.443ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 radio_inst_1/t_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_1_reg_rep_bsel_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 7.278ns (76.154%)  route 2.279ns (23.846%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST2/O
                         net (fo=5215, estimated)     1.623    -1.001    radio_inst_1/CLK
    SLICE_X54Y60         FDRE                                         r  radio_inst_1/t_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.483 r  radio_inst_1/t_1_reg[1]/Q
                         net (fo=1, estimated)        0.395    -0.088    radio_inst_1/t_1[1]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     3.948 r  radio_inst_1/wt_10__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.948    radio_inst_1/wt_10__0_n_117
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.466 r  radio_inst_1/wt_10__1/P[0]
                         net (fo=2, estimated)        1.141     6.607    radio_inst_1/wt_10__1_n_116
    SLICE_X66Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_35/O
                         net (fo=1, routed)           0.000     6.731    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_35_n_11
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.264 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_15/CO[3]
                         net (fo=1, estimated)        0.000     7.264    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_15_n_11
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.381    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_3_n_11
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.498 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.498    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_2_n_11
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.813 r  radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_1/O[3]
                         net (fo=2, estimated)        0.743     8.556    radio_inst_1/wt_1_reg_rep_bsel_rep_rep_i_1_n_15
    RAMB18_X1Y27         RAMB18E1                                     r  radio_inst_1/wt_1_reg_rep_bsel_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=5215, estimated)     1.536     8.439    radio_inst_1/CLK
    RAMB18_X1Y27         RAMB18E1                                     r  radio_inst_1/wt_1_reg_rep_bsel_rep/CLKARDCLK
                         clock pessimism              0.552     8.991    
                         clock uncertainty           -0.059     8.932    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749     8.183    radio_inst_1/wt_1_reg_rep_bsel_rep
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 -0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/b_m_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/divisor_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=5215, estimated)     0.566    -0.562    USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/CLK
    SLICE_X47Y50         FDRE                                         r  USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/b_m_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/b_m_reg[32]/Q
                         net (fo=3, estimated)        0.151    -0.270    USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/b_m_reg_n_11_[32]
    SLICE_X48Y49         FDRE                                         r  USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/divisor_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=5215, estimated)     0.907    -0.745    USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/CLK
    SLICE_X48Y49         FDRE                                         r  USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/divisor_reg[32]/C
                         clock pessimism              0.520    -0.226    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.071    -0.155    USER_DESIGN_INST_1/main_0_139896505267624/double_divider_inst/divisor_reg[32]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                 -0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y39     USER_DESIGN_INST_1/main_0_139896505267624/registers_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y39     USER_DESIGN_INST_1/main_0_139896505267624/registers_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       13.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.551ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_CRC_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_PHY_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 1.076ns (16.950%)  route 5.272ns (83.050%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 18.420 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.637    -0.987    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X29Y64         FDRE                                         r  ethernet_inst_1/RX_CRC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.531 f  ethernet_inst_1/RX_CRC_reg[17]/Q
                         net (fo=2, estimated)        0.970     0.439    ethernet_inst_1/RX_CRC_reg_n_11_[17]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.563 r  ethernet_inst_1/RX_PHY_STATE[3]_i_9/O
                         net (fo=1, estimated)        0.950     1.513    ethernet_inst_1/RX_PHY_STATE[3]_i_9_n_11
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.637 r  ethernet_inst_1/RX_PHY_STATE[3]_i_8/O
                         net (fo=1, estimated)        1.272     2.909    ethernet_inst_1/RX_PHY_STATE[3]_i_8_n_11
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.033 r  ethernet_inst_1/RX_PHY_STATE[3]_i_5/O
                         net (fo=1, estimated)        0.295     3.328    ethernet_inst_1/RX_PHY_STATE[3]_i_5_n_11
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.452 r  ethernet_inst_1/RX_PHY_STATE[3]_i_4/O
                         net (fo=3, estimated)        1.785     5.237    ethernet_inst_1/RX_PHY_STATE[3]_i_4_n_11
    SLICE_X15Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.361 r  ethernet_inst_1/RX_PHY_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     5.361    ethernet_inst_1/RX_PHY_STATE[1]
    SLICE_X15Y66         FDRE                                         r  ethernet_inst_1/RX_PHY_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.517    18.420    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X15Y66         FDRE                                         r  ethernet_inst_1/RX_PHY_STATE_reg[1]/C
                         clock pessimism              0.552    18.972    
                         clock uncertainty           -0.089    18.883    
    SLICE_X15Y66         FDRE (Setup_fdre_C_D)        0.029    18.912    ethernet_inst_1/RX_PHY_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                 13.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.635%)  route 0.278ns (66.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.563    -0.565    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X48Y61         FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ethernet_inst_1/RX_START_ADDRESS_reg[6]/Q
                         net (fo=1, estimated)        0.278    -0.145    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/DIA0
    SLICE_X56Y59         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.833    -0.819    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/WCLK
    SLICE_X56Y59         RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/RAMA/CLK
                         clock pessimism              0.520    -0.300    
    SLICE_X56Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.153    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/RAMA
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y53     ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y58     ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.857ns,  Total Violation        0.000ns
Hold  :           33  Failing Endpoints,  Worst Slack       -0.291ns,  Total Violation       -5.853ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 2.081ns (35.873%)  route 3.720ns (64.127%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 8.410 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.628    -0.996    ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11/WCLK
    SLICE_X14Y73         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.321 r  ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11/RAMB/O
                         net (fo=1, estimated)        1.340     1.661    ethernet_inst_1/RX_MEMORY_reg_1920_1983_9_11_n_12
    SLICE_X29Y69         LUT6 (Prop_lut6_I1_O)        0.124     1.785 r  ethernet_inst_1/RX[10]_i_9/O
                         net (fo=1, routed)           0.000     1.785    ethernet_inst_1/RX[10]_i_9_n_11
    SLICE_X29Y69         MUXF7 (Prop_muxf7_I1_O)      0.217     2.002 r  ethernet_inst_1/RX_reg[10]_i_4/O
                         net (fo=1, estimated)        1.180     3.182    ethernet_inst_1/RX_reg[10]_i_4_n_11
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.299     3.481 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, estimated)        1.200     4.681    ethernet_inst_1/RX0[10]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.805 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, routed)           0.000     4.805    ethernet_inst_1/RX[10]_i_1_n_11
    SLICE_X60Y60         FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=5215, estimated)     1.507     8.410    ethernet_inst_1/CLK
    SLICE_X60Y60         FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.382     8.792    
                         clock uncertainty           -0.209     8.583    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.079     8.662    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  3.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.291ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_BUFFER_BUSY_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.565    -0.563    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X58Y55         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  ethernet_inst_1/RX_BUFFER_BUSY_reg[10]/Q
                         net (fo=1, estimated)        0.141    -0.258    ethernet_inst_1/RX_BUFFER_BUSY[10]
    SLICE_X59Y56         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=5215, estimated)     0.836    -0.816    ethernet_inst_1/CLK
    SLICE_X59Y56         FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[10]/C
                         clock pessimism              0.566    -0.251    
                         clock uncertainty            0.209    -0.042    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.075     0.033    ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                 -0.291    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        4.504ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.190ns,  Total Violation       -0.649ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/PIX_ROW_ADDRESS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        4.309ns  (logic 0.478ns (11.093%)  route 3.831ns (88.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154     5.561 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719     7.280    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.376 r  BUFG_INST2/O
                         net (fo=5215, estimated)     1.717     9.093    CLK
    SLICE_X88Y101        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.478     9.571 r  INTERNAL_RST_reg/Q
                         net (fo=342, estimated)      3.831    13.402    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X8Y50          FDRE                                         r  CHARSVGA_INST_1/TIMEING1/PIX_ROW_ADDRESS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.525    18.428    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X8Y50          FDRE                                         r  CHARSVGA_INST_1/TIMEING1/PIX_ROW_ADDRESS_reg[0]/C
                         clock pessimism              0.382    18.810    
                         clock uncertainty           -0.209    18.601    
    SLICE_X8Y50          FDRE (Setup_fdre_C_R)       -0.695    17.906    CHARSVGA_INST_1/TIMEING1/PIX_ROW_ADDRESS_reg[0]
  -------------------------------------------------------------------
                         required time                         17.906    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  4.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.190ns  (arrival time - required time)
  Source:                 ethernet_inst_1/GO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/GO_DEL_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.995%)  route 0.236ns (59.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=5215, estimated)     0.570    -0.558    ethernet_inst_1/CLK
    SLICE_X12Y63         FDRE                                         r  ethernet_inst_1/GO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  ethernet_inst_1/GO_reg/Q
                         net (fo=2, estimated)        0.236    -0.158    ethernet_inst_1/GO
    SLICE_X11Y63         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.840    -0.812    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X11Y63         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/C
                         clock pessimism              0.566    -0.247    
                         clock uncertainty            0.209    -0.038    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.070     0.032    ethernet_inst_1/GO_DEL_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                 -0.190    





