#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b7c3a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b7c530 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b740b0 .functor NOT 1, L_0x1baba00, C4<0>, C4<0>, C4<0>;
L_0x1bab760 .functor XOR 1, L_0x1bab600, L_0x1bab6c0, C4<0>, C4<0>;
L_0x1bab8f0 .functor XOR 1, L_0x1bab760, L_0x1bab820, C4<0>, C4<0>;
v0x1ba8c80_0 .net *"_ivl_10", 0 0, L_0x1bab820;  1 drivers
v0x1ba8d80_0 .net *"_ivl_12", 0 0, L_0x1bab8f0;  1 drivers
v0x1ba8e60_0 .net *"_ivl_2", 0 0, L_0x1bab560;  1 drivers
v0x1ba8f20_0 .net *"_ivl_4", 0 0, L_0x1bab600;  1 drivers
v0x1ba9000_0 .net *"_ivl_6", 0 0, L_0x1bab6c0;  1 drivers
v0x1ba9130_0 .net *"_ivl_8", 0 0, L_0x1bab760;  1 drivers
v0x1ba9210_0 .var "clk", 0 0;
v0x1ba92b0_0 .net "f_dut", 0 0, L_0x1bab390;  1 drivers
v0x1ba9350_0 .net "f_ref", 0 0, L_0x1baa4c0;  1 drivers
v0x1ba9480_0 .var/2u "stats1", 159 0;
v0x1ba9520_0 .var/2u "strobe", 0 0;
v0x1ba95c0_0 .net "tb_match", 0 0, L_0x1baba00;  1 drivers
v0x1ba9680_0 .net "tb_mismatch", 0 0, L_0x1b740b0;  1 drivers
v0x1ba9740_0 .net "wavedrom_enable", 0 0, v0x1ba75f0_0;  1 drivers
v0x1ba97e0_0 .net "wavedrom_title", 511 0, v0x1ba76b0_0;  1 drivers
v0x1ba98b0_0 .net "x1", 0 0, v0x1ba7770_0;  1 drivers
v0x1ba9950_0 .net "x2", 0 0, v0x1ba7810_0;  1 drivers
v0x1ba9b00_0 .net "x3", 0 0, v0x1ba7900_0;  1 drivers
L_0x1bab560 .concat [ 1 0 0 0], L_0x1baa4c0;
L_0x1bab600 .concat [ 1 0 0 0], L_0x1baa4c0;
L_0x1bab6c0 .concat [ 1 0 0 0], L_0x1bab390;
L_0x1bab820 .concat [ 1 0 0 0], L_0x1baa4c0;
L_0x1baba00 .cmp/eeq 1, L_0x1bab560, L_0x1bab8f0;
S_0x1b7c6c0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1b7c530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1b68e70 .functor NOT 1, v0x1ba7900_0, C4<0>, C4<0>, C4<0>;
L_0x1b7cde0 .functor AND 1, L_0x1b68e70, v0x1ba7810_0, C4<1>, C4<1>;
L_0x1b74120 .functor NOT 1, v0x1ba7770_0, C4<0>, C4<0>, C4<0>;
L_0x1ba9da0 .functor AND 1, L_0x1b7cde0, L_0x1b74120, C4<1>, C4<1>;
L_0x1ba9e70 .functor NOT 1, v0x1ba7900_0, C4<0>, C4<0>, C4<0>;
L_0x1ba9ee0 .functor AND 1, L_0x1ba9e70, v0x1ba7810_0, C4<1>, C4<1>;
L_0x1ba9f90 .functor AND 1, L_0x1ba9ee0, v0x1ba7770_0, C4<1>, C4<1>;
L_0x1baa050 .functor OR 1, L_0x1ba9da0, L_0x1ba9f90, C4<0>, C4<0>;
L_0x1baa1b0 .functor NOT 1, v0x1ba7810_0, C4<0>, C4<0>, C4<0>;
L_0x1baa220 .functor AND 1, v0x1ba7900_0, L_0x1baa1b0, C4<1>, C4<1>;
L_0x1baa340 .functor AND 1, L_0x1baa220, v0x1ba7770_0, C4<1>, C4<1>;
L_0x1baa3b0 .functor OR 1, L_0x1baa050, L_0x1baa340, C4<0>, C4<0>;
L_0x1baa530 .functor AND 1, v0x1ba7900_0, v0x1ba7810_0, C4<1>, C4<1>;
L_0x1baa5a0 .functor AND 1, L_0x1baa530, v0x1ba7770_0, C4<1>, C4<1>;
L_0x1baa4c0 .functor OR 1, L_0x1baa3b0, L_0x1baa5a0, C4<0>, C4<0>;
v0x1b74320_0 .net *"_ivl_0", 0 0, L_0x1b68e70;  1 drivers
v0x1b743c0_0 .net *"_ivl_10", 0 0, L_0x1ba9ee0;  1 drivers
v0x1b68ee0_0 .net *"_ivl_12", 0 0, L_0x1ba9f90;  1 drivers
v0x1ba5f50_0 .net *"_ivl_14", 0 0, L_0x1baa050;  1 drivers
v0x1ba6030_0 .net *"_ivl_16", 0 0, L_0x1baa1b0;  1 drivers
v0x1ba6160_0 .net *"_ivl_18", 0 0, L_0x1baa220;  1 drivers
v0x1ba6240_0 .net *"_ivl_2", 0 0, L_0x1b7cde0;  1 drivers
v0x1ba6320_0 .net *"_ivl_20", 0 0, L_0x1baa340;  1 drivers
v0x1ba6400_0 .net *"_ivl_22", 0 0, L_0x1baa3b0;  1 drivers
v0x1ba6570_0 .net *"_ivl_24", 0 0, L_0x1baa530;  1 drivers
v0x1ba6650_0 .net *"_ivl_26", 0 0, L_0x1baa5a0;  1 drivers
v0x1ba6730_0 .net *"_ivl_4", 0 0, L_0x1b74120;  1 drivers
v0x1ba6810_0 .net *"_ivl_6", 0 0, L_0x1ba9da0;  1 drivers
v0x1ba68f0_0 .net *"_ivl_8", 0 0, L_0x1ba9e70;  1 drivers
v0x1ba69d0_0 .net "f", 0 0, L_0x1baa4c0;  alias, 1 drivers
v0x1ba6a90_0 .net "x1", 0 0, v0x1ba7770_0;  alias, 1 drivers
v0x1ba6b50_0 .net "x2", 0 0, v0x1ba7810_0;  alias, 1 drivers
v0x1ba6c10_0 .net "x3", 0 0, v0x1ba7900_0;  alias, 1 drivers
S_0x1ba6d50 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1b7c530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1ba7530_0 .net "clk", 0 0, v0x1ba9210_0;  1 drivers
v0x1ba75f0_0 .var "wavedrom_enable", 0 0;
v0x1ba76b0_0 .var "wavedrom_title", 511 0;
v0x1ba7770_0 .var "x1", 0 0;
v0x1ba7810_0 .var "x2", 0 0;
v0x1ba7900_0 .var "x3", 0 0;
E_0x1b77280/0 .event negedge, v0x1ba7530_0;
E_0x1b77280/1 .event posedge, v0x1ba7530_0;
E_0x1b77280 .event/or E_0x1b77280/0, E_0x1b77280/1;
E_0x1b77010 .event negedge, v0x1ba7530_0;
E_0x1b629f0 .event posedge, v0x1ba7530_0;
S_0x1ba7030 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1ba6d50;
 .timescale -12 -12;
v0x1ba7230_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ba7330 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1ba6d50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ba7a00 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1b7c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1baa7d0 .functor NOT 1, v0x1ba7810_0, C4<0>, C4<0>, C4<0>;
L_0x1baa950 .functor AND 1, v0x1ba7900_0, L_0x1baa7d0, C4<1>, C4<1>;
L_0x1baab40 .functor NOT 1, v0x1ba7770_0, C4<0>, C4<0>, C4<0>;
L_0x1baacc0 .functor AND 1, L_0x1baa950, L_0x1baab40, C4<1>, C4<1>;
L_0x1baae00 .functor NOT 1, v0x1ba7900_0, C4<0>, C4<0>, C4<0>;
L_0x1baae70 .functor AND 1, L_0x1baae00, v0x1ba7810_0, C4<1>, C4<1>;
L_0x1baaf70 .functor NOT 1, v0x1ba7770_0, C4<0>, C4<0>, C4<0>;
L_0x1baafe0 .functor AND 1, L_0x1baae70, L_0x1baaf70, C4<1>, C4<1>;
L_0x1bab140 .functor OR 1, L_0x1baacc0, L_0x1baafe0, C4<0>, C4<0>;
L_0x1bab250 .functor AND 1, v0x1ba7900_0, v0x1ba7810_0, C4<1>, C4<1>;
L_0x1bab320 .functor AND 1, L_0x1bab250, v0x1ba7770_0, C4<1>, C4<1>;
L_0x1bab390 .functor OR 1, L_0x1bab140, L_0x1bab320, C4<0>, C4<0>;
v0x1ba7c10_0 .net *"_ivl_0", 0 0, L_0x1baa7d0;  1 drivers
v0x1ba7cf0_0 .net *"_ivl_10", 0 0, L_0x1baae70;  1 drivers
v0x1ba7dd0_0 .net *"_ivl_12", 0 0, L_0x1baaf70;  1 drivers
v0x1ba7ec0_0 .net *"_ivl_14", 0 0, L_0x1baafe0;  1 drivers
v0x1ba7fa0_0 .net *"_ivl_16", 0 0, L_0x1bab140;  1 drivers
v0x1ba80d0_0 .net *"_ivl_18", 0 0, L_0x1bab250;  1 drivers
v0x1ba81b0_0 .net *"_ivl_2", 0 0, L_0x1baa950;  1 drivers
v0x1ba8290_0 .net *"_ivl_20", 0 0, L_0x1bab320;  1 drivers
v0x1ba8370_0 .net *"_ivl_4", 0 0, L_0x1baab40;  1 drivers
v0x1ba84e0_0 .net *"_ivl_6", 0 0, L_0x1baacc0;  1 drivers
v0x1ba85c0_0 .net *"_ivl_8", 0 0, L_0x1baae00;  1 drivers
v0x1ba86a0_0 .net "f", 0 0, L_0x1bab390;  alias, 1 drivers
v0x1ba8760_0 .net "x1", 0 0, v0x1ba7770_0;  alias, 1 drivers
v0x1ba8800_0 .net "x2", 0 0, v0x1ba7810_0;  alias, 1 drivers
v0x1ba88f0_0 .net "x3", 0 0, v0x1ba7900_0;  alias, 1 drivers
S_0x1ba8a60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1b7c530;
 .timescale -12 -12;
E_0x1b774d0 .event anyedge, v0x1ba9520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ba9520_0;
    %nor/r;
    %assign/vec4 v0x1ba9520_0, 0;
    %wait E_0x1b774d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ba6d50;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ba7770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba7810_0, 0;
    %assign/vec4 v0x1ba7900_0, 0;
    %wait E_0x1b77010;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b629f0;
    %load/vec4 v0x1ba7900_0;
    %load/vec4 v0x1ba7810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1ba7770_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ba7770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba7810_0, 0;
    %assign/vec4 v0x1ba7900_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b77010;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ba7330;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b77280;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1ba7770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba7810_0, 0;
    %assign/vec4 v0x1ba7900_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b7c530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba9210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba9520_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b7c530;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ba9210_0;
    %inv;
    %store/vec4 v0x1ba9210_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b7c530;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ba7530_0, v0x1ba9680_0, v0x1ba9b00_0, v0x1ba9950_0, v0x1ba98b0_0, v0x1ba9350_0, v0x1ba92b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b7c530;
T_7 ;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b7c530;
T_8 ;
    %wait E_0x1b77280;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba9480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba9480_0, 4, 32;
    %load/vec4 v0x1ba95c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba9480_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba9480_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba9480_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ba9350_0;
    %load/vec4 v0x1ba9350_0;
    %load/vec4 v0x1ba92b0_0;
    %xor;
    %load/vec4 v0x1ba9350_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba9480_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ba9480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba9480_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/truthtable1/iter0/response26/top_module.sv";
