OpenROAD 4bc512dc3939753f0ad3bf5be3c0322191e5419d 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./Nangate45/Nangate45_tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  ./Nangate45/Nangate45_tech.lef
[INFO ODB-0222] Reading LEF file: ./Nangate45/Nangate45.lef
[WARNING ODB-0217] duplicate VIARULE (Via1Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via1Array-1) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via1Array-2) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via1Array-3) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via1Array-4) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-1) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-2) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-3) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via2Array-4) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via3Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via3Array-1) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via3Array-2) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via4Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via5Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via6Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via7Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via8Array-0) ignoring...
[WARNING ODB-0217] duplicate VIARULE (Via9Array-0) ignoring...
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  ./Nangate45/Nangate45.lef
[INFO ODB-0222] Reading LEF file: ./Nangate45/fake_macros.lef
[INFO ODB-0225]     Created 2 library cells
[INFO ODB-0226] Finished LEF file:  ./Nangate45/fake_macros.lef
[WARNING STA-0160] ./Nangate45/fake_macros.lib line 32, default_max_transition is 0.0.
[INFO ODB-0128] Design: mp_test1
[INFO ODB-0252]     Updated 8 pins.
[INFO ODB-0253]     Updated 10 components.
Floorplan Outline: (0.0, 0.0) (450.0, 450.0),  Core Outline: (4, 4) (444, 443)
Traversed logical hierarchy
	Number of std cell instances : 0
	Area of std cell instances : 0.00
	Number of macros : 10
	Area of macros : 160000.00
	Total area : 160000.00
	Design Utilization : 0.83
	Core Utilization: 0.00

Reset number of levels to 1
Reset macro_blockage_weight : 50.0
num level: 1, max_macro: 5, min_macro: 1, max_inst:5000, min_inst:1000
area_weight_ = 0.1
outline_weight_ = 100.0
wirelength_weight_ = 100.0
guidance_weight_ = 10.0
fence_weight_ = 10.0
boundary_weight_ = 15.0
notch_weight_ = 10.0
macro_blockage_weight_ = 50.0
halo_width_ = 5.0
bus_planning_flag_ = false

Create Data Flow

Perform Clustering..
[Warning] This design has no standard cells ..
Each macro is treated as a single cluster
model U1 as a cluster.
model U10 as a cluster.
model U2 as a cluster.
model U3 as a cluster.
model U4 as a cluster.
model U5 as a cluster.
model U6 as a cluster.
model U7 as a cluster.
model U8 as a cluster.
model U9 as a cluster.

Print Physical Hierachy Tree after splitting std cell and macros in leaf clusters

root  (0)  num_macro :  10   num_std_cell :  0  macro_area :  160000.0  std_cell_area : 0.0

+---L1  (2)  num_macro :  0   num_std_cell :  0  macro_area :  0.0  std_cell_area : 0.0

+---R1  (8)  num_macro :  0   num_std_cell :  0  macro_area :  0.0  std_cell_area : 0.0

+---U1  (13)  num_macro :  1   num_std_cell :  0  macro_area :  40000.0  std_cell_area : 0.0

+---U10  (14)  num_macro :  1   num_std_cell :  0  macro_area :  10000.0  std_cell_area : 0.0

+---U2  (15)  num_macro :  1   num_std_cell :  0  macro_area :  10000.0  std_cell_area : 0.0

+---U3  (16)  num_macro :  1   num_std_cell :  0  macro_area :  10000.0  std_cell_area : 0.0

+---U4  (17)  num_macro :  1   num_std_cell :  0  macro_area :  10000.0  std_cell_area : 0.0

+---U5  (18)  num_macro :  1   num_std_cell :  0  macro_area :  10000.0  std_cell_area : 0.0

+---U6  (19)  num_macro :  1   num_std_cell :  0  macro_area :  40000.0  std_cell_area : 0.0

+---U7  (20)  num_macro :  1   num_std_cell :  0  macro_area :  10000.0  std_cell_area : 0.0

+---U8  (21)  num_macro :  1   num_std_cell :  0  macro_area :  10000.0  std_cell_area : 0.0

+---U9  (22)  num_macro :  1   num_std_cell :  0  macro_area :  10000.0  std_cell_area : 0.0

Determine shaping function for clusters -- Macro Tilings.

Creating the pin blockage for root cluster
Perform Multilevel macro placement...
[MultiLevelMacroPlacement] working on children of cluster root
[MultiLevelMacroPlacement] lx = 4.94, ly = 4.2, ux = 440.04, uy = 439.59998
[MultiLevelMacroPlacement] Finish calculating connection
[MultiLevelMacroPlacement] Finish updating dataflow
Finish creating bundled connections
[MultiLevelMacroPlacement] Start Simulated Annealing Core
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 1, target_util = 0.25, target_dead_space = 0.05
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 2, target_util = 0.25, target_dead_space = 0.1
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 3, target_util = 0.25, target_dead_space = 0.15
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 4, target_util = 0.25, target_dead_space = 0.2
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 5, target_util = 0.25, target_dead_space = 0.25
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 6, target_util = 0.25, target_dead_space = 0.3
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 7, target_util = 0.25, target_dead_space = 0.35000002
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 8, target_util = 0.25, target_dead_space = 0.4
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 9, target_util = 0.25, target_dead_space = 0.45000002
[MultiLevelMacroPlacement] Finish generating shapes for children of cluster root
sa_id = 10, target_util = 0.25, target_dead_space = 0.5
[MultiLevelMacroPlacement] Finish Simulated Annealing Core
[MultiLevelMacroPlacement] Finish Simulated Annealing for cluster root

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U1

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U10

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U2

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U3

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U4

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U5

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U6

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U7

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U8

[Hier-RTLMP::HardMacroClusterMacroPlacement] Place macros in cluster: U9
Align macros within the cluster root
boundary_h_th : 100.0, boundary_v_th : 100.0
notch_h_th : 125.0, notch_v_th : 125.0
number of updated macros : 10
number of macros in HardMacroCluster : 10
