Analysis & Synthesis report for Ver2
Wed Nov 06 16:01:00 2013
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_audioCFG_autoUpdateSM:inst27|sm_audioCFG_current
 11. State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audioCFG_autoConfigOnReset:inst|sm_audioReset_current
 12. State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState
 13. State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState
 14. State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25|sm_byteSequenceCurrentState
 15. State Machine - |Lab5|wb_processor:inst7|wb_cpu_io:inst5|state
 16. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver
 17. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 18. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 19. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller
 20. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize
 21. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch
 29. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated
 30. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated
 31. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated
 32. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated
 33. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
 34. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 35. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
 36. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
 37. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart
 38. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 39. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 40. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 41. Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated
 42. Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram
 43. Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1
 44. Source assignments for StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component
 45. Source assignments for StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component
 46. Source assignments for sld_hub:auto_hub
 47. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 48. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd
 49. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm
 50. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init
 51. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
 52. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
 54. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
 56. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
 58. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 60. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 62. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
 64. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 65. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 66. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 67. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
 69. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
 70. Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component
 71. Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2
 72. Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst8
 73. Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst9
 74. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9
 75. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10
 76. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst
 77. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component
 78. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25
 79. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8
 80. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer
 81. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes
 82. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst
 83. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3
 84. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26
 85. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24
 86. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25
 87. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13
 88. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6
 89. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2
 90. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst
 91. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1
 92. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4
 93. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5
 94. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3
 95. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1
 96. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2
 97. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3
 98. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5
 99. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6
100. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst7
101. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12
102. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6
103. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2
104. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst
105. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1
106. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4
107. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5
108. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3
109. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19
110. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9
111. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10
112. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11
113. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10
114. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9
115. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component
116. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component
117. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1
118. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2
119. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24
120. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9
121. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst
122. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8
123. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst
124. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component
125. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component
126. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component
127. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component
128. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10
129. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9
130. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component
131. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2
132. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component
133. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component
134. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9
135. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component
136. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component
137. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component
138. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component
139. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
140. altsyncram Parameter Settings by Entity Instance
141. scfifo Parameter Settings by Entity Instance
142. altpll Parameter Settings by Entity Instance
143. lpm_shiftreg Parameter Settings by Entity Instance
144. lpm_mult Parameter Settings by Entity Instance
145. Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes"
146. Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer"
147. Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
148. Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
149. Port Connectivity Checks: "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm"
150. Port Connectivity Checks: "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch"
151. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 06 16:01:00 2013         ;
; Quartus II 64-Bit Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; Ver2                                          ;
; Top-level Entity Name              ; Lab5                                          ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 3,588                                         ;
;     Total combinational functions  ; 3,239                                         ;
;     Dedicated logic registers      ; 1,865                                         ;
; Total registers                    ; 1865                                          ;
; Total pins                         ; 128                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 358,336                                       ;
; Embedded Multiplier 9-bit elements ; 6                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Lab5               ; Ver2               ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+------------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                          ;
+------------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+
; Lab5.bdf                                 ; yes             ; User Block Diagram/Schematic File        ; D:/user/Lab5/Lab5/Lab5.bdf                                            ;
; wb_processor.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/user/Lab5/Lab5/wb_processor.bdf                                    ;
; wb_cpu_package.vhd                       ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_cpu_package.vhd                                  ;
; wb_cpu_regfile.vhd                       ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_cpu_regfile.vhd                                  ;
; wb_cpu_alu.vhd                           ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_cpu_alu.vhd                                      ;
; wb_cpu_control.vhd                       ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_cpu_control.vhd                                  ;
; wb_cpu_io.vhd                            ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_cpu_io.vhd                                       ;
; wb_cpu_mem.vhd                           ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_cpu_mem.vhd                                      ;
; wb_cpu_programcounter.vhd                ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_cpu_programcounter.vhd                           ;
; mul_fsm.vhd                              ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/mul_fsm.vhd                                         ;
; wb_hexTo7segAll.vhd                      ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_hexTo7segAll.vhd                                 ;
; wb_hexTo7segOne.vhd                      ; yes             ; User VHDL File                           ; D:/user/Lab5/Lab5/wb_hexTo7segOne.vhd                                 ;
; wb_niosprocessor.vhd                     ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_niosprocessor.vhd                                ;
; a_reg_pio.vhd                            ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/a_reg_pio.vhd                                       ;
; b_reg_pio.vhd                            ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/b_reg_pio.vhd                                       ;
; dbg_pc.vhd                               ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/dbg_pc.vhd                                          ;
; dbg_reg.vhd                              ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/dbg_reg.vhd                                         ;
; dbg_reg_set.vhd                          ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/dbg_reg_set.vhd                                     ;
; character_lcd.v                          ; yes             ; Auto-Found Verilog HDL File              ; D:/user/Lab5/Lab5/character_lcd.v                                     ;
; altera_up_character_lcd_communication.v  ; yes             ; Auto-Found Verilog HDL File              ; D:/user/Lab5/Lab5/altera_up_character_lcd_communication.v             ;
; altera_up_character_lcd_initialization.v ; yes             ; Auto-Found Verilog HDL File              ; D:/user/Lab5/Lab5/altera_up_character_lcd_initialization.v            ;
; cpu.vhd                                  ; yes             ; Encrypted Altera IP File                 ; D:/user/Lab5/Lab5/cpu.vhd                                             ;
; cpu_test_bench.vhd                       ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/cpu_test_bench.vhd                                  ;
; altsyncram.tdf                           ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf           ;
; db/altsyncram_c9d1.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_c9d1.tdf                              ;
; db/altsyncram_0uf1.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_0uf1.tdf                              ;
; cpu_ic_tag_ram.mif                       ; yes             ; Auto-Found Memory Initialization File    ; D:/user/Lab5/Lab5/cpu_ic_tag_ram.mif                                  ;
; db/altsyncram_3nf1.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_3nf1.tdf                              ;
; cpu_rf_ram_a.mif                         ; yes             ; Auto-Found Memory Initialization File    ; D:/user/Lab5/Lab5/cpu_rf_ram_a.mif                                    ;
; db/altsyncram_4nf1.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_4nf1.tdf                              ;
; cpu_rf_ram_b.mif                         ; yes             ; Auto-Found Memory Initialization File    ; D:/user/Lab5/Lab5/cpu_rf_ram_b.mif                                    ;
; db/altsyncram_t072.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_t072.tdf                              ;
; cpu_ociram_default_contents.mif          ; yes             ; Auto-Found Memory Initialization File    ; D:/user/Lab5/Lab5/cpu_ociram_default_contents.mif                     ;
; db/altsyncram_e502.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_e502.tdf                              ;
; cpu_jtag_debug_module_wrapper.vhd        ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd                   ;
; cpu_jtag_debug_module_tck.vhd            ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/cpu_jtag_debug_module_tck.vhd                       ;
; cpu_jtag_debug_module_sysclk.vhd         ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/cpu_jtag_debug_module_sysclk.vhd                    ;
; sld_virtual_jtag_basic.v                 ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v ;
; jtag_uart.vhd                            ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/jtag_uart.vhd                                       ;
; scfifo.tdf                               ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf               ;
; db/scfifo_1n21.tdf                       ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/scfifo_1n21.tdf                                  ;
; db/a_dpfifo_8t21.tdf                     ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/a_dpfifo_8t21.tdf                                ;
; db/a_fefifo_7cf.tdf                      ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/a_fefifo_7cf.tdf                                 ;
; db/cntr_rj7.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cntr_rj7.tdf                                     ;
; db/dpram_5h21.tdf                        ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/dpram_5h21.tdf                                   ;
; db/altsyncram_9tl1.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_9tl1.tdf                              ;
; db/cntr_fjb.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cntr_fjb.tdf                                     ;
; alt_jtag_atlantic.v                      ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v      ;
; onchip_mem.vhd                           ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/onchip_mem.vhd                                      ;
; db/altsyncram_olb1.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_olb1.tdf                              ;
; onchip_mem.hex                           ; yes             ; Auto-Found Memory Initialization File    ; D:/user/Lab5/Lab5/onchip_mem.hex                                      ;
; db/decode_3oa.tdf                        ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/decode_3oa.tdf                                   ;
; db/mux_0kb.tdf                           ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mux_0kb.tdf                                      ;
; ps2_keyboard.vhd                         ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/ps2_keyboard.vhd                                    ;
; altera_up_avalon_ps2.v                   ; yes             ; Auto-Found Verilog HDL File              ; D:/user/Lab5/Lab5/altera_up_avalon_ps2.v                              ;
; altera_up_ps2.v                          ; yes             ; Auto-Found Verilog HDL File              ; D:/user/Lab5/Lab5/altera_up_ps2.v                                     ;
; altera_up_ps2_data_in.v                  ; yes             ; Auto-Found Verilog HDL File              ; D:/user/Lab5/Lab5/altera_up_ps2_data_in.v                             ;
; altera_up_ps2_command_out.v              ; yes             ; Auto-Found Verilog HDL File              ; D:/user/Lab5/Lab5/altera_up_ps2_command_out.v                         ;
; db/scfifo_tr31.tdf                       ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/scfifo_tr31.tdf                                  ;
; db/a_dpfifo_gj31.tdf                     ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/a_dpfifo_gj31.tdf                                ;
; db/altsyncram_rqd1.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_rqd1.tdf                              ;
; db/altsyncram_mbj1.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/altsyncram_mbj1.tdf                              ;
; db/cmpr_3o8.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cmpr_3o8.tdf                                     ;
; db/cntr_e5b.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cntr_e5b.tdf                                     ;
; db/cntr_r57.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cntr_r57.tdf                                     ;
; db/cntr_f5b.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cntr_f5b.tdf                                     ;
; sys_clk_timer.vhd                        ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/sys_clk_timer.vhd                                   ;
; sysid.vhd                                ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/sysid.vhd                                           ;
; wb_clkgenerator.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_clkgenerator.bdf                                 ;
; wb_clkgeneratorpll.vhd                   ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/wb_clkgeneratorpll.vhd                              ;
; altpll.tdf                               ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf               ;
; wb_block_oneshotdowncounter.vhd          ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_block_oneshotdowncounter.vhd                     ;
; busmux.tdf                               ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/busmux.tdf               ;
; lpm_mux.tdf                              ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf              ;
; db/mux_smc.tdf                           ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mux_smc.tdf                                      ;
; 21mux.bdf                                ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf              ;
; wb_audio_advinterface.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_audio_advinterface.bdf                           ;
; wb_audio_basicinterface.bdf              ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_audio_basicinterface.bdf                         ;
; wb_audiostream_interface.bdf             ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_audiostream_interface.bdf                        ;
; wb_block_serdes.vhd                      ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_block_serdes.vhd                                 ;
; wb_block_constanttobusbinary.vhd         ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_block_constanttobusbinary.vhd                    ;
; wb_audiostream_stereotomono.bdf          ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_audiostream_stereotomono.bdf                     ;
; wb_audiostream_channeladder.vhd          ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/wb_audiostream_channeladder.vhd                     ;
; lpm_add_sub.tdf                          ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf          ;
; db/wb_audiostream_channeladder_add_sub.v ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/wb_audiostream_channeladder_add_sub.v            ;
; wb_audiocfg_cfgctrl.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf                             ;
; wb_audiocfg_cfgctrlupdatesm.vhd          ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_audiocfg_cfgctrlupdatesm.vhd                     ;
; wb_audiocfg_twowiremaster.vhd            ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_audiocfg_twowiremaster.vhd                       ;
; wb_audiocfg_cfgctrlregisterbank.vhd      ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd                 ;
; wb_audiocfg_autoconfigonreset.vhd        ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_audiocfg_autoconfigonreset.vhd                   ;
; wb_audiocfg_autoupdate.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_audiocfg_autoupdate.bdf                          ;
; wb_audiocfg_autoupdatesm.vhd             ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_audiocfg_autoupdatesm.vhd                        ;
; wb_block_busequal.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_block_busequal.bdf                               ;
; wb_block_2-1mux.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_block_2-1mux.bdf                                 ;
; wb_block_busmux_8-1.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_block_busmux_8-1.bdf                             ;
; db/mux_omc.tdf                           ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mux_omc.tdf                                      ;
; db/mux_tmc.tdf                           ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mux_tmc.tdf                                      ;
; db/mux_pmc.tdf                           ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mux_pmc.tdf                                      ;
; wb_audio_bypassmux.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_audio_bypassmux.bdf                              ;
; db/mux_lmc.tdf                           ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mux_lmc.tdf                                      ;
; db/mux_boc.tdf                           ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mux_boc.tdf                                      ;
; studentdesign.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/studentdesign.bdf                                   ;
; mul.bdf                                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/mul.bdf                                             ;
; mul_control.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/mul_control.bdf                                     ;
; wb_mul_dvctrl.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_mul_dvctrl.bdf                                   ;
; wb_mul_zero_det.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_mul_zero_det.bdf                                 ;
; wb_mul_dcnt4.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_mul_dcnt4.bdf                                    ;
; lpm_counter0.vhd                         ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/lpm_counter0.vhd                                    ;
; lpm_counter.tdf                          ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf          ;
; db/cntr_fui.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cntr_fui.tdf                                     ;
; wb_mul_shiftreg16right.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_mul_shiftreg16right.bdf                          ;
; lpm_shiftreg0.vhd                        ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/lpm_shiftreg0.vhd                                   ;
; lpm_shiftreg.tdf                         ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf         ;
; mul_data_path.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/mul_data_path.bdf                                   ;
; wb_mul_outputselector.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_mul_outputselector.bdf                           ;
; wb_acomp_twocomplbitclipping.bdf         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_acomp_twocomplbitclipping.bdf                    ;
; wb_block_busand.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_block_busand.bdf                                 ;
; wb_block_busor.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_block_busor.bdf                                  ;
; db/mux_9oc.tdf                           ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mux_9oc.tdf                                      ;
; lpm_dff0.vhd                             ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/lpm_dff0.vhd                                        ;
; lpm_ff.tdf                               ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf               ;
; lpm_add_sub0.vhd                         ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/lpm_add_sub0.vhd                                    ;
; db/add_sub_j0i.tdf                       ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/add_sub_j0i.tdf                                  ;
; wb_mul_shiftreg32left.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_mul_shiftreg32left.bdf                           ;
; lpm_shiftreg1.vhd                        ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/lpm_shiftreg1.vhd                                   ;
; wb_mul_extend16.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_mul_extend16.bdf                                 ;
; fact.bdf                                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/fact.bdf                                            ;
; wb_filt_bypassmux.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_filt_bypassmux.bdf                               ;
; factstm.bdf                              ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/factstm.bdf                                         ;
; wb_acomp_factorfinder.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_acomp_factorfinder.bdf                           ;
; wb_acomp_factcount.vhd                   ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/wb_acomp_factcount.vhd                              ;
; db/cntr_3dj.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cntr_3dj.tdf                                     ;
; wb_acomp_binsearchreg.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_acomp_binsearchreg.bdf                           ;
; wb_block_decoder.vhd                     ; yes             ; Auto-Found VHDL File                     ; D:/user/Lab5/Lab5/wb_block_decoder.vhd                                ;
; wb_acomp_factcompare.vhd                 ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/wb_acomp_factcompare.vhd                            ;
; lpm_compare.tdf                          ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf          ;
; db/cmpr_dcj.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cmpr_dcj.tdf                                     ;
; wb_acomp_factormult.vhd                  ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/wb_acomp_factormult.vhd                             ;
; lpm_mult.tdf                             ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf             ;
; db/mult_6bn.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mult_6bn.tdf                                     ;
; wb_acomp_envshape.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_acomp_envshape.bdf                               ;
; 2-1-mux.bdf                              ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/2-1-mux.bdf                                         ;
; wb_acomp_envcomp.vhd                     ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/wb_acomp_envcomp.vhd                                ;
; db/cmpr_0jg.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/cmpr_0jg.tdf                                     ;
; wb_acomp_valuereducer.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/wb_acomp_valuereducer.bdf                           ;
; wb_acomp_envshapesub.vhd                 ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/wb_acomp_envshapesub.vhd                            ;
; db/add_sub_k5i.tdf                       ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/add_sub_k5i.tdf                                  ;
; wb_acomp_envshapemult.vhd                ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/wb_acomp_envshapemult.vhd                           ;
; db/mult_4bn.tdf                          ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/mult_4bn.tdf                                     ;
; lpm_decode0.vhd                          ; yes             ; Auto-Found Wizard-Generated File         ; D:/user/Lab5/Lab5/lpm_decode0.vhd                                     ;
; lpm_decode.tdf                           ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf           ;
; db/decode_c8f.tdf                        ; yes             ; Auto-Generated Megafunction              ; D:/user/Lab5/Lab5/db/decode_c8f.tdf                                   ;
; edgedetector.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/edgedetector.bdf                                    ;
; abs.bdf                                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/abs.bdf                                             ;
; krets_12.bdf                             ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/user/Lab5/Lab5/krets_12.bdf                                        ;
; sld_hub.vhd                              ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd              ;
; sld_rom_sr.vhd                           ; yes             ; Encrypted Megafunction                   ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd           ;
+------------------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,588                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 3239                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 1613                                                                         ;
;     -- 3 input functions                    ; 1054                                                                         ;
;     -- <=2 input functions                  ; 572                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 2745                                                                         ;
;     -- arithmetic mode                      ; 494                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 1865                                                                         ;
;     -- Dedicated logic registers            ; 1865                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 128                                                                          ;
; Total memory bits                           ; 358336                                                                       ;
; Embedded Multiplier 9-bit elements          ; 6                                                                            ;
; Total PLLs                                  ; 1                                                                            ;
; Maximum fan-out node                        ; wb_clkgenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1936                                                                         ;
; Total fan-out                               ; 22393                                                                        ;
; Average fan-out                             ; 4.07                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                               ; Library Name ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Lab5                                                                                          ; 3239 (2)          ; 1865 (0)     ; 358336      ; 6            ; 0       ; 3         ; 128  ; 0            ; |Lab5                                                                                                                                                                                                                                             ; work         ;
;    |21mux:inst6|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|21mux:inst6                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                          ; 118 (80)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub                                                                                                                                                                                                                            ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                    ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                              ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                  ;              ;
;    |studentdesign:inst1|                                                                       ; 402 (0)           ; 173 (0)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|studentdesign:inst1                                                                                                                                                                                                                         ;              ;
;       |abs:inst|                                                                               ; 31 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|abs:inst                                                                                                                                                                                                                ;              ;
;          |krets_12:inst1|                                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|abs:inst|krets_12:inst1                                                                                                                                                                                                 ;              ;
;          |krets_12:inst2|                                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|abs:inst|krets_12:inst2                                                                                                                                                                                                 ;              ;
;          |krets_12:inst3|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|abs:inst|krets_12:inst3                                                                                                                                                                                                 ;              ;
;          |krets_12:inst|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|abs:inst|krets_12:inst                                                                                                                                                                                                  ;              ;
;       |fact:inst5|                                                                             ; 207 (0)           ; 82 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5                                                                                                                                                                                                              ;              ;
;          |edgedetector:inst|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|edgedetector:inst                                                                                                                                                                                            ;              ;
;          |factstm:inst1|                                                                       ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|factstm:inst1                                                                                                                                                                                                ;              ;
;          |wb_acomp_envshape:inst8|                                                             ; 136 (16)          ; 40 (40)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8                                                                                                                                                                                      ;              ;
;             |2-1-mux:inst9|                                                                    ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|2-1-mux:inst9                                                                                                                                                                        ;              ;
;             |wb_aComp_envComp:inst|                                                            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_aComp_envComp:inst                                                                                                                                                                ;              ;
;                |lpm_compare:lpm_compare_component|                                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component                                                                                                                              ;              ;
;                   |cmpr_0jg:auto_generated|                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated                                                                                                      ;              ;
;             |wb_acomp_valuereducer:inst1|                                                      ; 95 (16)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1                                                                                                                                                          ;              ;
;                |lpm_decode0:inst|                                                              ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|lpm_decode0:inst                                                                                                                                         ;              ;
;                   |lpm_decode:lpm_decode_component|                                            ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component                                                                                                         ;              ;
;                      |decode_c8f:auto_generated|                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated                                                                               ;              ;
;                |wb_aComp_envShapeMult:inst6|                                                   ; 22 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|wb_aComp_envShapeMult:inst6                                                                                                                              ;              ;
;                   |lpm_mult:lpm_mult_component|                                                ; 22 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component                                                                                                  ;              ;
;                      |mult_4bn:auto_generated|                                                 ; 22 (22)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated                                                                          ;              ;
;                |wb_aComp_envShapeSub:inst7|                                                    ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|wb_aComp_envShapeSub:inst7                                                                                                                               ;              ;
;                   |lpm_add_sub:lpm_add_sub_component|                                          ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component                                                                                             ;              ;
;                      |add_sub_k5i:auto_generated|                                              ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_envshape:inst8|wb_acomp_valuereducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated                                                                  ;              ;
;          |wb_acomp_factorfinder:inst6|                                                         ; 64 (3)            ; 38 (19)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6                                                                                                                                                                                  ;              ;
;             |wb_aComp_factCompare:inst1|                                                       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factCompare:inst1                                                                                                                                                       ;              ;
;                |lpm_compare:lpm_compare_component|                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component                                                                                                                     ;              ;
;                   |cmpr_dcj:auto_generated|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component|cmpr_dcj:auto_generated                                                                                             ;              ;
;             |wb_aComp_factCount:inst7|                                                         ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factCount:inst7                                                                                                                                                         ;              ;
;                |lpm_counter:lpm_counter_component|                                             ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component                                                                                                                       ;              ;
;                   |cntr_3dj:auto_generated|                                                    ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component|cntr_3dj:auto_generated                                                                                               ;              ;
;             |wb_aComp_factorMult:inst|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factorMult:inst                                                                                                                                                         ;              ;
;                |lpm_mult:lpm_mult_component|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component                                                                                                                             ;              ;
;                   |mult_6bn:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component|mult_6bn:auto_generated                                                                                                     ;              ;
;             |wb_acomp_binsearchreg:inst2|                                                      ; 49 (34)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_acomp_binsearchreg:inst2                                                                                                                                                      ;              ;
;                |wb_block_decoder:inst2|                                                        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|wb_acomp_binsearchreg:inst2|wb_block_decoder:inst2                                                                                                                               ;              ;
;          |wb_filt_bypassmux:inst4|                                                             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_filt_bypassmux:inst4                                                                                                                                                                                      ;              ;
;             |busmux:inst10|                                                                    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_filt_bypassmux:inst4|busmux:inst10                                                                                                                                                                        ;              ;
;                |lpm_mux:$00000|                                                                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_filt_bypassmux:inst4|busmux:inst10|lpm_mux:$00000                                                                                                                                                         ;              ;
;                   |mux_lmc:auto_generated|                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_filt_bypassmux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated                                                                                                                                  ;              ;
;             |busmux:inst9|                                                                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_filt_bypassmux:inst4|busmux:inst9                                                                                                                                                                         ;              ;
;                |lpm_mux:$00000|                                                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_filt_bypassmux:inst4|busmux:inst9|lpm_mux:$00000                                                                                                                                                          ;              ;
;                   |mux_boc:auto_generated|                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|fact:inst5|wb_filt_bypassmux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated                                                                                                                                   ;              ;
;       |mul:inst1|                                                                              ; 164 (0)           ; 91 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1                                                                                                                                                                                                               ;              ;
;          |mul_control:inst5|                                                                   ; 31 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5                                                                                                                                                                                             ;              ;
;             |mul_fsm:inst5|                                                                    ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|mul_fsm:inst5                                                                                                                                                                               ;              ;
;             |wb_mul_dcnt4:inst1|                                                               ; 5 (1)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1                                                                                                                                                                          ;              ;
;                |lpm_counter0:inst|                                                             ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst                                                                                                                                                        ;              ;
;                   |lpm_counter:lpm_counter_component|                                          ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component                                                                                                                      ;              ;
;                      |cntr_fui:auto_generated|                                                 ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated                                                                                              ;              ;
;             |wb_mul_dvctrl:inst3|                                                              ; 4 (4)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dvctrl:inst3                                                                                                                                                                         ;              ;
;             |wb_mul_shiftreg16right:inst|                                                      ; 17 (1)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst                                                                                                                                                                 ;              ;
;                |lpm_shiftreg0:inst|                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst                                                                                                                                              ;              ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                        ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                          ;              ;
;             |wb_mul_zero_det:inst2|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_control:inst5|wb_mul_zero_det:inst2                                                                                                                                                                       ;              ;
;          |mul_data_path:inst|                                                                  ; 133 (32)          ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst                                                                                                                                                                                            ;              ;
;             |lpm_dff0:inst4|                                                                   ; 33 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4                                                                                                                                                                             ;              ;
;                |lpm_ff:lpm_ff_component|                                                       ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component                                                                                                                                                     ;              ;
;             |wb_mul_outputselector:inst7|                                                      ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7                                                                                                                                                                ;              ;
;                |busmux:inst1|                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1                                                                                                                                                   ;              ;
;                   |lpm_mux:$00000|                                                             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1|lpm_mux:$00000                                                                                                                                    ;              ;
;                      |mux_boc:auto_generated|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1|lpm_mux:$00000|mux_boc:auto_generated                                                                                                             ;              ;
;                |wb_acomp_twocomplbitclipping:inst24|                                           ; 34 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_acomp_twocomplbitclipping:inst24                                                                                                                            ;              ;
;                   |wb_block_busand:inst9|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_acomp_twocomplbitclipping:inst24|wb_block_busand:inst9                                                                                                      ;              ;
;                   |wb_block_busor:inst|                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_acomp_twocomplbitclipping:inst24|wb_block_busor:inst                                                                                                        ;              ;
;             |wb_mul_shiftreg32left:inst|                                                       ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst                                                                                                                                                                 ;              ;
;                |lpm_shiftreg1:inst1|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1                                                                                                                                             ;              ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                        ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                         ;              ;
;                |lpm_shiftreg1:inst|                                                            ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst                                                                                                                                              ;              ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                        ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|studentdesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                          ;              ;
;    |wb_NiosProcessor:inst|                                                                     ; 2385 (1)          ; 1395 (0)     ; 358336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst                                                                                                                                                                                                                       ;              ;
;       |Dbg_pc:the_Dbg_pc|                                                                      ; 19 (19)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_pc:the_Dbg_pc                                                                                                                                                                                                     ;              ;
;       |Dbg_pc_s1_arbitrator:the_Dbg_pc_s1|                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1                                                                                                                                                                                    ;              ;
;       |Dbg_reg_s1_arbitrator:the_Dbg_reg_s1|                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1                                                                                                                                                                                  ;              ;
;       |Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1                                                                                                                                                                          ;              ;
;       |character_lcd:the_character_lcd|                                                        ; 149 (26)          ; 115 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd                                                                                                                                                                                       ;              ;
;          |Altera_UP_Character_LCD_Communication:Char_LCD_Comm|                                 ; 52 (52)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm                                                                                                                                   ;              ;
;          |Altera_UP_Character_LCD_Initialization:Char_LCD_Init|                                ; 71 (71)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init                                                                                                                                  ;              ;
;       |character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave                                                                                                                                          ;              ;
;       |cpu:the_cpu|                                                                            ; 1272 (1023)       ; 807 (627)    ; 27584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu                                                                                                                                                                                                           ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                  ;              ;
;                |altsyncram_c9d1:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated                                                                                                                   ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                        ; 0 (0)             ; 0 (0)        ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                              ;              ;
;             |altsyncram:the_altsyncram|                                                        ; 0 (0)             ; 0 (0)        ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                    ;              ;
;                |altsyncram_0uf1:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated                                                                                                                     ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                     ; 216 (18)          ; 180 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                           ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                  ; 95 (0)            ; 93 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                           ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                 ; 6 (6)             ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                             ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                       ; 85 (85)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                   ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                          ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                    ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                             ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                               ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                               ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                            ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                     ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                          ;              ;
;                   |altsyncram:the_altsyncram|                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                ;              ;
;                      |altsyncram_t072:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                  ;              ;
;                |altsyncram_3nf1:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated                                                                                                   ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                  ;              ;
;                |altsyncram_4nf1:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated                                                                                                   ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                   ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                         ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                         ; 159 (159)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                        ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                           ; 69 (69)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                          ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                             ; 31 (31)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                            ;              ;
;       |jtag_uart:the_jtag_uart|                                                                ; 150 (48)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart                                                                                                                                                                                               ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                       ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                 ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                     ;              ;
;             |scfifo:rfifo|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                        ;              ;
;                |scfifo_1n21:auto_generated|                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                             ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                        ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                 ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                ;              ;
;                         |cntr_rj7:count_usedw|                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                           ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                  ;              ;
;                      |cntr_fjb:wr_ptr|                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                        ;              ;
;                      |dpram_5h21:FIFOram|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                     ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                         ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                     ;              ;
;             |scfifo:wfifo|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                        ;              ;
;                |scfifo_1n21:auto_generated|                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                             ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                        ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                 ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                ;              ;
;                         |cntr_rj7:count_usedw|                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                           ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                  ;              ;
;                      |cntr_fjb:wr_ptr|                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                        ;              ;
;                      |dpram_5h21:FIFOram|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                     ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                         ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                ;              ;
;       |onchip_mem:the_onchip_mem|                                                              ; 54 (0)            ; 2 (0)        ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem                                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                           ; 54 (0)            ; 2 (0)        ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;             |altsyncram_olb1:auto_generated|                                                   ; 54 (0)            ; 2 (2)        ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated                                                                                                                                    ;              ;
;                |decode_3oa:decode3|                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|decode_3oa:decode3                                                                                                                 ;              ;
;                |decode_3oa:deep_decode|                                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|decode_3oa:deep_decode                                                                                                             ;              ;
;                |mux_0kb:mux2|                                                                  ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|mux_0kb:mux2                                                                                                                       ;              ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                             ; 25 (25)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                            ;              ;
;       |ps2_keyboard:the_ps2_keyboard|                                                          ; 308 (0)           ; 175 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard                                                                                                                                                                                         ;              ;
;          |Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|                                       ; 308 (31)          ; 175 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2                                                                                                                                           ;              ;
;             |Altera_UP_PS2:PS2_Serial_Port|                                                    ; 212 (35)          ; 115 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port                                                                                                             ;              ;
;                |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                     ; 148 (148)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                   ;              ;
;                |Altera_UP_PS2_Data_In:PS2_Data_In|                                             ; 29 (29)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In                                                                           ;              ;
;             |scfifo:Incoming_Data_FIFO|                                                        ; 65 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO                                                                                                                 ;              ;
;                |scfifo_tr31:auto_generated|                                                    ; 65 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated                                                                                      ;              ;
;                   |a_dpfifo_gj31:dpfifo|                                                       ; 65 (39)           ; 39 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo                                                                 ;              ;
;                      |altsyncram_rqd1:FIFOram|                                                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram                                         ;              ;
;                         |altsyncram_mbj1:altsyncram1|                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1             ;              ;
;                      |cntr_e5b:rd_ptr_msb|                                                     ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb                                             ;              ;
;                      |cntr_f5b:wr_ptr|                                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr                                                 ;              ;
;                      |cntr_r57:usedw_counter|                                                  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter                                          ;              ;
;       |ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave|             ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave                                                                                                                                            ;              ;
;       |sys_clk_timer:the_sys_clk_timer|                                                        ; 128 (128)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                       ;              ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                      ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                ;              ;
;       |wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch                                                                                                                                ;              ;
;    |wb_audio_advinterface:inst5|                                                               ; 293 (2)           ; 195 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5                                                                                                                                                                                                                 ;              ;
;       |wb_audioCFG_autoConfigOnReset:inst|                                                     ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audioCFG_autoConfigOnReset:inst                                                                                                                                                                              ;              ;
;       |wb_audio_basicinterface:inst7|                                                          ; 223 (0)           ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7                                                                                                                                                                                   ;              ;
;          |wb_audiocfg_cfgctrl:inst1|                                                           ; 161 (1)           ; 95 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1                                                                                                                                                         ;              ;
;             |busmux:inst3|                                                                     ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|busmux:inst3                                                                                                                                            ;              ;
;                |lpm_mux:$00000|                                                                ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|busmux:inst3|lpm_mux:$00000                                                                                                                             ;              ;
;                   |mux_smc:auto_generated|                                                     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|busmux:inst3|lpm_mux:$00000|mux_smc:auto_generated                                                                                                      ;              ;
;             |wb_audioCFG_CFGctrlRegisterBank:inst26|                                           ; 45 (45)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26                                                                                                                  ;              ;
;             |wb_audioCFG_CFGctrlUpdateSM:inst25|                                               ; 23 (23)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25                                                                                                                      ;              ;
;             |wb_audioCFG_twoWireMaster:inst8|                                                  ; 78 (42)           ; 39 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_twoWireMaster:inst8                                                                                                                         ;              ;
;                |wb_block_oneShotDownCounter:comp_timer|                                        ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer                                                                                  ;              ;
;                |wb_block_serDes:comp_serDes|                                                   ; 27 (27)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes                                                                                             ;              ;
;          |wb_audiostream_interface:inst2|                                                      ; 62 (21)           ; 75 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiostream_interface:inst2                                                                                                                                                    ;              ;
;             |wb_block_oneShotDownCounter:inst10|                                               ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiostream_interface:inst2|wb_block_oneShotDownCounter:inst10                                                                                                                 ;              ;
;             |wb_block_serDes:inst9|                                                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiostream_interface:inst2|wb_block_serDes:inst9                                                                                                                              ;              ;
;       |wb_audio_bypassmux:inst4|                                                               ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_bypassmux:inst4                                                                                                                                                                                        ;              ;
;          |busmux:inst10|                                                                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_bypassmux:inst4|busmux:inst10                                                                                                                                                                          ;              ;
;             |lpm_mux:$00000|                                                                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_bypassmux:inst4|busmux:inst10|lpm_mux:$00000                                                                                                                                                           ;              ;
;                |mux_lmc:auto_generated|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_bypassmux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated                                                                                                                                    ;              ;
;          |busmux:inst9|                                                                        ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_bypassmux:inst4|busmux:inst9                                                                                                                                                                           ;              ;
;             |lpm_mux:$00000|                                                                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_bypassmux:inst4|busmux:inst9|lpm_mux:$00000                                                                                                                                                            ;              ;
;                |mux_boc:auto_generated|                                                        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audio_bypassmux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated                                                                                                                                     ;              ;
;       |wb_audiocfg_autoupdate:inst8|                                                           ; 30 (0)            ; 16 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8                                                                                                                                                                                    ;              ;
;          |wb_audioCFG_autoUpdateSM:inst27|                                                     ; 10 (10)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_audioCFG_autoUpdateSM:inst27                                                                                                                                                    ;              ;
;          |wb_block_busmux_8-1:inst12|                                                          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst12                                                                                                                                                         ;              ;
;             |busmux:inst6|                                                                     ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst12|busmux:inst6                                                                                                                                            ;              ;
;                |lpm_mux:$00000|                                                                ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst12|busmux:inst6|lpm_mux:$00000                                                                                                                             ;              ;
;                   |mux_tmc:auto_generated|                                                     ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst12|busmux:inst6|lpm_mux:$00000|mux_tmc:auto_generated                                                                                                      ;              ;
;          |wb_block_busmux_8-1:inst13|                                                          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst13                                                                                                                                                         ;              ;
;             |busmux:inst6|                                                                     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst13|busmux:inst6                                                                                                                                            ;              ;
;                |lpm_mux:$00000|                                                                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst13|busmux:inst6|lpm_mux:$00000                                                                                                                             ;              ;
;                   |mux_omc:auto_generated|                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst13|busmux:inst6|lpm_mux:$00000|mux_omc:auto_generated                                                                                                      ;              ;
;    |wb_clkgenerator:inst4|                                                                     ; 10 (1)            ; 15 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkgenerator:inst4                                                                                                                                                                                                                       ;              ;
;       |wb_block_oneShotDownCounter:inst2|                                                      ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkgenerator:inst4|wb_block_oneShotDownCounter:inst2                                                                                                                                                                                     ;              ;
;       |wb_clkGeneratorPLL:inst1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkgenerator:inst4|wb_clkGeneratorPLL:inst1                                                                                                                                                                                              ;              ;
;          |altpll:altpll_component|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkgenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component                                                                                                                                                                      ;              ;
;    |wb_hexTo7segAll:inst8|                                                                     ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8                                                                                                                                                                                                                       ;              ;
;       |wb_hexTo7segOne:U7seg2|                                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg2                                                                                                                                                                                                ;              ;
;       |wb_hexTo7segOne:U7seg3|                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg3                                                                                                                                                                                                ;              ;
;    |wb_processor:inst7|                                                                        ; 13 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7                                                                                                                                                                                                                          ;              ;
;       |wb_cpu_control:inst3|                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_control:inst3                                                                                                                                                                                                     ;              ;
;       |wb_cpu_mem:inst1|                                                                       ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_mem:inst1                                                                                                                                                                                                         ;              ;
;       |wb_cpu_programcounter:inst|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_programcounter:inst                                                                                                                                                                                               ;              ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                            ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 15           ; 64           ; 15           ; 960    ; cpu_ic_tag_ram.mif              ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680 ; onchip_mem.hex                  ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ALTSYNCRAM             ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_audioCFG_autoUpdateSM:inst27|sm_audioCFG_current                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+
; Name                                     ; sm_audioCFG_current.state_waitForI2C ; sm_audioCFG_current.state_updatedLOutVol ; sm_audioCFG_current.state_updatedRInVol ; sm_audioCFG_current.state_updatedLInVol ; sm_audioCFG_current.state_readLineMIC ; sm_audioCFG_current.state_readOutVolume ; sm_audioCFG_current.state_idle ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+
; sm_audioCFG_current.state_idle           ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 0                              ;
; sm_audioCFG_current.state_readOutVolume  ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 1                                       ; 1                              ;
; sm_audioCFG_current.state_readLineMIC    ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 1                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedLInVol  ; 0                                    ; 0                                        ; 0                                       ; 1                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedRInVol  ; 0                                    ; 0                                        ; 1                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedLOutVol ; 0                                    ; 1                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_waitForI2C     ; 1                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audioCFG_autoConfigOnReset:inst|sm_audioReset_current                                                                                                                                                       ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+
; Name                                         ; sm_audioReset_current.state_end ; sm_audioReset_current.state_signalConfig ; sm_audioReset_current.state_waitI2CpreConfig ; sm_audioReset_current.state_signalReset ; sm_audioReset_current.state_waitI2CpreReset ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+
; sm_audioReset_current.state_waitI2CpreReset  ; 0                               ; 0                                        ; 0                                            ; 0                                       ; 0                                           ;
; sm_audioReset_current.state_signalReset      ; 0                               ; 0                                        ; 0                                            ; 1                                       ; 1                                           ;
; sm_audioReset_current.state_waitI2CpreConfig ; 0                               ; 0                                        ; 1                                            ; 0                                       ; 1                                           ;
; sm_audioReset_current.state_signalConfig     ; 0                               ; 1                                        ; 0                                            ; 0                                       ; 1                                           ;
; sm_audioReset_current.state_end              ; 1                               ; 0                                        ; 0                                            ; 0                                       ; 1                                           ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState                                                                                                                                                                                                                    ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+
; Name                                     ; sm_timeCurrentState.state_TSM_idleHold ; sm_timeCurrentState.state_TSM_stopHold ; sm_timeCurrentState.state_TSM_dataHold ; sm_timeCurrentState.state_TSM_SCLKhigh ; sm_timeCurrentState.state_TSM_dataSetup ; sm_timeCurrentState.state_TSM_SCLKremLow ; sm_timeCurrentState.state_TSM_startHold ; sm_timeCurrentState.state_TSM_idle ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+
; sm_timeCurrentState.state_TSM_idle       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 0                                  ;
; sm_timeCurrentState.state_TSM_startHold  ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 1                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_SCLKremLow ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 1                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_dataSetup  ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_SCLKhigh   ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_dataHold   ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_stopHold   ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_idleHold   ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+
; Name                                   ; sm_seqCurrentState.state_BSM_sendStart ; sm_seqCurrentState.state_BSM_sendStop ; sm_seqCurrentState.state_BSM_waitAck ; sm_seqCurrentState.state_BSM_sendbit7 ; sm_seqCurrentState.state_BSM_sendbit6 ; sm_seqCurrentState.state_BSM_sendbit5 ; sm_seqCurrentState.state_BSM_sendbit4 ; sm_seqCurrentState.state_BSM_sendbit3 ; sm_seqCurrentState.state_BSM_sendbit2 ; sm_seqCurrentState.state_BSM_sendbit1 ; sm_seqCurrentState.state_BSM_sendbit0 ; sm_seqCurrentState.state_BSM_idle ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+
; sm_seqCurrentState.state_BSM_idle      ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ;
; sm_seqCurrentState.state_BSM_sendbit0  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit1  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit2  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit3  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit4  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit5  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit6  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit7  ; 0                                      ; 0                                     ; 0                                    ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_waitAck   ; 0                                      ; 0                                     ; 1                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendStop  ; 0                                      ; 1                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendStart ; 1                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25|sm_byteSequenceCurrentState                                                                                                          ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+
; Name                                           ; sm_byteSequenceCurrentState.state_finnishWrite ; sm_byteSequenceCurrentState.state_sendLSB ; sm_byteSequenceCurrentState.state_sendMSB ; sm_byteSequenceCurrentState.state_sendChipAddr ; sm_byteSequenceCurrentState.state_idle ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+
; sm_byteSequenceCurrentState.state_idle         ; 0                                              ; 0                                         ; 0                                         ; 0                                              ; 0                                      ;
; sm_byteSequenceCurrentState.state_sendChipAddr ; 0                                              ; 0                                         ; 0                                         ; 1                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_sendMSB      ; 0                                              ; 0                                         ; 1                                         ; 0                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_sendLSB      ; 0                                              ; 1                                         ; 0                                         ; 0                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_finnishWrite ; 1                                              ; 0                                         ; 0                                         ; 0                                              ; 1                                      ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_processor:inst7|wb_cpu_io:inst5|state                            ;
+-----------------+--------------+-----------------+--------------+------------+------------+
; Name            ; state.update ; state.waitstate ; state.strobe ; state.data ; state.idle ;
+-----------------+--------------+-----------------+--------------+------------+------------+
; state.idle      ; 0            ; 0               ; 0            ; 0          ; 0          ;
; state.data      ; 0            ; 0               ; 0            ; 1          ; 1          ;
; state.strobe    ; 0            ; 0               ; 1            ; 0          ; 1          ;
; state.waitstate ; 0            ; 1               ; 0            ; 0          ; 1          ;
; state.update    ; 1            ; 0               ; 0            ; 0          ; 1          ;
+-----------------+--------------+-----------------+--------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver                                                                                      ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                   ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                 ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; Name                                          ; s_lcd_controller.LCD_STATE_6_COMPLETE ; s_lcd_controller.LCD_STATE_5_TRANSFER ; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER ; s_lcd_controller.LCD_STATE_3_CHECK_BUSY ; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; s_lcd_controller.LCD_STATE_1_INITIALIZE ; s_lcd_controller.LCD_STATE_0_IDLE ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; s_lcd_controller.LCD_STATE_0_IDLE             ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 0                                 ;
; s_lcd_controller.LCD_STATE_1_INITIALIZE       ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 1                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 1                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_3_CHECK_BUSY       ; 0                                     ; 0                                     ; 0                                           ; 1                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER   ; 0                                     ; 0                                     ; 1                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_5_TRANSFER         ; 0                                     ; 1                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_6_COMPLETE         ; 1                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize                                                                                          ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; Name                                            ; s_lcd_initialize.LCD_INIT_STATE_3_DONE ; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE ; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND ; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ; 0                                      ; 0                                            ; 0                                              ; 0                                               ;
; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND  ; 0                                      ; 0                                            ; 1                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE    ; 0                                      ; 1                                            ; 0                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_3_DONE          ; 1                                      ; 0                                            ; 0                                              ; 1                                               ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd                          ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; Name                        ; s_lcd.LCD_STATE_0_OPERATION ; s_lcd.LCD_STATE_3_END ; s_lcd.LCD_STATE_2_HOLD ; s_lcd.LCD_STATE_1_ENABLE ; s_lcd.LCD_STATE_4_IDLE ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; s_lcd.LCD_STATE_4_IDLE      ; 0                           ; 0                     ; 0                      ; 0                        ; 0                      ;
; s_lcd.LCD_STATE_1_ENABLE    ; 0                           ; 0                     ; 0                      ; 1                        ; 1                      ;
; s_lcd.LCD_STATE_2_HOLD      ; 0                           ; 0                     ; 1                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_3_END       ; 0                           ; 1                     ; 0                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_0_OPERATION ; 1                           ; 0                     ; 0                      ; 0                        ; 1                      ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_out   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                      ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid             ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_in_d1 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled               ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                  ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                     ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                    ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                               ; Lost fanout                                                                                                               ;
; studentdesign:inst1|fact:inst5|wb_acomp_factorfinder:inst6|inst3[15]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1..7,9,11..31]                        ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                      ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[1..7,9..15]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ipending_reg[1..7,9..15,17..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0..6]                       ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap                                ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                             ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                   ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                   ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                    ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1                                    ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2                                    ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3                                    ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                   ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                 ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                            ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                            ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                            ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                            ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1..7,9..15,17..31] ; Stuck at VCC due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|the_command[6..8]                             ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[1..7,9..15]                                                                                ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                 ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                             ; Lost fanout                                                                                                               ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_data[8]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                    ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_addr[2..3]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_addr[0..1]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                    ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][8]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][7]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][6]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][5]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][4]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][3]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][2]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][1]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][0]                 ; Stuck at VCC due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][8]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][7]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][6]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][5]                 ; Stuck at VCC due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][4]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][3]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][2]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][1]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][0]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable                                                    ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                            ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter                                                         ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1                           ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1                                  ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1]                                             ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer                                                         ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter                                 ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module   ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module          ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                     ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                 ; Lost fanout                                                                                                               ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                         ; Merged with wb_NiosProcessor:inst|cpu:the_cpu|reset_d1                                                                    ;
; wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[0]                                                                                         ; Merged with wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[1]                                              ;
; wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[1]                                                                                         ; Merged with wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[2]                                              ;
; wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[2]                                                                                         ; Merged with wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[3]                                              ;
; wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[3]                                                                                         ; Merged with wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[4]                                              ;
; wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[4]                                                                                         ; Merged with wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|inst[5]                                              ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11..15,24..31]                                ; Merged with wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9] ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]                                                             ; Merged with wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                  ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                       ; Merged with wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait           ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                            ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                              ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break                          ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][8]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][7]                 ; Stuck at VCC due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][6]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][5]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][4]                 ; Stuck at VCC due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][3]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][2]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][1]                 ; Stuck at VCC due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][0]                 ; Stuck at VCC due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][8]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][7]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][6]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][5]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][4]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][3]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][2]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][1]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][0]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][8]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][7]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][6]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][5]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][4]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][3]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][2]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][1]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][0]                 ; Stuck at GND due to stuck port clock_enable                                                                               ;
; wb_processor:inst7|wb_cpu_mem:inst1|instruction[0..7,9..11,20..23,31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                    ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                ; Stuck at GND due to stuck port data_in                                                                                    ;
; Total Number of Removed Registers = 515                                                                                                                  ;                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; wb_processor:inst7|wb_cpu_mem:inst1|instruction[31]                                                                           ; Stuck at GND              ; wb_processor:inst7|wb_cpu_control:inst3|status_register[0],                                                                          ;
;                                                                                                                               ; due to stuck port data_in ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][7],                                                                                 ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[10][2],                                                                                 ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][7],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][6],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][5],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][4],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][3],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][2],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][1],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[1][0],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][7],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[0][0],                                                                                  ;
;                                                                                                                               ;                           ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[0]                                                                                     ;
; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|edge_capture[0]                                                                     ; Stuck at GND              ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[7],                                                                               ;
;                                                                                                                               ; due to stuck port data_in ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[6],                                                                               ;
;                                                                                                                               ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[5],                                                                               ;
;                                                                                                                               ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[4],                                                                               ;
;                                                                                                                               ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[3],                                                                               ;
;                                                                                                                               ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[2],                                                                               ;
;                                                                                                                               ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[1],                                                                               ;
;                                                                                                                               ;                           ; wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg|readdata[0]                                                                                ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                           ; Stuck at GND              ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable,                               ;
;                                                                                                                               ; due to stuck port data_in ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1,      ;
;                                                                                                                               ;                           ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1],                        ;
;                                                                                                                               ;                           ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                         ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                      ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable ; Stuck at GND              ; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1] ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                      ;
; wb_processor:inst7|wb_cpu_mem:inst1|instruction[7]                                                                            ; Stuck at GND              ; wb_processor:inst7|wb_cpu_io:inst5|codec_data[7]                                                                                     ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1865  ;
; Number of registers using Synchronous Clear  ; 155   ;
; Number of registers using Synchronous Load   ; 301   ;
; Number of registers using Asynchronous Clear ; 1338  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1225  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                 ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                 ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                 ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                 ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[6]                                                                 ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                 ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[9]                                                                 ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[14]                                                                ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                ; 3       ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|t_dav                                                                                       ; 4       ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                      ; 11      ;
; wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest                                 ; 11      ;
; wb_audio_advinterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev1LastI2CBusy                                                            ; 2       ;
; wb_audio_advinterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev2LastI2CBusy                                                            ; 2       ;
; wb_audio_advinterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev3LastI2CBusy                                                            ; 1       ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                      ; 5       ;
; wb_NiosProcessor:inst|cpu:the_cpu|hbreak_enabled                                                                                          ; 40      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush                                                                                            ; 10      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                     ; 1       ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                          ; 3       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][7]  ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][7]  ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_wr_dst_reg                                                                                            ; 67      ;
; wb_NiosProcessor:inst|cpu:the_cpu|reset_d1                                                                                                ; 9       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][6]  ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][6]  ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[0]  ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16] ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]  ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                   ; 1       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush_waddr[14]                                                                                  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][5]  ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][5]  ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[9]                                                                ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                               ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[14]                                                               ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[6]                                                                ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][4]  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][4]  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[4][4]  ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][4]  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][4]  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][3]  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][3]  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][2]  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][2]  ; 1       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][8]  ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][8]  ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][8]  ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][8]  ; 2       ;
; wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[4][0]  ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                      ; 2       ;
; Total number of inverted registers = 57                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|waiting_power_up[16]                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|waiting_to_send[15]                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|idle_counter[6]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|LCD_RS                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_1_counter[1]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|data_out[7]                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_2_counter[1]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_0_counter[4]                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src2_prelim[31]                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_shift_rot_result[28]                                                                                                                                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src2_imm[28]                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src1_prelim[28]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|av_ld_data_aligned_or_div[4]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|D_iw[19]                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_tag_wraddress[3]                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiostream_interface:inst2|wb_block_oneShotDownCounter:inst10|counter[0]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|data_to_send[6]                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|data_to_send[1]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|command_counter[0]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[16]                                                                                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[22]                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|F_pc[10]                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[23]                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[8]                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[12]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[29]                                                                                                                                                           ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiostream_interface:inst2|inst30[14]                                                                                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[34] ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[26] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|idle_counter[7]                                                           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[30]                                                                           ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush_waddr[5]                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                   ;
; 9:1                ; 14 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_alu_result[18]                                                                                                                                                        ;
; 9:1                ; 14 bits   ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_alu_result[13]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_audio_advinterface:inst5|wb_audiocfg_autoupdate:inst8|wb_block_busmux_8-1:inst12|busmux:inst6|lpm_mux:$00000|mux_tmc:auto_generated|result_node[2]                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_wr_data_unfiltered[13]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[2]                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|mux_0kb:mux2|result_node[10]                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|D_dst_regnum[4]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[16]                                                                                                                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|Mux4                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[2]                                                                                                                                                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|dataOutB[6]                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Lab5|wb_audio_advinterface:inst5|wb_audio_basicinterface:inst7|wb_audiocfg_cfgctrl:inst1|busmux:inst3|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[8]                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                              ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                       ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                 ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                           ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[0]                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; debugack_sync1                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; monitor_ready_sync1                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[1]                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[2]                                                                                                                                                    ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                                      ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; uir_sync1                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; udr_sync1                                                                                                                                                               ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart ;
+---------------------------+---------------------+------+-------------+
; Assignment                ; Value               ; From ; To          ;
+---------------------------+---------------------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -           ;
+---------------------------+---------------------+------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[10]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[9]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[8]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[7]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[6]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[5]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[4]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[3]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[2]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[1]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[0]                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; user_saw_rvalid                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; write_valid                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; read_req                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; read_write                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[7]                                                                        ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[7]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[6]                                                                        ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[6]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[5]                                                                        ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[5]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[4]                                                                        ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[4]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[3]                                                                        ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[3]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[2]                                                                        ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[2]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[1]                                                                        ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[1]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[0]                                                                        ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[0]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; write_stalled                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; jupdate                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; rvalid                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[7]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[6]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[5]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[4]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[3]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[2]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[1]                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[0]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                  ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                 ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; CURSOR_ON      ; 1     ; Unsigned Binary                                                           ;
; BLINKING_ON    ; 0     ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_IDLE_STATE      ; 1111111 ; Unsigned Binary                                                                                           ;
; NUM_BITS_FOR_IDLE_COUNTER        ; 7       ; Signed Integer                                                                                            ;
; IDLE_COUNTER_INCREMENT           ; 0000001 ; Unsigned Binary                                                                                           ;
; CLOCK_CYCLES_FOR_OPERATION_STATE ; 3       ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_ENABLE_STATE    ; 15      ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_HOLD_STATE      ; 1       ; Signed Integer                                                                                            ;
; NUM_BITS_FOR_STATES_COUNTER      ; 4       ; Signed Integer                                                                                            ;
; COUNTER_INCREMENT                ; 0001    ; Unsigned Binary                                                                                           ;
; LCD_STATE_4_IDLE                 ; 100     ; Unsigned Binary                                                                                           ;
; LCD_STATE_0_OPERATION            ; 000     ; Unsigned Binary                                                                                           ;
; LCD_STATE_1_ENABLE               ; 001     ; Unsigned Binary                                                                                           ;
; LCD_STATE_2_HOLD                 ; 010     ; Unsigned Binary                                                                                           ;
; LCD_STATE_3_END                  ; 011     ; Unsigned Binary                                                                                           ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                ; Type                                                                                                ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; CURSOR_ON                  ; 1                    ; Unsigned Binary                                                                                     ;
; BLINKING_ON                ; 0                    ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_15MS      ; 750000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_15MS    ; 20                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_15MS ; 00000000000000000001 ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_5MS       ; 250000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_5MS     ; 18                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_5MS  ; 000000000000000001   ; Unsigned Binary                                                                                     ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_c9d1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                  ;
+----------------+--------------------+-----------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                                ;
+----------------+--------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 15                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 15                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_0uf1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                      ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_3nf1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                      ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4nf1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                         ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                       ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                               ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_t072                 ; Untyped                                                                                                                                                                            ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                        ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                              ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                             ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                      ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                              ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                              ;
; RESERVED                ; 0                                ; Signed Integer                                                              ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                              ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                              ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                              ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 10240                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 10240                ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_olb1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_tr31 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                            ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; YES               ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 50000             ; Signed Integer                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                         ;
; LOCK_LOW                      ; 1                 ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                         ;
; SKIP_VCO                      ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                         ;
; BANDWIDTH                     ; 0                 ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK0_MULTIPLY_BY              ; 112829            ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK0_DIVIDE_BY                ; 500000            ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; VCO_MIN                       ; 0                 ; Untyped                                                         ;
; VCO_MAX                       ; 0                 ; Untyped                                                         ;
; VCO_CENTER                    ; 0                 ; Untyped                                                         ;
; PFD_MIN                       ; 0                 ; Untyped                                                         ;
; PFD_MAX                       ; 0                 ; Untyped                                                         ;
; M_INITIAL                     ; 0                 ; Untyped                                                         ;
; M                             ; 0                 ; Untyped                                                         ;
; N                             ; 1                 ; Untyped                                                         ;
; M2                            ; 1                 ; Untyped                                                         ;
; N2                            ; 1                 ; Untyped                                                         ;
; SS                            ; 1                 ; Untyped                                                         ;
; C0_HIGH                       ; 0                 ; Untyped                                                         ;
; C1_HIGH                       ; 0                 ; Untyped                                                         ;
; C2_HIGH                       ; 0                 ; Untyped                                                         ;
; C3_HIGH                       ; 0                 ; Untyped                                                         ;
; C4_HIGH                       ; 0                 ; Untyped                                                         ;
; C5_HIGH                       ; 0                 ; Untyped                                                         ;
; C6_HIGH                       ; 0                 ; Untyped                                                         ;
; C7_HIGH                       ; 0                 ; Untyped                                                         ;
; C8_HIGH                       ; 0                 ; Untyped                                                         ;
; C9_HIGH                       ; 0                 ; Untyped                                                         ;
; C0_LOW                        ; 0                 ; Untyped                                                         ;
; C1_LOW                        ; 0                 ; Untyped                                                         ;
; C2_LOW                        ; 0                 ; Untyped                                                         ;
; C3_LOW                        ; 0                 ; Untyped                                                         ;
; C4_LOW                        ; 0                 ; Untyped                                                         ;
; C5_LOW                        ; 0                 ; Untyped                                                         ;
; C6_LOW                        ; 0                 ; Untyped                                                         ;
; C7_LOW                        ; 0                 ; Untyped                                                         ;
; C8_LOW                        ; 0                 ; Untyped                                                         ;
; C9_LOW                        ; 0                 ; Untyped                                                         ;
; C0_INITIAL                    ; 0                 ; Untyped                                                         ;
; C1_INITIAL                    ; 0                 ; Untyped                                                         ;
; C2_INITIAL                    ; 0                 ; Untyped                                                         ;
; C3_INITIAL                    ; 0                 ; Untyped                                                         ;
; C4_INITIAL                    ; 0                 ; Untyped                                                         ;
; C5_INITIAL                    ; 0                 ; Untyped                                                         ;
; C6_INITIAL                    ; 0                 ; Untyped                                                         ;
; C7_INITIAL                    ; 0                 ; Untyped                                                         ;
; C8_INITIAL                    ; 0                 ; Untyped                                                         ;
; C9_INITIAL                    ; 0                 ; Untyped                                                         ;
; C0_MODE                       ; BYPASS            ; Untyped                                                         ;
; C1_MODE                       ; BYPASS            ; Untyped                                                         ;
; C2_MODE                       ; BYPASS            ; Untyped                                                         ;
; C3_MODE                       ; BYPASS            ; Untyped                                                         ;
; C4_MODE                       ; BYPASS            ; Untyped                                                         ;
; C5_MODE                       ; BYPASS            ; Untyped                                                         ;
; C6_MODE                       ; BYPASS            ; Untyped                                                         ;
; C7_MODE                       ; BYPASS            ; Untyped                                                         ;
; C8_MODE                       ; BYPASS            ; Untyped                                                         ;
; C9_MODE                       ; BYPASS            ; Untyped                                                         ;
; C0_PH                         ; 0                 ; Untyped                                                         ;
; C1_PH                         ; 0                 ; Untyped                                                         ;
; C2_PH                         ; 0                 ; Untyped                                                         ;
; C3_PH                         ; 0                 ; Untyped                                                         ;
; C4_PH                         ; 0                 ; Untyped                                                         ;
; C5_PH                         ; 0                 ; Untyped                                                         ;
; C6_PH                         ; 0                 ; Untyped                                                         ;
; C7_PH                         ; 0                 ; Untyped                                                         ;
; C8_PH                         ; 0                 ; Untyped                                                         ;
; C9_PH                         ; 0                 ; Untyped                                                         ;
; L0_HIGH                       ; 1                 ; Untyped                                                         ;
; L1_HIGH                       ; 1                 ; Untyped                                                         ;
; G0_HIGH                       ; 1                 ; Untyped                                                         ;
; G1_HIGH                       ; 1                 ; Untyped                                                         ;
; G2_HIGH                       ; 1                 ; Untyped                                                         ;
; G3_HIGH                       ; 1                 ; Untyped                                                         ;
; E0_HIGH                       ; 1                 ; Untyped                                                         ;
; E1_HIGH                       ; 1                 ; Untyped                                                         ;
; E2_HIGH                       ; 1                 ; Untyped                                                         ;
; E3_HIGH                       ; 1                 ; Untyped                                                         ;
; L0_LOW                        ; 1                 ; Untyped                                                         ;
; L1_LOW                        ; 1                 ; Untyped                                                         ;
; G0_LOW                        ; 1                 ; Untyped                                                         ;
; G1_LOW                        ; 1                 ; Untyped                                                         ;
; G2_LOW                        ; 1                 ; Untyped                                                         ;
; G3_LOW                        ; 1                 ; Untyped                                                         ;
; E0_LOW                        ; 1                 ; Untyped                                                         ;
; E1_LOW                        ; 1                 ; Untyped                                                         ;
; E2_LOW                        ; 1                 ; Untyped                                                         ;
; E3_LOW                        ; 1                 ; Untyped                                                         ;
; L0_INITIAL                    ; 1                 ; Untyped                                                         ;
; L1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G0_INITIAL                    ; 1                 ; Untyped                                                         ;
; G1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G2_INITIAL                    ; 1                 ; Untyped                                                         ;
; G3_INITIAL                    ; 1                 ; Untyped                                                         ;
; E0_INITIAL                    ; 1                 ; Untyped                                                         ;
; E1_INITIAL                    ; 1                 ; Untyped                                                         ;
; E2_INITIAL                    ; 1                 ; Untyped                                                         ;
; E3_INITIAL                    ; 1                 ; Untyped                                                         ;
; L0_MODE                       ; BYPASS            ; Untyped                                                         ;
; L1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G0_MODE                       ; BYPASS            ; Untyped                                                         ;
; G1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G2_MODE                       ; BYPASS            ; Untyped                                                         ;
; G3_MODE                       ; BYPASS            ; Untyped                                                         ;
; E0_MODE                       ; BYPASS            ; Untyped                                                         ;
; E1_MODE                       ; BYPASS            ; Untyped                                                         ;
; E2_MODE                       ; BYPASS            ; Untyped                                                         ;
; E3_MODE                       ; BYPASS            ; Untyped                                                         ;
; L0_PH                         ; 0                 ; Untyped                                                         ;
; L1_PH                         ; 0                 ; Untyped                                                         ;
; G0_PH                         ; 0                 ; Untyped                                                         ;
; G1_PH                         ; 0                 ; Untyped                                                         ;
; G2_PH                         ; 0                 ; Untyped                                                         ;
; G3_PH                         ; 0                 ; Untyped                                                         ;
; E0_PH                         ; 0                 ; Untyped                                                         ;
; E1_PH                         ; 0                 ; Untyped                                                         ;
; E2_PH                         ; 0                 ; Untyped                                                         ;
; E3_PH                         ; 0                 ; Untyped                                                         ;
; M_PH                          ; 0                 ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                  ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; wordsize       ; 7     ; Untyped                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst8 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 32    ; Untyped                                                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 6     ; Untyped                                                                                                                                         ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 6     ; Untyped                                                                                                                                        ;
; constantvalue  ; 32    ; Untyped                                                                                                                                        ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                               ; Type                                                                                                                                                                         ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17                                  ; Signed Integer                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED                              ; Untyped                                                                                                                                                                      ;
; LPM_DIRECTION          ; ADD                                 ; Untyped                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO                                  ; Untyped                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0                                   ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5                                   ; Untyped                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0                                   ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5                                   ; Untyped                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1                                   ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL                              ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48                                  ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II                          ; Untyped                                                                                                                                                                      ;
; USE_WYS                ; OFF                                 ; Untyped                                                                                                                                                                      ;
; STYLE                  ; FAST                                ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; wb_audioStream_channelAdder_add_sub ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON                                  ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF                                 ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON                                  ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF                                 ; IGNORE_CASCADE                                                                                                                                                               ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_active_low ; true  ; Untyped                                                                                                                                  ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8 ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                                                                          ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
; gclk_speed_mhz         ; 11.2869 ; Untyped                                                                                                                       ;
; clock_on_rising_flank  ; true    ; Untyped                                                                                                                       ;
; reset_active_low       ; true    ; Untyped                                                                                                                       ;
; write_active_low       ; true    ; Untyped                                                                                                                       ;
; sclk_min_low_time_ns   ; 600     ; Untyped                                                                                                                       ;
; sclk_min_high_time_ns  ; 1300    ; Untyped                                                                                                                       ;
; datasetup_min_time_ns  ; 300     ; Untyped                                                                                                                       ;
; datahold_min_time_ns   ; 100     ; Untyped                                                                                                                       ;
; min_start_hold_time_ns ; 600     ; Untyped                                                                                                                       ;
; min_stop_hold_time_ns  ; 600     ; Untyped                                                                                                                       ;
; min_idle_time_ns       ; 10000   ; Untyped                                                                                                                       ;
; max_slave_sclk_hold    ; 1200    ; Untyped                                                                                                                       ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 7     ; Untyped                                                                                                                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26 ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                  ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; register_width          ; 9     ; Untyped                                                                                                                               ;
; register_depth          ; 10    ; Untyped                                                                                                                               ;
; addr_bus_width          ; 4     ; Untyped                                                                                                                               ;
; write_enable_active_low ; false ; Untyped                                                                                                                               ;
; clock_on_rising_flank   ; true  ; Untyped                                                                                                                               ;
; reset_active_low        ; true  ; Untyped                                                                                                                               ;
; load_file_on_reset      ;       ; Untyped                                                                                                                               ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Untyped                                                                                                                                     ;
; constantvalue  ; 52    ; Untyped                                                                                                                                     ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Untyped                                                                                               ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 0     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 1     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 4     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 2     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 3     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 0     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Untyped                                                                                    ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 5     ; Untyped                                                                                                         ;
; constantvalue  ; 30    ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 5     ; Untyped                                                                                                          ;
; constantvalue  ; 31    ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 9     ; Untyped                                                                                                          ;
; constantvalue  ; 0     ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                               ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_fui    ; Untyped                                                                                                                      ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                      ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                                                                                            ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                                                                                   ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                                                                   ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                            ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; busWidth       ; 32    ; Untyped                                                                                                                              ;
; shorten        ; 8     ; Untyped                                                                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Untyped                                                                                                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Untyped                                                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 23    ; Untyped                                                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component ;
+------------------------+------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                           ;
+------------------------+------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32         ; Signed Integer                                                                                 ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                        ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                        ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                 ;
+------------------------+------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_j0i ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                       ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                                                                                             ;
; LPM_DIRECTION          ; LEFT       ; Untyped                                                                                                                                    ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                                                                    ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                             ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                      ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                                                                                            ;
; LPM_DIRECTION          ; LEFT       ; Untyped                                                                                                                                   ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                                                                   ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                            ;
+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                              ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                     ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_3dj    ; Untyped                                                                                                                     ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; widthin        ; 4     ; Untyped                                                                                                                           ;
; widthout       ; 16    ; Untyped                                                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                           ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 32         ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                                        ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                        ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES        ; Untyped                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                        ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                             ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                        ;
; CBXI_PARAMETER         ; cmpr_dcj   ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                 ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                           ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 16         ; Signed Integer                                                                                 ;
; LPM_WIDTHB                                     ; 16         ; Signed Integer                                                                                 ;
; LPM_WIDTHP                                     ; 32         ; Signed Integer                                                                                 ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                        ;
; LATENCY                                        ; 0          ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_6bn   ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                        ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; busWidth       ; 40    ; Untyped                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 40         ; Signed Integer                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                               ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                               ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                               ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_0jg   ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                        ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 40          ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                               ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_k5i ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                                                      ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                                                            ;
; LPM_WIDTHA                                     ; 16         ; Signed Integer                                                                                                            ;
; LPM_WIDTHB                                     ; 24         ; Signed Integer                                                                                                            ;
; LPM_WIDTHP                                     ; 40         ; Signed Integer                                                                                                            ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                                                                                                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                                                                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                                                                   ;
; LATENCY                                        ; 0          ; Untyped                                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                                                                   ;
; USE_EAB                                        ; OFF        ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                                 ; mult_4bn   ; Untyped                                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                                                                   ;
+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                       ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4          ; Signed Integer                                                                                                                             ;
; LPM_DECODES            ; 16         ; Signed Integer                                                                                                                             ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                    ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER         ; decode_c8f ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                             ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                                ;
; Entity Instance                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 15                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 15                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 10240                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                           ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                   ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                                                               ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                                          ;
; Entity Instance                       ; StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component                            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 40                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; enable    ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; msb_first ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sdi       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                    ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                            ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+
; on            ; Input ; Info     ; Stuck at VCC                                                                                       ;
; back_light_on ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Nov 06 16:00:29 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2
Info: Found 1 design units, including 1 entities, in source file lab5.bdf
    Info: Found entity 1: Lab5
Info: Found 1 design units, including 1 entities, in source file wb_processor.bdf
    Info: Found entity 1: wb_processor
Info: Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd
    Info: Found design unit 1: wb_cpu_package
Info: Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd
    Info: Found design unit 1: wb_cpu_regfile-regfile_arch
    Info: Found entity 1: wb_cpu_regfile
Info: Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd
    Info: Found design unit 1: wb_cpu_alu-alu_arch
    Info: Found entity 1: wb_cpu_alu
Info: Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd
    Info: Found design unit 1: wb_cpu_control-control_arch
    Info: Found entity 1: wb_cpu_control
Info: Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd
    Info: Found design unit 1: wb_cpu_io-io_arch
    Info: Found entity 1: wb_cpu_io
Info: Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd
    Info: Found design unit 1: wb_cpu_mem-mem_arch
    Info: Found entity 1: wb_cpu_mem
Info: Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd
    Info: Found design unit 1: wb_cpu_programcounter-programcounter_arch
    Info: Found entity 1: wb_cpu_programcounter
Info: Found 2 design units, including 1 entities, in source file mul_fsm.vhd
    Info: Found design unit 1: mul_fsm-fsm_arch
    Info: Found entity 1: mul_fsm
Info: Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd
    Info: Found design unit 1: wb_hexTo7segAll-behavior
    Info: Found entity 1: wb_hexTo7segAll
Info: Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd
    Info: Found design unit 1: wb_hexTo7segOne-behavior
    Info: Found entity 1: wb_hexTo7segOne
Info: Elaborating entity "Lab5" for the top level hierarchy
Warning: Not all bits in bus "LEDR[17..0]" are used
Warning: Not all bits in bus "SW[17..0]" are used
Warning: Using design file wb_niosprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 32 design units and 16 entities in project
    Info: Found design unit 1: A_reg_pio_s1_arbitrator-europa
    Info: Found design unit 2: B_reg_pio_s1_arbitrator-europa
    Info: Found design unit 3: Dbg_pc_s1_arbitrator-europa
    Info: Found design unit 4: Dbg_reg_s1_arbitrator-europa
    Info: Found design unit 5: Dbg_reg_set_s1_arbitrator-europa
    Info: Found design unit 6: character_lcd_avalon_lcd_slave_arbitrator-europa
    Info: Found design unit 7: wb_NiosProcessor_reset_clk_domain_synch_module-europa
    Info: Found design unit 8: cpu_jtag_debug_module_arbitrator-europa
    Info: Found design unit 9: cpu_data_master_arbitrator-europa
    Info: Found design unit 10: cpu_instruction_master_arbitrator-europa
    Info: Found design unit 11: jtag_uart_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 12: onchip_mem_s1_arbitrator-europa
    Info: Found design unit 13: ps2_keyboard_avalon_PS2_slave_arbitrator-europa
    Info: Found design unit 14: sys_clk_timer_s1_arbitrator-europa
    Info: Found design unit 15: sysid_control_slave_arbitrator-europa
    Info: Found design unit 16: wb_NiosProcessor-europa
    Info: Found entity 1: A_reg_pio_s1_arbitrator
    Info: Found entity 2: B_reg_pio_s1_arbitrator
    Info: Found entity 3: Dbg_pc_s1_arbitrator
    Info: Found entity 4: Dbg_reg_s1_arbitrator
    Info: Found entity 5: Dbg_reg_set_s1_arbitrator
    Info: Found entity 6: character_lcd_avalon_lcd_slave_arbitrator
    Info: Found entity 7: wb_NiosProcessor_reset_clk_domain_synch_module
    Info: Found entity 8: cpu_jtag_debug_module_arbitrator
    Info: Found entity 9: cpu_data_master_arbitrator
    Info: Found entity 10: cpu_instruction_master_arbitrator
    Info: Found entity 11: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 12: onchip_mem_s1_arbitrator
    Info: Found entity 13: ps2_keyboard_avalon_PS2_slave_arbitrator
    Info: Found entity 14: sys_clk_timer_s1_arbitrator
    Info: Found entity 15: sysid_control_slave_arbitrator
    Info: Found entity 16: wb_NiosProcessor
Info: Elaborating entity "wb_NiosProcessor" for hierarchy "wb_NiosProcessor:inst"
Info: Elaborating entity "A_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(50): used implicit default value for signal "cpu_data_master_read_data_valid_A_reg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file a_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: A_reg_pio-europa
    Info: Found entity 1: A_reg_pio
Info: Elaborating entity "A_reg_pio" for hierarchy "wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio"
Info: Elaborating entity "B_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(287): used implicit default value for signal "cpu_data_master_read_data_valid_B_reg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file b_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: B_reg_pio-europa
    Info: Found entity 1: B_reg_pio
Info: Elaborating entity "B_reg_pio" for hierarchy "wb_NiosProcessor:inst|B_reg_pio:the_B_reg_pio"
Info: Elaborating entity "Dbg_pc_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(527): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_pc_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file dbg_pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Dbg_pc-europa
    Info: Found entity 1: Dbg_pc
Info: Elaborating entity "Dbg_pc" for hierarchy "wb_NiosProcessor:inst|Dbg_pc:the_Dbg_pc"
Info: Elaborating entity "Dbg_reg_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(772): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_reg_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file dbg_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Dbg_reg-europa
    Info: Found entity 1: Dbg_reg
Info: Elaborating entity "Dbg_reg" for hierarchy "wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg"
Info: Elaborating entity "Dbg_reg_set_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1014): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_reg_set_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file dbg_reg_set.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Dbg_reg_set-europa
    Info: Found entity 1: Dbg_reg_set
Info: Elaborating entity "Dbg_reg_set" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_set:the_Dbg_reg_set"
Info: Elaborating entity "character_lcd_avalon_lcd_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1255): used implicit default value for signal "cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "wb_NiosProcessor_reset_clk_domain_synch_module" for hierarchy "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch"
Warning: Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: character_lcd
Info: Elaborating entity "character_lcd" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd"
Warning: Using design file altera_up_character_lcd_communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_Character_LCD_Communication
Info: Elaborating entity "Altera_UP_Character_LCD_Communication" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm"
Warning: Using design file altera_up_character_lcd_initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_Character_LCD_Initialization
Info: Elaborating entity "Altera_UP_Character_LCD_Initialization" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1566): used implicit default value for signal "cpu_data_master_read_data_valid_cpu_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 52 design units, including 26 entities, in source file cpu.vhd
    Info: Found design unit 1: cpu_ic_data_module-europa
    Info: Found design unit 2: cpu_ic_tag_module-europa
    Info: Found design unit 3: cpu_register_bank_a_module-europa
    Info: Found design unit 4: cpu_register_bank_b_module-europa
    Info: Found design unit 5: cpu_nios2_oci_debug-europa
    Info: Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 7: cpu_nios2_ocimem-europa
    Info: Found design unit 8: cpu_nios2_avalon_reg-europa
    Info: Found design unit 9: cpu_nios2_oci_break-europa
    Info: Found design unit 10: cpu_nios2_oci_xbrk-europa
    Info: Found design unit 11: cpu_nios2_oci_match_paired-europa
    Info: Found design unit 12: cpu_nios2_oci_match_single-europa
    Info: Found design unit 13: cpu_nios2_oci_dbrk-europa
    Info: Found design unit 14: cpu_nios2_oci_itrace-europa
    Info: Found design unit 15: cpu_nios2_oci_td_mode-europa
    Info: Found design unit 16: cpu_nios2_oci_dtrace-europa
    Info: Found design unit 17: cpu_nios2_oci_compute_tm_count-europa
    Info: Found design unit 18: cpu_nios2_oci_fifowp_inc-europa
    Info: Found design unit 19: cpu_nios2_oci_fifocount_inc-europa
    Info: Found design unit 20: cpu_nios2_oci_fifo-europa
    Info: Found design unit 21: cpu_nios2_oci_pib-europa
    Info: Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 23: cpu_nios2_oci_im-europa
    Info: Found design unit 24: cpu_nios2_performance_monitors-europa
    Info: Found design unit 25: cpu_nios2_oci-europa
    Info: Found design unit 26: cpu-europa
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_register_bank_a_module
    Info: Found entity 4: cpu_register_bank_b_module
    Info: Found entity 5: cpu_nios2_oci_debug
    Info: Found entity 6: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 7: cpu_nios2_ocimem
    Info: Found entity 8: cpu_nios2_avalon_reg
    Info: Found entity 9: cpu_nios2_oci_break
    Info: Found entity 10: cpu_nios2_oci_xbrk
    Info: Found entity 11: cpu_nios2_oci_match_paired
    Info: Found entity 12: cpu_nios2_oci_match_single
    Info: Found entity 13: cpu_nios2_oci_dbrk
    Info: Found entity 14: cpu_nios2_oci_itrace
    Info: Found entity 15: cpu_nios2_oci_td_mode
    Info: Found entity 16: cpu_nios2_oci_dtrace
    Info: Found entity 17: cpu_nios2_oci_compute_tm_count
    Info: Found entity 18: cpu_nios2_oci_fifowp_inc
    Info: Found entity 19: cpu_nios2_oci_fifocount_inc
    Info: Found entity 20: cpu_nios2_oci_fifo
    Info: Found entity 21: cpu_nios2_oci_pib
    Info: Found entity 22: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 23: cpu_nios2_oci_im
    Info: Found entity 24: cpu_nios2_performance_monitors
    Info: Found entity 25: cpu_nios2_oci
    Info: Found entity 26: cpu
Info: Elaborating entity "cpu" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu"
Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_test_bench-europa
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf
    Info: Found entity 1: altsyncram_c9d1
Info: Elaborating entity "altsyncram_c9d1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "15"
    Info: Parameter "width_b" = "15"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0uf1.tdf
    Info: Found entity 1: altsyncram_0uf1
Info: Elaborating entity "altsyncram_0uf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3nf1.tdf
    Info: Found entity 1: altsyncram_3nf1
Info: Elaborating entity "altsyncram_3nf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4nf1.tdf
    Info: Found entity 1: altsyncram_4nf1
Info: Elaborating entity "altsyncram_4nf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf
    Info: Found entity 1: altsyncram_t072
Info: Elaborating entity "altsyncram_t072" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = ""
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range
Warning: Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Warning: Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(2329): used implicit default value for signal "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: jtag_uart_log_module-europa
    Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_drom_module-europa
    Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_scfifo_r-europa
    Info: Found design unit 7: jtag_uart-europa
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: onchip_mem-europa
    Info: Found entity 1: onchip_mem
Info: Elaborating entity "onchip_mem" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_mem.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "10240"
    Info: Parameter "numwords_a" = "10240"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "14"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_olb1.tdf
    Info: Found entity 1: altsyncram_olb1
Info: Elaborating entity "altsyncram_olb1" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated"
Warning: Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10
    Warning: Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf
    Info: Found entity 1: decode_3oa
Info: Elaborating entity "decode_3oa" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|decode_3oa:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf
    Info: Found entity 1: mux_0kb
Info: Elaborating entity "mux_0kb" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|mux_0kb:mux2"
Info: Elaborating entity "ps2_keyboard_avalon_PS2_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ps2_keyboard-europa
    Info: Found entity 1: ps2_keyboard
Info: Elaborating entity "ps2_keyboard" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard"
Warning: Using design file altera_up_avalon_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_Avalon_PS2
Info: Elaborating entity "Altera_UP_Avalon_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2"
Warning: Using design file altera_up_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2
Info: Elaborating entity "Altera_UP_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port"
Warning: Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2_Data_In
Info: Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In"
Warning: Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2_Command_Out
Info: Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Info: Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"
Info: Instantiated megafunction "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf
    Info: Found entity 1: scfifo_tr31
Info: Elaborating entity "scfifo_tr31" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf
    Info: Found entity 1: a_dpfifo_gj31
Info: Elaborating entity "a_dpfifo_gj31" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf
    Info: Found entity 1: altsyncram_rqd1
Info: Elaborating entity "altsyncram_rqd1" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf
    Info: Found entity 1: altsyncram_mbj1
Info: Elaborating entity "altsyncram_mbj1" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_3o8.tdf
    Info: Found entity 1: cmpr_3o8
Info: Elaborating entity "cmpr_3o8" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cmpr_3o8:almost_full_comparer"
Info: Elaborating entity "cmpr_3o8" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cmpr_3o8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info: Found entity 1: cntr_e5b
Info: Elaborating entity "cntr_e5b" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf
    Info: Found entity 1: cntr_r57
Info: Elaborating entity "cntr_r57" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf
    Info: Found entity 1: cntr_f5b
Info: Elaborating entity "cntr_f5b" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr"
Info: Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(3303): used implicit default value for signal "cpu_data_master_read_data_valid_sys_clk_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sys_clk_timer-europa
    Info: Found entity 1: sys_clk_timer
Info: Elaborating entity "sys_clk_timer" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(3545): used implicit default value for signal "cpu_data_master_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sysid-europa
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "wb_NiosProcessor:inst|sysid:the_sysid"
Warning: Using design file wb_clkgenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_clkgenerator
Info: Elaborating entity "wb_clkGenerator" for hierarchy "wb_clkGenerator:inst4"
Warning: Using design file wb_clkgeneratorpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_clkgeneratorpll-SYN
    Info: Found entity 1: wb_clkGeneratorPLL
Info: Elaborating entity "wb_clkGeneratorPLL" for hierarchy "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1"
Info: Elaborating entity "altpll" for hierarchy "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component"
Info: Instantiated megafunction "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "500000"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "112829"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_counter" = "50000"
    Info: Parameter "gate_lock_signal" = "YES"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=wb_clkGeneratorPLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Warning: Using design file wb_block_oneshotdowncounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_block_oneShotDownCounter-behavior
    Info: Found entity 1: wb_block_oneShotDownCounter
Info: Elaborating entity "wb_block_oneShotDownCounter" for hierarchy "wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2"
Info: Elaborating entity "wb_processor" for hierarchy "wb_processor:inst7"
Info: Elaborating entity "wb_cpu_io" for hierarchy "wb_processor:inst7|wb_cpu_io:inst5"
Warning (10492): VHDL Process Statement warning at wb_cpu_io.vhd(127): signal "key1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wb_cpu_io.vhd(132): signal "key2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "wb_cpu_control" for hierarchy "wb_processor:inst7|wb_cpu_control:inst3"
Warning (10492): VHDL Process Statement warning at wb_cpu_control.vhd(111): signal "status_register" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "wb_cpu_mem" for hierarchy "wb_processor:inst7|wb_cpu_mem:inst1"
Warning (10631): VHDL Process Statement warning at wb_cpu_mem.vhd(53): inferring latch(es) for signal or variable "mem_storage", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "mem_storage[1][0]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][1]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][2]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][3]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][4]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][5]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][6]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][7]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][8]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][9]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][10]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][11]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][12]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][13]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][14]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][15]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][16]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][17]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][18]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][19]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][20]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][21]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][22]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][23]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][24]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][25]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][26]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][27]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][28]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][29]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][30]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[1][31]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][0]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][1]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][2]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][3]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][4]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][5]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][6]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][7]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][8]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][9]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][10]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][11]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][12]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][13]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][14]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][15]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][16]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][17]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][18]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][19]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][20]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][21]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][22]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][23]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][24]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][25]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][26]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][27]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][28]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][29]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][30]" at wb_cpu_mem.vhd(53)
Info (10041): Inferred latch for "mem_storage[0][31]" at wb_cpu_mem.vhd(53)
Info: Elaborating entity "wb_cpu_programcounter" for hierarchy "wb_processor:inst7|wb_cpu_programcounter:inst"
Info: Elaborating entity "wb_cpu_alu" for hierarchy "wb_processor:inst7|wb_cpu_alu:inst7"
Warning (10492): VHDL Process Statement warning at wb_cpu_alu.vhd(94): signal "alu_in_a_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wb_cpu_alu.vhd(95): signal "alu_in_b_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at wb_cpu_alu.vhd(59): inferring latch(es) for signal or variable "alu_out_i", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "alu_out_i[8]" at wb_cpu_alu.vhd(59)
Info: Elaborating entity "wb_cpu_regfile" for hierarchy "wb_processor:inst7|wb_cpu_regfile:inst2"
Info: Elaborating entity "BUSMUX" for hierarchy "wb_processor:inst7|BUSMUX:inst8"
Info: Elaborated megafunction instantiation "wb_processor:inst7|BUSMUX:inst8"
Info: Instantiated megafunction "wb_processor:inst7|BUSMUX:inst8" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Info: Elaborating entity "lpm_mux" for hierarchy "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000", which is child of megafunction instantiation "wb_processor:inst7|BUSMUX:inst8"
Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf
    Info: Found entity 1: mux_smc
Info: Elaborating entity "mux_smc" for hierarchy "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000|mux_smc:auto_generated"
Info: Elaborating entity "21mux" for hierarchy "21mux:inst6"
Info: Elaborated megafunction instantiation "21mux:inst6"
Warning: Using design file wb_audio_advinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_audio_advinterface
Info: Elaborating entity "wb_audio_AdvInterface" for hierarchy "wb_audio_AdvInterface:inst5"
Warning: Using design file wb_audio_basicinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_audio_basicinterface
Info: Elaborating entity "wb_audio_BasicInterface" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7"
Warning: Using design file wb_audiostream_interface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_audiostream_interface
Info: Elaborating entity "wb_audioStream_Interface" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2"
Warning: Using design file wb_block_serdes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_block_serDes-behavior
    Info: Found entity 1: wb_block_serDes
Info: Elaborating entity "wb_block_serDes" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9"
Info: Elaborating entity "wb_block_oneShotDownCounter" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10"
Warning: Using design file wb_block_constanttobusbinary.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_block_constantToBusBinary-behavior
    Info: Found entity 1: wb_block_constantToBusBinary
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst"
Warning: Using design file wb_audiostream_stereotomono.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_audiostream_stereotomono
Info: Elaborating entity "wb_audioStream_stereoToMono" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4"
Warning: Using design file wb_audiostream_channeladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_audiostream_channeladder-SYN
    Info: Found entity 1: wb_audioStream_channelAdder
Info: Elaborating entity "wb_audioStream_channelAdder" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1"
Info: Elaborating entity "lpm_add_sub" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder"
    Info: Parameter "lpm_representation" = "SIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "17"
Info: Found 1 design units, including 1 entities, in source file db/wb_audiostream_channeladder_add_sub.v
    Info: Found entity 1: wb_audioStream_channelAdder_add_sub
Info: Elaborating entity "wb_audioStream_channelAdder_add_sub" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component|wb_audioStream_channelAdder_add_sub:auto_generated"
Warning: Using design file wb_audiocfg_cfgctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_audiocfg_cfgctrl
Info: Elaborating entity "wb_audioCFG_CFGctrl" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1"
Warning: Using design file wb_audiocfg_cfgctrlupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_audioCFG_CFGctrlUpdateSM-behavior
    Info: Found entity 1: wb_audioCFG_CFGctrlUpdateSM
Info: Elaborating entity "wb_audioCFG_CFGctrlUpdateSM" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25"
Warning: Using design file wb_audiocfg_twowiremaster.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_audioCFG_twoWireMaster-behavior
    Info: Found entity 1: wb_audioCFG_twoWireMaster
Info: Elaborating entity "wb_audioCFG_twoWireMaster" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8"
Info: Elaborating entity "wb_block_serDes" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes"
Info: Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3"
Info: Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Warning: Using design file wb_audiocfg_cfgctrlregisterbank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_audioCFG_CFGctrlRegisterBank-behavior
    Info: Found entity 1: wb_audioCFG_CFGctrlRegisterBank
Info: Elaborating entity "wb_audioCFG_CFGctrlRegisterBank" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26"
Warning (10296): VHDL warning at wb_audiocfg_cfgctrlregisterbank.vhd(45): ignored assignment of value to null range
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24"
Warning: Using design file wb_audiocfg_autoconfigonreset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_audioCFG_autoConfigOnReset-behavior
    Info: Found entity 1: wb_audioCFG_autoConfigOnReset
Info: Elaborating entity "wb_audioCFG_autoConfigOnReset" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst"
Warning: Using design file wb_audiocfg_autoupdate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_audiocfg_autoupdate
Info: Elaborating entity "wb_audioCFG_autoUpdate" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8"
Warning: Using design file wb_audiocfg_autoupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_audioCFG_autoUpdateSM-behavior
    Info: Found entity 1: wb_audioCFG_autoUpdateSM
Info: Elaborating entity "wb_audioCFG_autoUpdateSM" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27"
Warning: Using design file wb_block_busequal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_block_busequal
Info: Elaborating entity "wb_block_busEqual" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25"
Warning: Using design file wb_block_2-1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_block_2-1mux
Info: Elaborating entity "wb_block_2-1mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_2-1mux:inst14"
Warning: Using design file wb_block_busmux_8-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_block_busmux_8-1
Info: Elaborating entity "wb_block_busMux_8-1" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13"
Info: Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6"
Info: Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6" with the following parameter:
    Info: Parameter "WIDTH" = "4"
Info: Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6"
Info: Found 1 design units, including 1 entities, in source file db/mux_omc.tdf
    Info: Found entity 1: mux_omc
Info: Elaborating entity "mux_omc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000|mux_omc:auto_generated"
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1"
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2"
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3"
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5"
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6"
Info: Elaborating entity "wb_block_busMux_8-1" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12"
Info: Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6"
Info: Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6" with the following parameter:
    Info: Parameter "WIDTH" = "9"
Info: Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6"
Info: Found 1 design units, including 1 entities, in source file db/mux_tmc.tdf
    Info: Found entity 1: mux_tmc
Info: Elaborating entity "mux_tmc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000|mux_tmc:auto_generated"
Info: Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19"
Info: Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19" with the following parameter:
    Info: Parameter "WIDTH" = "5"
Info: Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19"
Info: Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf
    Info: Found entity 1: mux_pmc
Info: Elaborating entity "mux_pmc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000|mux_pmc:auto_generated"
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9"
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10"
Info: Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11"
Warning: Using design file wb_audio_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_audio_bypassmux
Info: Elaborating entity "wb_audio_bypassMux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4"
Info: Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10"
Info: Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10" with the following parameter:
    Info: Parameter "WIDTH" = "1"
Info: Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10"
Info: Found 1 design units, including 1 entities, in source file db/mux_lmc.tdf
    Info: Found entity 1: mux_lmc
Info: Elaborating entity "mux_lmc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000|mux_lmc:auto_generated"
Info: Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9"
Info: Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9" with the following parameter:
    Info: Parameter "WIDTH" = "16"
Info: Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9"
Info: Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info: Found entity 1: mux_boc
Info: Elaborating entity "mux_boc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000|mux_boc:auto_generated"
Warning: Using design file studentdesign.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: studentdesign
Info: Elaborating entity "StudentDesign" for hierarchy "StudentDesign:inst1"
Warning: Using design file mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mul
Info: Elaborating entity "mul" for hierarchy "StudentDesign:inst1|mul:inst1"
Warning: Using design file mul_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mul_control
Info: Elaborating entity "mul_control" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5"
Warning: Using design file wb_mul_dvctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_mul_dvctrl
Info: Elaborating entity "wb_mul_dvCtrl" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dvCtrl:inst3"
Warning: Using design file wb_mul_zero_det.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_mul_zero_det
Info: Elaborating entity "wb_mul_zero_det" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_zero_det:inst2"
Warning: Using design file wb_mul_dcnt4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_mul_dcnt4
Info: Elaborating entity "wb_mul_dcnt4" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1"
Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Elaborating entity "lpm_counter0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "DOWN"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "4"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fui.tdf
    Info: Found entity 1: cntr_fui
Info: Elaborating entity "cntr_fui" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated"
Info: Elaborating entity "mul_fsm" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|mul_fsm:inst5"
Warning: Using design file wb_mul_shiftreg16right.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_mul_shiftreg16right
Info: Elaborating entity "wb_mul_shiftreg16right" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst"
Warning: Using design file lpm_shiftreg0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_shiftreg0-SYN
    Info: Found entity 1: lpm_shiftreg0
Info: Elaborating entity "lpm_shiftreg0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "RIGHT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "16"
Warning: Using design file mul_data_path.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mul_data_path
Info: Elaborating entity "mul_data_path" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst"
Warning: Using design file wb_mul_outputselector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_mul_outputselector
Info: Elaborating entity "wb_mul_outputselector" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7"
Warning: Using design file wb_acomp_twocomplbitclipping.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_acomp_twocomplbitclipping
Info: Elaborating entity "wb_aComp_twoComplBitClipping" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24"
Warning: Using design file wb_block_busand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_block_busand
Info: Elaborating entity "wb_block_busAND" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9"
Warning: Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string
Warning: Using design file wb_block_busor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_block_busor
Info: Elaborating entity "wb_block_busOR" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst"
Warning: Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string
Info: Elaborating entity "BUSMUX" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8"
Info: Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8" with the following parameter:
    Info: Parameter "WIDTH" = "23"
Info: Elaborating entity "lpm_mux" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000", which is child of megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8"
Info: Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info: Found entity 1: mux_9oc
Info: Elaborating entity "mux_9oc" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000|mux_9oc:auto_generated"
Warning: Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_dff0-SYN
    Info: Found entity 1: lpm_dff0
Info: Elaborating entity "lpm_dff0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4"
Info: Elaborating entity "lpm_ff" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "32"
Warning: Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_add_sub0-SYN
    Info: Found entity 1: lpm_add_sub0
Info: Elaborating entity "lpm_add_sub0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3"
Info: Elaborating entity "lpm_add_sub" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_j0i.tdf
    Info: Found entity 1: add_sub_j0i
Info: Elaborating entity "add_sub_j0i" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_j0i:auto_generated"
Warning: Using design file wb_mul_shiftreg32left.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_mul_shiftreg32left
Info: Elaborating entity "wb_mul_shiftreg32left" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst"
Warning: Using design file lpm_shiftreg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_shiftreg1-SYN
    Info: Found entity 1: lpm_shiftreg1
Info: Elaborating entity "lpm_shiftreg1" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "LEFT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "16"
Warning: Using design file wb_mul_extend16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_mul_extend16
Info: Elaborating entity "wb_mul_extend16" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|wb_mul_extend16:inst5"
Warning: Using design file fact.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: fact
Info: Elaborating entity "fact" for hierarchy "StudentDesign:inst1|fact:inst5"
Warning: Using design file wb_filt_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_filt_bypassmux
Info: Elaborating entity "wb_filt_bypassMux" for hierarchy "StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4"
Warning: Using design file factstm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: factstm
Info: Elaborating entity "factSTM" for hierarchy "StudentDesign:inst1|fact:inst5|factSTM:inst1"
Warning: Using design file wb_acomp_factorfinder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_acomp_factorfinder
Info: Elaborating entity "wb_aComp_factorFinder" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6"
Warning: Using design file wb_acomp_factcount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_acomp_factcount-SYN
    Info: Found entity 1: wb_aComp_factCount
Info: Elaborating entity "wb_aComp_factCount" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7"
Info: Elaborating entity "lpm_counter" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "DOWN"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "4"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3dj.tdf
    Info: Found entity 1: cntr_3dj
Info: Elaborating entity "cntr_3dj" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component|cntr_3dj:auto_generated"
Warning: Using design file wb_acomp_binsearchreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_acomp_binsearchreg
Info: Elaborating entity "wb_aComp_binSearchReg" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2"
Warning: Using design file wb_block_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_block_decoder-behavior
    Info: Found entity 1: wb_block_decoder
Info: Elaborating entity "wb_block_decoder" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2"
Warning: Using design file wb_acomp_factcompare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_acomp_factcompare-SYN
    Info: Found entity 1: wb_aComp_factCompare
Info: Elaborating entity "wb_aComp_factCompare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1"
Info: Elaborating entity "lpm_compare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component"
Info: Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component" with the following parameter:
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_COMPARE"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_dcj.tdf
    Info: Found entity 1: cmpr_dcj
Info: Elaborating entity "cmpr_dcj" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component|cmpr_dcj:auto_generated"
Warning: Using design file wb_acomp_factormult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_acomp_factormult-SYN
    Info: Found entity 1: wb_aComp_factorMult
Info: Elaborating entity "wb_aComp_factorMult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst"
Info: Elaborating entity "lpm_mult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "16"
    Info: Parameter "lpm_widthb" = "16"
    Info: Parameter "lpm_widthp" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_6bn.tdf
    Info: Found entity 1: mult_6bn
Info: Elaborating entity "mult_6bn" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component|mult_6bn:auto_generated"
Warning: Using design file wb_acomp_envshape.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_acomp_envshape
Info: Elaborating entity "wb_aComp_envShape" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8"
Warning: Using design file 2-1-mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 2-1-mux
Info: Elaborating entity "2-1-mux" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9"
Warning: Using design file wb_acomp_envcomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_acomp_envcomp-SYN
    Info: Found entity 1: wb_aComp_envComp
Info: Elaborating entity "wb_aComp_envComp" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst"
Info: Elaborating entity "lpm_compare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component"
Info: Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component" with the following parameter:
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_COMPARE"
    Info: Parameter "lpm_width" = "40"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf
    Info: Found entity 1: cmpr_0jg
Info: Elaborating entity "cmpr_0jg" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated"
Warning: Using design file wb_acomp_valuereducer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wb_acomp_valuereducer
Info: Elaborating entity "wb_aComp_valueReducer" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1"
Warning: No superset bus at connection
Warning: Using design file wb_acomp_envshapesub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_acomp_envshapesub-SYN
    Info: Found entity 1: wb_aComp_envShapeSub
Info: Elaborating entity "wb_aComp_envShapeSub" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7"
Info: Elaborating entity "lpm_add_sub" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "40"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_k5i.tdf
    Info: Found entity 1: add_sub_k5i
Info: Elaborating entity "add_sub_k5i" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated"
Warning: Using design file wb_acomp_envshapemult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wb_acomp_envshapemult-SYN
    Info: Found entity 1: wb_aComp_envShapeMult
Info: Elaborating entity "wb_aComp_envShapeMult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6"
Info: Elaborating entity "lpm_mult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component"
Info: Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component" with the following parameter:
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_MULT"
    Info: Parameter "lpm_widtha" = "16"
    Info: Parameter "lpm_widthb" = "24"
    Info: Parameter "lpm_widthp" = "40"
Info: Found 1 design units, including 1 entities, in source file db/mult_4bn.tdf
    Info: Found entity 1: mult_4bn
Info: Elaborating entity "mult_4bn" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated"
Warning: Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_decode0-SYN
    Info: Found entity 1: lpm_decode0
Info: Elaborating entity "lpm_decode0" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst"
Info: Elaborating entity "lpm_decode" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "lpm_decodes" = "16"
    Info: Parameter "lpm_type" = "LPM_DECODE"
    Info: Parameter "lpm_width" = "4"
Info: Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf
    Info: Found entity 1: decode_c8f
Info: Elaborating entity "decode_c8f" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated"
Warning: Using design file edgedetector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: edgedetector
Info: Elaborating entity "edgeDetector" for hierarchy "StudentDesign:inst1|fact:inst5|edgeDetector:inst"
Warning: Using design file abs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: abs
Info: Elaborating entity "abs" for hierarchy "StudentDesign:inst1|abs:inst"
Warning: Using design file krets_12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: krets_12
Info: Elaborating entity "Krets_12" for hierarchy "StudentDesign:inst1|abs:inst|Krets_12:inst"
Info: Elaborating entity "wb_hexTo7segAll" for hierarchy "wb_hexTo7segAll:inst2"
Info: Elaborating entity "wb_hexTo7segOne" using architecture "A:behavior" for hierarchy "wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3"
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info: Ignored 60 buffer(s)
    Info: Ignored 60 SOFT buffer(s)
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer 21mux:inst6|5~synth
    Warning: Found clock multiplexer wb_audio_advinterface:inst5|wb_audio_bypassmux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~synth
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
Info: 85 registers lost all their fanouts during netlist optimizations. The first 85 are displayed below.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wb_processor:inst7|wb_cpu_io:inst5|state.data" lost all its fanouts during netlist optimizations.
    Info: Register "wb_processor:inst7|wb_cpu_io:inst5|state.strobe" lost all its fanouts during netlist optimizations.
    Info: Register "wb_processor:inst7|wb_cpu_io:inst5|state.waitstate" lost all its fanouts during netlist optimizations.
    Info: Register "wb_processor:inst7|wb_cpu_io:inst5|state.update" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~2" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~3" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller~2" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller~3" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller~4" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize~2" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize~3" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd~2" lost all its fanouts during netlist optimizations.
    Info: Register "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd~3" lost all its fanouts during netlist optimizations.
    Info: Register "wb_audio_advinterface:inst5|wb_audioCFG_autoConfigOnReset:inst|sm_audioReset_current.state_end" lost all its fanouts during netlist optimizations.
    Info: Register "wb_processor:inst7|wb_cpu_io:inst5|state.idle" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
Info: Implemented 4177 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 95 output pins
    Info: Implemented 11 bidirectional pins
    Info: Implemented 3774 logic cells
    Info: Implemented 263 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 231 warnings
    Info: Peak virtual memory: 412 megabytes
    Info: Processing ended: Wed Nov 06 16:01:00 2013
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:28


