Classic Timing Analyzer report for SQRT
Thu Dec 19 06:02:15 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. Clock Hold: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                              ; To                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.904 ns                         ; RC[2]                                                                                                             ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                    ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.564 ns                        ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; Error                                                                                    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.938 ns                         ; Start                                                                                                             ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]                                     ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 111.06 MHz ( period = 9.004 ns ) ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]                                     ; CLK        ; CLK      ; 35           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                   ;                                                                                          ;            ;          ; 35           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Start           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.057 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.057 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.057 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.057 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.057 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.057 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|inst20                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|inst20                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|inst20                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|inst20                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|inst20                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|inst20                                                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 154.54 MHz ( period = 6.471 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 154.54 MHz ( period = 6.471 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 154.54 MHz ( period = 6.471 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 154.54 MHz ( period = 6.471 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.088 ns                ;
; N/A                                     ; 171.85 MHz ( period = 5.819 ns )                    ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                              ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.958 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                              ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                              ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 0.719 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                              ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                              ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 0.710 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                              ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.052 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.052 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.049 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.048 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.048 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.047 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.047 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.047 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 193.01 MHz ( period = 5.181 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.821 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.816 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.816 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.816 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.816 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.816 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.816 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; CLK        ; CLK      ; None                        ; None                      ; 0.816 ns                ;
; N/A                                     ; 231.16 MHz ( period = 4.326 ns )                    ; BMU:inst|inst9                                                                                                    ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.789 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; BMU:inst|inst9                                                                                                    ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.789 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; BMU:inst|inst9                                                                                                    ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.789 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; BMU:inst|inst9                                                                                                    ; BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.789 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; 286.29 MHz ( period = 3.493 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.279 ns                ;
; N/A                                     ; 289.35 MHz ( period = 3.456 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 329.71 MHz ( period = 3.033 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.818 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.815 ns                ;
; N/A                                     ; 330.14 MHz ( period = 3.029 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.815 ns                ;
; N/A                                     ; 334.67 MHz ( period = 2.988 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 337.27 MHz ( period = 2.965 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.750 ns                ;
; N/A                                     ; 337.61 MHz ( period = 2.962 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.708 ns                ;
; N/A                                     ; 342.35 MHz ( period = 2.921 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; 344.71 MHz ( period = 2.901 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.683 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 346.86 MHz ( period = 2.883 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.668 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.637 ns                ;
; N/A                                     ; 353.36 MHz ( period = 2.830 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 354.48 MHz ( period = 2.821 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 354.48 MHz ( period = 2.821 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 354.48 MHz ( period = 2.821 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 354.48 MHz ( period = 2.821 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 354.48 MHz ( period = 2.821 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 354.48 MHz ( period = 2.821 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 355.11 MHz ( period = 2.816 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; 355.24 MHz ( period = 2.815 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 357.14 MHz ( period = 2.800 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.585 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.582 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 365.50 MHz ( period = 2.736 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; 374.11 MHz ( period = 2.673 ns )                    ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                               ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 1.603 ns                ;
; N/A                                     ; 374.25 MHz ( period = 2.672 ns )                    ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                               ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 1.602 ns                ;
; N/A                                     ; 378.21 MHz ( period = 2.644 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.430 ns                ;
; N/A                                     ; 378.64 MHz ( period = 2.641 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 378.64 MHz ( period = 2.641 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 380.52 MHz ( period = 2.628 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 380.81 MHz ( period = 2.626 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.412 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 382.56 MHz ( period = 2.614 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 383.58 MHz ( period = 2.607 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; 384.17 MHz ( period = 2.603 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 386.10 MHz ( period = 2.590 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; 387.45 MHz ( period = 2.581 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 388.05 MHz ( period = 2.577 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; 388.50 MHz ( period = 2.574 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.360 ns                ;
; N/A                                     ; 388.65 MHz ( period = 2.573 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.359 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 391.54 MHz ( period = 2.554 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; 391.85 MHz ( period = 2.552 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.336 ns                ;
; N/A                                     ; 392.62 MHz ( period = 2.547 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; 394.32 MHz ( period = 2.536 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; 394.94 MHz ( period = 2.532 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 397.46 MHz ( period = 2.516 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; 399.04 MHz ( period = 2.506 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 400.00 MHz ( period = 2.500 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 400.00 MHz ( period = 2.500 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 400.00 MHz ( period = 2.500 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 400.00 MHz ( period = 2.500 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 400.00 MHz ( period = 2.500 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 400.00 MHz ( period = 2.500 ns )                    ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 400.48 MHz ( period = 2.497 ns )                    ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; 402.41 MHz ( period = 2.485 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; 403.06 MHz ( period = 2.481 ns )                    ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                            ; ALP:inst1|ShiftReg10:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.267 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                              ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                               ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                               ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                               ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                               ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                               ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 3.782 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                          ;
+-------+--------------+------------+-------+-----------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                    ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.904 ns   ; RC[2] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 4.473 ns   ; RC[6] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 4.275 ns   ; RC[1] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 4.219 ns   ; RC[5] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 4.116 ns   ; RC[4] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.936 ns   ; RC[0] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.868 ns   ; RC[3] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -0.356 ns  ; RC[7] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -2.308 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3]                  ; CLK      ;
; N/A   ; None         ; -2.311 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[4]                  ; CLK      ;
; N/A   ; None         ; -2.348 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]                  ; CLK      ;
; N/A   ; None         ; -2.349 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[1]                  ; CLK      ;
; N/A   ; None         ; -2.349 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[2]                  ; CLK      ;
; N/A   ; None         ; -2.352 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]                  ; CLK      ;
; N/A   ; None         ; -3.124 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3]                  ; Start    ;
; N/A   ; None         ; -3.127 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[4]                  ; Start    ;
; N/A   ; None         ; -3.164 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]                  ; Start    ;
; N/A   ; None         ; -3.165 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[1]                  ; Start    ;
; N/A   ; None         ; -3.165 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[2]                  ; Start    ;
; N/A   ; None         ; -3.168 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]                  ; Start    ;
+-------+--------------+------------+-------+-----------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                              ; To    ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-------+------------+
; N/A   ; None         ; 13.564 ns  ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ; Error ; CLK        ;
; N/A   ; None         ; 13.564 ns  ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg1 ; Error ; CLK        ;
; N/A   ; None         ; 13.564 ns  ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg2 ; Error ; CLK        ;
; N/A   ; None         ; 13.564 ns  ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg3 ; Error ; CLK        ;
; N/A   ; None         ; 13.564 ns  ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg4 ; Error ; CLK        ;
; N/A   ; None         ; 13.564 ns  ; BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg5 ; Error ; CLK        ;
; N/A   ; None         ; 10.078 ns  ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                             ; RA[0] ; CLK        ;
; N/A   ; None         ; 9.206 ns   ; BMU:inst|inst20                                                                                                   ; Error ; CLK        ;
; N/A   ; None         ; 8.733 ns   ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                             ; RA[7] ; CLK        ;
; N/A   ; None         ; 8.394 ns   ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                             ; RA[5] ; CLK        ;
; N/A   ; None         ; 7.454 ns   ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                             ; RA[4] ; CLK        ;
; N/A   ; None         ; 7.202 ns   ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                             ; RA[6] ; CLK        ;
; N/A   ; None         ; 6.956 ns   ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                             ; RA[1] ; CLK        ;
; N/A   ; None         ; 6.948 ns   ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                             ; RA[2] ; CLK        ;
; N/A   ; None         ; 6.931 ns   ; ALP:inst1|ShiftReg8:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                             ; RA[3] ; CLK        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+-------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                 ;
+---------------+-------------+-----------+-------+-----------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                    ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------------------------------------+----------+
; N/A           ; None        ; 3.938 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]                  ; CLK      ;
; N/A           ; None        ; 3.935 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[1]                  ; CLK      ;
; N/A           ; None        ; 3.935 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[2]                  ; CLK      ;
; N/A           ; None        ; 3.934 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]                  ; CLK      ;
; N/A           ; None        ; 3.897 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[4]                  ; CLK      ;
; N/A           ; None        ; 3.894 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3]                  ; CLK      ;
; N/A           ; None        ; 3.398 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]                  ; Start    ;
; N/A           ; None        ; 3.395 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[1]                  ; Start    ;
; N/A           ; None        ; 3.395 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[2]                  ; Start    ;
; N/A           ; None        ; 3.394 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]                  ; Start    ;
; N/A           ; None        ; 3.357 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[4]                  ; Start    ;
; N/A           ; None        ; 3.354 ns  ; Start ; BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3]                  ; Start    ;
; N/A           ; None        ; 0.586 ns  ; RC[7] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.638 ns ; RC[3] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -3.706 ns ; RC[0] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -3.886 ns ; RC[4] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.989 ns ; RC[5] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -4.045 ns ; RC[1] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -4.243 ns ; RC[6] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -4.674 ns ; RC[2] ; ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK      ;
+---------------+-------------+-----------+-------+-----------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Dec 19 06:02:15 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SQRT -c SQRT --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "Start" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "BMU:inst|inst11" as buffer
    Info: Detected gated clock "BMU:inst|inst17" as buffer
Info: Clock "CLK" has Internal fmax of 111.06 MHz between source memory "BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]" (period= 9.004 ns)
    Info: + Longest memory to register delay is 4.258 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y18; Fanout = 18; MEM Node = 'BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y18; Fanout = 2; MEM Node = 'BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[2]'
        Info: 3: + IC(0.899 ns) + CELL(0.366 ns) = 4.258 ns; Loc. = LCFF_X16_Y18_N3; Fanout = 2; REG Node = 'BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]'
        Info: Total cell delay = 3.359 ns ( 78.89 % )
        Info: Total interconnect delay = 0.899 ns ( 21.11 % )
    Info: - Smallest clock skew is -0.071 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y18_N3; Fanout = 2; REG Node = 'BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.536 ns ( 57.31 % )
            Info: Total interconnect delay = 1.144 ns ( 42.69 % )
        Info: - Longest clock path from clock "CLK" to source memory is 2.751 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.751 ns; Loc. = M4K_X13_Y18; Fanout = 18; MEM Node = 'BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.660 ns ( 60.34 % )
            Info: Total interconnect delay = 1.091 ns ( 39.66 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "Start"
Warning: Circuit may not operate. Detected 35 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]" and destination pin or register "BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]" for clock "CLK" (Hold time is 947 ps)
    Info: + Largest clock skew is 1.464 ns
        Info: + Longest clock path from clock "CLK" to destination register is 7.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.983 ns) + CELL(0.787 ns) = 2.769 ns; Loc. = LCFF_X16_Y18_N7; Fanout = 4; REG Node = 'BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]'
            Info: 3: + IC(0.320 ns) + CELL(0.149 ns) = 3.238 ns; Loc. = LCCOMB_X16_Y18_N16; Fanout = 2; COMB Node = 'BMU:inst|inst11'
            Info: 4: + IC(0.269 ns) + CELL(0.275 ns) = 3.782 ns; Loc. = LCCOMB_X16_Y18_N10; Fanout = 1; COMB Node = 'BMU:inst|inst17'
            Info: 5: + IC(1.976 ns) + CELL(0.000 ns) = 5.758 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'BMU:inst|inst17~clkctrl'
            Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 7.327 ns; Loc. = LCFF_X14_Y18_N25; Fanout = 1; REG Node = 'BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 2.747 ns ( 37.49 % )
            Info: Total interconnect delay = 4.580 ns ( 62.51 % )
        Info: - Shortest clock path from clock "CLK" to source register is 5.863 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.990 ns) + CELL(0.271 ns) = 2.260 ns; Loc. = LCCOMB_X16_Y18_N16; Fanout = 2; COMB Node = 'BMU:inst|inst11'
            Info: 3: + IC(2.018 ns) + CELL(0.000 ns) = 4.278 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'BMU:inst|inst11~clkctrl'
            Info: 4: + IC(1.048 ns) + CELL(0.537 ns) = 5.863 ns; Loc. = LCFF_X14_Y18_N13; Fanout = 1; REG Node = 'BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 1.807 ns ( 30.82 % )
            Info: Total interconnect delay = 4.056 ns ( 69.18 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.533 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N13; Fanout = 1; REG Node = 'BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(0.299 ns) + CELL(0.150 ns) = 0.449 ns; Loc. = LCCOMB_X14_Y18_N24; Fanout = 1; COMB Node = 'BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X14_Y18_N25; Fanout = 1; REG Node = 'BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.234 ns ( 43.90 % )
        Info: Total interconnect delay = 0.299 ns ( 56.10 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]" (data pin = "RC[2]", clock pin = "CLK") is 4.904 ns
    Info: + Longest pin to register delay is 7.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T25; Fanout = 1; PIN Node = 'RC[2]'
        Info: 2: + IC(6.241 ns) + CELL(0.420 ns) = 7.513 ns; Loc. = LCCOMB_X32_Y27_N26; Fanout = 1; COMB Node = 'ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.597 ns; Loc. = LCFF_X32_Y27_N27; Fanout = 1; REG Node = 'ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
        Info: Total cell delay = 1.356 ns ( 17.85 % )
        Info: Total interconnect delay = 6.241 ns ( 82.15 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X32_Y27_N27; Fanout = 1; REG Node = 'ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
        Info: Total cell delay = 1.536 ns ( 57.81 % )
        Info: Total interconnect delay = 1.121 ns ( 42.19 % )
Info: tco from clock "CLK" to destination pin "Error" through memory "BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0" is 13.564 ns
    Info: + Longest clock path from clock "CLK" to source memory is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.751 ns; Loc. = M4K_X13_Y18; Fanout = 18; MEM Node = 'BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.660 ns ( 60.34 % )
        Info: Total interconnect delay = 1.091 ns ( 39.66 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 10.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y18; Fanout = 18; MEM Node = 'BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y18; Fanout = 2; MEM Node = 'BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1]'
        Info: 3: + IC(0.708 ns) + CELL(0.438 ns) = 4.139 ns; Loc. = LCCOMB_X16_Y18_N12; Fanout = 1; COMB Node = 'BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~0'
        Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 4.841 ns; Loc. = LCCOMB_X16_Y18_N22; Fanout = 2; COMB Node = 'BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4'
        Info: 5: + IC(0.259 ns) + CELL(0.389 ns) = 5.489 ns; Loc. = LCCOMB_X16_Y18_N28; Fanout = 1; COMB Node = 'BMU:inst|inst21'
        Info: 6: + IC(2.317 ns) + CELL(2.798 ns) = 10.604 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'Error'
        Info: Total cell delay = 7.056 ns ( 66.54 % )
        Info: Total interconnect delay = 3.548 ns ( 33.46 % )
Info: th for register "BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]" (data pin = "Start", clock pin = "CLK") is 3.938 ns
    Info: + Longest clock path from clock "CLK" to destination register is 7.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.983 ns) + CELL(0.787 ns) = 2.769 ns; Loc. = LCFF_X16_Y18_N7; Fanout = 4; REG Node = 'BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3]'
        Info: 3: + IC(0.320 ns) + CELL(0.149 ns) = 3.238 ns; Loc. = LCCOMB_X16_Y18_N16; Fanout = 2; COMB Node = 'BMU:inst|inst11'
        Info: 4: + IC(0.269 ns) + CELL(0.275 ns) = 3.782 ns; Loc. = LCCOMB_X16_Y18_N10; Fanout = 1; COMB Node = 'BMU:inst|inst17'
        Info: 5: + IC(1.976 ns) + CELL(0.000 ns) = 5.758 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'BMU:inst|inst17~clkctrl'
        Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 7.327 ns; Loc. = LCFF_X14_Y18_N11; Fanout = 1; REG Node = 'BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 2.747 ns ( 37.49 % )
        Info: Total interconnect delay = 4.580 ns ( 62.51 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 7; CLK Node = 'Start'
        Info: 2: + IC(2.194 ns) + CELL(0.398 ns) = 3.571 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 1; COMB Node = 'BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.655 ns; Loc. = LCFF_X14_Y18_N11; Fanout = 1; REG Node = 'BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.461 ns ( 39.97 % )
        Info: Total interconnect delay = 2.194 ns ( 60.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Dec 19 06:02:15 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


