C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 344352 work.mealy_zero_detector_tf(fast) -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 11-ac675dfda9e9-683f9139-203-3544 +__design_bin_path+D:/RTL_FPGA/SD2/VERILOG/aula10-fsm_mealy/Ex1/sim_ex1 +__betafsm