
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101450                       # Number of seconds simulated
sim_ticks                                101450467998                       # Number of ticks simulated
final_tick                               627782975754                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126871                       # Simulator instruction rate (inst/s)
host_op_rate                                   160011                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5873890                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886404                       # Number of bytes of host memory used
host_seconds                                 17271.43                       # Real time elapsed on the host
sim_insts                                  2191238922                       # Number of instructions simulated
sim_ops                                    2763625279                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3019136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4335104                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7357952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2355072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2355072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23587                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        33868                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 57484                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18399                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18399                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29759705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42731237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                72527531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36589                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23214008                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23214008                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23214008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29759705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42731237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               95741540                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               243286495                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21375751                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17541758                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989380                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8812160                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8398781                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128732                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93503                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191353384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117335341                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21375751                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10527513                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25284074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5537146                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7621627                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571185                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    227789566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.991526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       202505492     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1878674      0.82%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3419603      1.50%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2014440      0.88%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1651894      0.73%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1460602      0.64%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          812165      0.36%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034719      0.89%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12011977      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    227789566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087862                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.482293                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189779102                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9207932                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25210524                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61727                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3530273                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3512408                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143823145                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3530273                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190058971                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         694838                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      7652456                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24975592                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       877430                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143779903                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         95305                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508276                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202569653                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667304990                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667304990                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30579222                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34222                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17135                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2538825                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13315474                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69773                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1640254                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142688744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136011100                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62321                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16970712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35135850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    227789566                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.597091                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.285092                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171169184     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22517659      9.89%     85.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11784185      5.17%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8324921      3.65%     93.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318909      3.65%     97.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2974159      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267132      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       266251      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167166      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    227789566                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          50144     13.79%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161807     44.50%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151659     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114755849     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868561      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12185368      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184235      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136011100                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559057                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363610                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002673                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500237695                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159693911                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133704808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136374710                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       278865                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2139629                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95442                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3530273                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         496907                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53903                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142722967                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13315474                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202430                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1144828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2185976                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134471856                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12094060                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1539242                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19278289                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047750                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184229                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.552730                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133704865                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133704808                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231237                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213061192                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.549578                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367177                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19458984                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006307                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    224259293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.549650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.400976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    173940255     77.56%     77.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24540876     10.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414889      4.20%     92.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4963850      2.21%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207944      1.88%     96.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1999825      0.89%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941053      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1480031      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770570      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    224259293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770570                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364211907                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288976666                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15496929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.432865                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.432865                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411038                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411038                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604668064                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186757711                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133228536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               243286495                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19494781                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15935359                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1899934                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7989554                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7642043                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1998514                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85820                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187865206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109546282                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19494781                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9640557                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22804043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5268779                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6157469                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11508033                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1901672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    220163781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197359738     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1083824      0.49%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1657608      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2284149      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2344273      1.06%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1962081      0.89%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1113477      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1652125      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10706506      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    220163781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080131                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.450277                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185702116                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8338664                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22741558                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44616                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3336826                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3220310                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134222697                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1337                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3336826                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186221255                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1430535                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5574987                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22276817                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1323355                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134148160                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1635                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        306971                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       523561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1135                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    186422759                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    624311425                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    624311425                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161157258                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25265501                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36997                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21264                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3835893                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12729262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6988387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123921                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1522602                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133987389                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36979                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127107883                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25132                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15200972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36094766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5515                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    220163781                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577333                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.267124                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166422725     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21907597      9.95%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11321955      5.14%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8543255      3.88%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6644422      3.02%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2666416      1.21%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1692862      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       856721      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107828      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    220163781                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22763     10.11%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         83112     36.92%     47.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119242     52.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106496169     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1971380      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15732      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11689157      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6935445      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127107883                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.522462                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             225117                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001771                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    474629796                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149225661                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125206682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127333000                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       297541                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2093983                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          321                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       171253                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3336826                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1152337                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       125685                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    134024368                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           20                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12729262                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6988387                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21247                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          321                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1105809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082142                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2187951                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125380983                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11021923                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1726900                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17955763                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17721506                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6933840                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.515364                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125206867                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125206682                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72054882                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193019441                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.514647                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373304                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94383141                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116000741                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18026171                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1931130                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216826955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534992                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.384398                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169401876     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23384172     10.78%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8887146      4.10%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4288304      1.98%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3547970      1.64%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2121143      0.98%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1797926      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       795130      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2603288      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216826955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94383141                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116000741                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17452413                       # Number of memory references committed
system.switch_cpus1.commit.loads             10635279                       # Number of loads committed
system.switch_cpus1.commit.membars              15732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16636826                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104559311                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2366894                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2603288                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           348250579                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271390888                       # The number of ROB writes
system.switch_cpus1.timesIdled                2933301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23122714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94383141                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116000741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94383141                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.577648                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.577648                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387951                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387951                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       565080525                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173720702                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124925035                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31464                       # number of misc regfile writes
system.l2.replacements                          57909                       # number of replacements
system.l2.tagsinuse                       1023.991875                       # Cycle average of tags in use
system.l2.total_refs                            48444                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58933                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.822018                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            13.703235                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.175994                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    401.289955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.147166                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    596.074440                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              4.127180                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              8.473906                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013382                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.391885                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000144                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.582104                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.004030                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.008275                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999992                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9270                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        15981                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   25251                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            22375                       # number of Writeback hits
system.l2.Writeback_hits::total                 22375                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        15981                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25251                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9270                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        15981                       # number of overall hits
system.l2.overall_hits::total                   25251                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        23587                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        33862                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 57478                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        23587                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        33868                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57484                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        23587                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        33868                       # number of overall misses
system.l2.overall_misses::total                 57484                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2457887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3915660077                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1947755                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   5597774342                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9517840061                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1019327                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1019327                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2457887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3915660077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1947755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5598793669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9518859388                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2457887                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3915660077                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1947755                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5598793669                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9518859388                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        49843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               82729                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        22375                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22375                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        49849                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                82735                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        49849                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               82735                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.717868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.679373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.694775                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.717868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.679412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.694797                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.717868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.679412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.694797                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153617.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166009.245644                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149827.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165311.391589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165591.009795                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 169887.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 169887.833333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153617.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166009.245644                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149827.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165312.202344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165591.458284                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153617.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166009.245644                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149827.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165312.202344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165591.458284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18399                       # number of writebacks
system.l2.writebacks::total                     18399                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        23587                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        33862                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            57478                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        23587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        33868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57484                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        23587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        33868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57484                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1525043                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2541286262                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1192056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3624072769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6168076130                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       669454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       669454                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1525043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2541286262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1192056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3624742223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6168745584                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1525043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2541286262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1192056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3624742223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6168745584                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.717868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.679373                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.694775                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.717868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.679412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.694797                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.717868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.679412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.694797                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95315.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107740.970111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91696.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107024.770214                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107311.947702                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 111575.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111575.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95315.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107740.970111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91696.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107025.576444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107312.392735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95315.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107740.970111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91696.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107025.576444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107312.392735                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996538                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011578820                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189564.545455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996538                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571166                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571166                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571166                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571166                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571166                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571166                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3018871                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3018871                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3018871                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3018871                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3018871                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3018871                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571185                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571185                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571185                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571185                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158887.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158887.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158887.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158887.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158887.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158887.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2591418                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2591418                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2591418                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2591418                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2591418                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2591418                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161963.625000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161963.625000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161963.625000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161963.625000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161963.625000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161963.625000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162364928                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.359043                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.303604                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.696396                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903530                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096470                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9010077                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9010077                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16082886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16082886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16082886                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16082886                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84452                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84452                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84452                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84452                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84452                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12751599414                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12751599414                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12751599414                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12751599414                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12751599414                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12751599414                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9094529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9094529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16167338                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16167338                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16167338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16167338                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009286                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005224                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005224                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 150992.272699                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 150992.272699                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 150992.272699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 150992.272699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 150992.272699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 150992.272699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7111                       # number of writebacks
system.cpu0.dcache.writebacks::total             7111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51595                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51595                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51595                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51595                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51595                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51595                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4724982730                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4724982730                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4724982730                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4724982730                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4724982730                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4724982730                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143804.447454                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 143804.447454                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 143804.447454                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 143804.447454                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 143804.447454                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 143804.447454                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997249                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008371415                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045378.123732                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997249                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11508013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11508013                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11508013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11508013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11508013                       # number of overall hits
system.cpu1.icache.overall_hits::total       11508013                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2762203                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2762203                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2762203                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2762203                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2762203                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2762203                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11508033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11508033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11508033                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11508033                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11508033                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11508033                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138110.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138110.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138110.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138110.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138110.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138110.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2056227                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2056227                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2056227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2056227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2056227                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2056227                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158171.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158171.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158171.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158171.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158171.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158171.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49849                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170463219                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50105                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3402.119928                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.311013                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.688987                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911371                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088629                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8085812                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8085812                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6781881                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6781881                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16546                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15732                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15732                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14867693                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14867693                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14867693                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14867693                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141957                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141957                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2814                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2814                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144771                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144771                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144771                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144771                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21730836373                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21730836373                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    418772800                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    418772800                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22149609173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22149609173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22149609173                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22149609173                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8227769                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8227769                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6784695                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6784695                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15012464                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15012464                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15012464                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15012464                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017253                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017253                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000415                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000415                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009643                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 153080.414302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 153080.414302                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 148817.626155                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 148817.626155                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 152997.555954                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 152997.555954                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 152997.555954                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 152997.555954                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       802242                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 100280.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15264                       # number of writebacks
system.cpu1.dcache.writebacks::total            15264                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92114                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92114                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2808                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2808                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94922                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94922                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49843                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49843                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49849                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49849                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6943185071                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6943185071                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1069127                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1069127                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6944254198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6944254198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6944254198                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6944254198                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003321                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003321                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003321                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139301.106896                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 139301.106896                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 178187.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 178187.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 139305.787438                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 139305.787438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 139305.787438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 139305.787438                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
