

================================================================
== Vitis HLS Report for 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7'
================================================================
* Date:           Tue Dec 16 15:43:38 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        proj_dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.011 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |   903191|   903191|  9.032 ms|  9.032 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                              Loop Name                                              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11  |   903189|   903189|        23|          1|          1|  903168|       yes|
        +-----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [dense_int8.cpp:75]   --->   Operation 26 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kx = alloca i32 1" [dense_int8.cpp:79]   --->   Operation 27 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ky = alloca i32 1" [dense_int8.cpp:78]   --->   Operation 28 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [dense_int8.cpp:77]   --->   Operation 30 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [dense_int8.cpp:73]   --->   Operation 32 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten88 = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [dense_int8.cpp:72]   --->   Operation 34 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten128 = alloca i32 1"   --->   Operation 35 'alloca' 'indvar_flatten128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [dense_int8.cpp:71]   --->   Operation 36 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten179 = alloca i32 1"   --->   Operation 37 'alloca' 'indvar_flatten179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln8910 = alloca i32 1"   --->   Operation 38 'alloca' 'sext_ln8910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten179"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln71 = store i5 0, i5 %oc" [dense_int8.cpp:71]   --->   Operation 40 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten128"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln72 = store i5 0, i5 %y" [dense_int8.cpp:72]   --->   Operation 42 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten88"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln73 = store i5 0, i5 %x" [dense_int8.cpp:73]   --->   Operation 44 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten59"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln77 = store i4 0, i4 %ic" [dense_int8.cpp:77]   --->   Operation 46 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten42"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln78 = store i2 0, i2 %ky" [dense_int8.cpp:78]   --->   Operation 48 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln79 = store i2 0, i2 %kx" [dense_int8.cpp:79]   --->   Operation 49 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body88"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten179_load = load i20 %indvar_flatten179" [dense_int8.cpp:71]   --->   Operation 51 'load' 'indvar_flatten179_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.19ns)   --->   "%icmp_ln71 = icmp_eq  i20 %indvar_flatten179_load, i20 903168" [dense_int8.cpp:71]   --->   Operation 52 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.19ns)   --->   "%add_ln71_1 = add i20 %indvar_flatten179_load, i20 1" [dense_int8.cpp:71]   --->   Operation 53 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc145, void %VITIS_LOOP_103_12.exitStub" [dense_int8.cpp:71]   --->   Operation 54 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln71 = store i20 %add_ln71_1, i20 %indvar_flatten179" [dense_int8.cpp:71]   --->   Operation 55 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i8 %indvar_flatten59" [dense_int8.cpp:77]   --->   Operation 56 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten88_load = load i12 %indvar_flatten88" [dense_int8.cpp:73]   --->   Operation 57 'load' 'indvar_flatten88_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten128_load = load i16 %indvar_flatten128" [dense_int8.cpp:72]   --->   Operation 58 'load' 'indvar_flatten128_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.07ns)   --->   "%icmp_ln72 = icmp_eq  i16 %indvar_flatten128_load, i16 56448" [dense_int8.cpp:72]   --->   Operation 59 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%xor_ln71 = xor i1 %icmp_ln72, i1 1" [dense_int8.cpp:71]   --->   Operation 60 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.91ns)   --->   "%icmp_ln77 = icmp_eq  i8 %indvar_flatten59_load, i8 72" [dense_int8.cpp:77]   --->   Operation 61 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.54ns)   --->   "%icmp_ln73 = icmp_eq  i12 %indvar_flatten88_load, i12 2016" [dense_int8.cpp:73]   --->   Operation 62 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln71_3 = and i1 %icmp_ln73, i1 %xor_ln71" [dense_int8.cpp:71]   --->   Operation 63 'and' 'and_ln71_3' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%empty = or i1 %and_ln71_3, i1 %icmp_ln72" [dense_int8.cpp:71]   --->   Operation 64 'or' 'empty' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten90_mid2178249)   --->   "%exitcond_flatten90_not250 = xor i1 %icmp_ln73, i1 1" [dense_int8.cpp:73]   --->   Operation 65 'xor' 'exitcond_flatten90_not250' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_exitcond_flatten90_mid2178249 = or i1 %icmp_ln72, i1 %exitcond_flatten90_not250" [dense_int8.cpp:72]   --->   Operation 66 'or' 'not_exitcond_flatten90_mid2178249' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten61_mid2127)   --->   "%and_ln71_2 = and i1 %xor_ln71, i1 %icmp_ln77" [dense_int8.cpp:71]   --->   Operation 67 'and' 'and_ln71_2' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten61_mid2127 = and i1 %and_ln71_2, i1 %not_exitcond_flatten90_mid2178249" [dense_int8.cpp:71]   --->   Operation 68 'and' 'exitcond_flatten61_mid2127' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%empty_19 = or i1 %exitcond_flatten61_mid2127, i1 %and_ln71_3" [dense_int8.cpp:71]   --->   Operation 69 'or' 'empty_19' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.91ns)   --->   "%add_ln77_1 = add i8 %indvar_flatten59_load, i8 1" [dense_int8.cpp:77]   --->   Operation 70 'add' 'add_ln77_1' <Predicate = (!icmp_ln71)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.54ns)   --->   "%add_ln73_1 = add i12 %indvar_flatten88_load, i12 1" [dense_int8.cpp:73]   --->   Operation 71 'add' 'add_ln73_1' <Predicate = (!icmp_ln71)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln73_1 = select i1 %empty, i12 1, i12 %add_ln73_1" [dense_int8.cpp:73]   --->   Operation 72 'select' 'select_ln73_1' <Predicate = (!icmp_ln71)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.07ns)   --->   "%add_ln72_1 = add i16 %indvar_flatten128_load, i16 1" [dense_int8.cpp:72]   --->   Operation 73 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.80ns)   --->   "%select_ln72_3 = select i1 %icmp_ln72, i16 1, i16 %add_ln72_1" [dense_int8.cpp:72]   --->   Operation 74 'select' 'select_ln72_3' <Predicate = (!icmp_ln71)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %select_ln72_3, i16 %indvar_flatten128" [dense_int8.cpp:72]   --->   Operation 75 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln73 = store i12 %select_ln73_1, i12 %indvar_flatten88" [dense_int8.cpp:73]   --->   Operation 76 'store' 'store_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.68>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i4 %indvar_flatten42" [dense_int8.cpp:78]   --->   Operation 77 'load' 'indvar_flatten42_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.73ns)   --->   "%icmp_ln78 = icmp_eq  i4 %indvar_flatten42_load, i4 9" [dense_int8.cpp:78]   --->   Operation 78 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln71)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten44_mid2123)   --->   "%and_ln71_1 = and i1 %icmp_ln78, i1 %xor_ln71" [dense_int8.cpp:71]   --->   Operation 79 'and' 'and_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten44_mid2123 = and i1 %and_ln71_1, i1 %not_exitcond_flatten90_mid2178249" [dense_int8.cpp:71]   --->   Operation 80 'and' 'exitcond_flatten44_mid2123' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%empty_20 = or i1 %empty_19, i1 %icmp_ln72" [dense_int8.cpp:71]   --->   Operation 81 'or' 'empty_20' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%not_exitcond_flatten61_mid2127 = xor i1 %exitcond_flatten61_mid2127, i1 1" [dense_int8.cpp:71]   --->   Operation 82 'xor' 'not_exitcond_flatten61_mid2127' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%exitcond_flatten44_mid287 = and i1 %exitcond_flatten44_mid2123, i1 %not_exitcond_flatten61_mid2127" [dense_int8.cpp:71]   --->   Operation 83 'and' 'exitcond_flatten44_mid287' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node empty_22)   --->   "%empty_21 = or i1 %exitcond_flatten44_mid287, i1 %exitcond_flatten61_mid2127" [dense_int8.cpp:71]   --->   Operation 84 'or' 'empty_21' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_22 = or i1 %empty_21, i1 %empty" [dense_int8.cpp:71]   --->   Operation 85 'or' 'empty_22' <Predicate = (!icmp_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.73ns)   --->   "%add_ln78_1 = add i4 %indvar_flatten42_load, i4 1" [dense_int8.cpp:78]   --->   Operation 86 'add' 'add_ln78_1' <Predicate = (!icmp_ln71)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.02ns)   --->   "%select_ln78_1 = select i1 %empty_22, i4 1, i4 %add_ln78_1" [dense_int8.cpp:78]   --->   Operation 87 'select' 'select_ln78_1' <Predicate = (!icmp_ln71)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.24ns)   --->   "%select_ln77_1 = select i1 %empty_20, i8 1, i8 %add_ln77_1" [dense_int8.cpp:77]   --->   Operation 88 'select' 'select_ln77_1' <Predicate = (!icmp_ln71)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln77 = store i8 %select_ln77_1, i8 %indvar_flatten59" [dense_int8.cpp:77]   --->   Operation 89 'store' 'store_ln77' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln78 = store i4 %select_ln78_1, i4 %indvar_flatten42" [dense_int8.cpp:78]   --->   Operation 90 'store' 'store_ln78' <Predicate = (!icmp_ln71)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.68>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%kx_load = load i2 %kx"   --->   Operation 91 'load' 'kx_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%ky_load = load i2 %ky"   --->   Operation 92 'load' 'ky_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%ic_load = load i4 %ic"   --->   Operation 93 'load' 'ic_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%y_load = load i5 %y"   --->   Operation 94 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%oc_load = load i5 %oc" [dense_int8.cpp:71]   --->   Operation 95 'load' 'oc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.78ns)   --->   "%add_ln71 = add i5 %oc_load, i5 1" [dense_int8.cpp:71]   --->   Operation 96 'add' 'add_ln71' <Predicate = (icmp_ln72)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.21ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i5 0, i5 %y_load" [dense_int8.cpp:71]   --->   Operation 97 'select' 'select_ln71' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.78ns)   --->   "%first_iter_6281 = icmp_eq  i5 %y_load, i5 0"   --->   Operation 98 'icmp' 'first_iter_6281' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.73ns)   --->   "%first_iter_4286 = icmp_eq  i4 %ic_load, i4 0"   --->   Operation 99 'icmp' 'first_iter_4286' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.56ns)   --->   "%first_iter_3288 = icmp_eq  i2 %ky_load, i2 0"   --->   Operation 100 'icmp' 'first_iter_3288' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.56ns)   --->   "%icmp_ln79 = icmp_eq  i2 %kx_load, i2 3" [dense_int8.cpp:79]   --->   Operation 101 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid258)   --->   "%and_ln71 = and i1 %icmp_ln79, i1 %xor_ln71" [dense_int8.cpp:71]   --->   Operation 102 'and' 'and_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.21ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i5 %add_ln71, i5 %oc_load" [dense_int8.cpp:71]   --->   Operation 103 'select' 'select_ln71_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln72 = add i5 %select_ln71, i5 1" [dense_int8.cpp:72]   --->   Operation 104 'add' 'add_ln72' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid258)   --->   "%icmp_ln79_mid2119 = and i1 %and_ln71, i1 %not_exitcond_flatten90_mid2178249" [dense_int8.cpp:71]   --->   Operation 105 'and' 'icmp_ln79_mid2119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.21ns)   --->   "%select_ln72 = select i1 %and_ln71_3, i5 %add_ln72, i5 %select_ln71" [dense_int8.cpp:72]   --->   Operation 106 'select' 'select_ln72' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns)   --->   "%ic_mid267 = select i1 %empty_20, i4 0, i4 %ic_load" [dense_int8.cpp:71]   --->   Operation 107 'select' 'ic_mid267' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln77 = add i4 %ic_mid267, i4 1" [dense_int8.cpp:77]   --->   Operation 108 'add' 'add_ln77' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.99ns)   --->   "%ky_mid250 = select i1 %empty_22, i2 0, i2 %ky_load" [dense_int8.cpp:71]   --->   Operation 109 'select' 'ky_mid250' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid258)   --->   "%exitcond_flatten44_mid2123_not = xor i1 %exitcond_flatten44_mid2123, i1 1" [dense_int8.cpp:71]   --->   Operation 110 'xor' 'exitcond_flatten44_mid2123_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid258)   --->   "%not_exitcond_flatten44_mid287 = or i1 %exitcond_flatten61_mid2127, i1 %exitcond_flatten44_mid2123_not" [dense_int8.cpp:71]   --->   Operation 111 'or' 'not_exitcond_flatten44_mid287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79_mid258)   --->   "%icmp_ln79_mid283 = and i1 %not_exitcond_flatten61_mid2127, i1 %icmp_ln79_mid2119" [dense_int8.cpp:71]   --->   Operation 112 'and' 'icmp_ln79_mid283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln79_mid258 = and i1 %icmp_ln79_mid283, i1 %not_exitcond_flatten44_mid287" [dense_int8.cpp:71]   --->   Operation 113 'and' 'icmp_ln79_mid258' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns)   --->   "%select_ln77 = select i1 %exitcond_flatten44_mid287, i4 %add_ln77, i4 %ic_mid267" [dense_int8.cpp:77]   --->   Operation 114 'select' 'select_ln77' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.56ns)   --->   "%add_ln78 = add i2 %ky_mid250, i2 1" [dense_int8.cpp:78]   --->   Operation 115 'add' 'add_ln78' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node kx_mid2)   --->   "%empty_23 = or i1 %empty_19, i1 %exitcond_flatten44_mid287" [dense_int8.cpp:71]   --->   Operation 116 'or' 'empty_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node kx_mid2)   --->   "%empty_24 = or i1 %icmp_ln79_mid258, i1 %empty_23" [dense_int8.cpp:71]   --->   Operation 117 'or' 'empty_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node kx_mid2)   --->   "%empty_25 = or i1 %empty_24, i1 %icmp_ln72" [dense_int8.cpp:71]   --->   Operation 118 'or' 'empty_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%kx_mid2 = select i1 %empty_25, i2 0, i2 %kx_load" [dense_int8.cpp:71]   --->   Operation 119 'select' 'kx_mid2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.99ns)   --->   "%select_ln78 = select i1 %icmp_ln79_mid258, i2 %add_ln78, i2 %ky_mid250" [dense_int8.cpp:78]   --->   Operation 120 'select' 'select_ln78' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.56ns)   --->   "%add_ln79 = add i2 %kx_mid2, i2 1" [dense_int8.cpp:79]   --->   Operation 121 'add' 'add_ln79' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.56ns)   --->   "%icmp_ln79_2 = icmp_eq  i2 %add_ln79, i2 3" [dense_int8.cpp:79]   --->   Operation 122 'icmp' 'icmp_ln79_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.56ns)   --->   "%icmp_ln78_1 = icmp_eq  i2 %select_ln78, i2 2" [dense_int8.cpp:78]   --->   Operation 123 'icmp' 'icmp_ln78_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.73ns)   --->   "%icmp_ln77_1 = icmp_eq  i4 %select_ln77, i4 7" [dense_int8.cpp:77]   --->   Operation 124 'icmp' 'icmp_ln77_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79_2, void %new.latch.for.body88.split_ifconv, void %last.iter.for.body88.split_ifconv" [dense_int8.cpp:79]   --->   Operation 125 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln78_1, void %new.latch.for.inc126, void %last.iter.for.inc126" [dense_int8.cpp:79]   --->   Operation 126 'br' 'br_ln79' <Predicate = (icmp_ln79_2)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln77_1, void %new.latch.for.inc129, void %last.iter.for.inc129" [dense_int8.cpp:79]   --->   Operation 127 'br' 'br_ln79' <Predicate = (icmp_ln79_2 & icmp_ln78_1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln79 = br void %new.latch.for.inc126" [dense_int8.cpp:79]   --->   Operation 128 'br' 'br_ln79' <Predicate = (icmp_ln79_2 & icmp_ln78_1)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln79 = br void %new.latch.for.body88.split_ifconv" [dense_int8.cpp:79]   --->   Operation 129 'br' 'br_ln79' <Predicate = (icmp_ln79_2)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln71 = store i5 %select_ln71_1, i5 %oc" [dense_int8.cpp:71]   --->   Operation 130 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln72 = store i5 %select_ln72, i5 %y" [dense_int8.cpp:72]   --->   Operation 131 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln77 = store i4 %select_ln77, i4 %ic" [dense_int8.cpp:77]   --->   Operation 132 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln78 = store i2 %select_ln78, i2 %ky" [dense_int8.cpp:78]   --->   Operation 133 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln79 = store i2 %add_ln79, i2 %kx" [dense_int8.cpp:79]   --->   Operation 134 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.07>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%x_load = load i5 %x"   --->   Operation 135 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.78ns)   --->   "%first_iter_5284 = icmp_eq  i5 %x_load, i5 0"   --->   Operation 136 'icmp' 'first_iter_5284' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.21ns)   --->   "%x_1_mid296 = select i1 %empty, i5 0, i5 %x_load" [dense_int8.cpp:71]   --->   Operation 137 'select' 'x_1_mid296' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.78ns)   --->   "%add_ln73 = add i5 %x_1_mid296, i5 1" [dense_int8.cpp:73]   --->   Operation 138 'add' 'add_ln73' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.21ns)   --->   "%select_ln73 = select i1 %exitcond_flatten61_mid2127, i5 %add_ln73, i5 %x_1_mid296" [dense_int8.cpp:73]   --->   Operation 139 'select' 'select_ln73' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %select_ln71_1, i6 0" [dense_int8.cpp:72]   --->   Operation 140 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln71_1, i3 0" [dense_int8.cpp:72]   --->   Operation 141 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %tmp_1" [dense_int8.cpp:72]   --->   Operation 142 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.63ns)   --->   "%add_ln72_2 = add i11 %p_shl1, i11 %zext_ln72" [dense_int8.cpp:72]   --->   Operation 143 'add' 'add_ln72_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i5 %select_ln72" [dense_int8.cpp:72]   --->   Operation 144 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %select_ln73" [dense_int8.cpp:73]   --->   Operation 145 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln77, i5 0" [dense_int8.cpp:85]   --->   Operation 146 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln77, i2 0" [dense_int8.cpp:85]   --->   Operation 147 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %tmp_4" [dense_int8.cpp:85]   --->   Operation 148 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (1.82ns)   --->   "%sub_ln85 = sub i9 %p_shl2, i9 %zext_ln85" [dense_int8.cpp:85]   --->   Operation 149 'sub' 'sub_ln85' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i9 %sub_ln85" [dense_int8.cpp:77]   --->   Operation 150 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i4 %select_ln77" [dense_int8.cpp:77]   --->   Operation 151 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln77, i3 0" [dense_int8.cpp:89]   --->   Operation 152 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i7 %tmp_5" [dense_int8.cpp:89]   --->   Operation 153 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.87ns)   --->   "%add_ln89_3 = add i8 %zext_ln89_1, i8 %zext_ln77_1" [dense_int8.cpp:89]   --->   Operation 154 'add' 'add_ln89_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %add_ln89_3" [dense_int8.cpp:78]   --->   Operation 155 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i2 %select_ln78" [dense_int8.cpp:78]   --->   Operation 156 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.56ns)   --->   "%add_ln80 = add i2 %select_ln78, i2 3" [dense_int8.cpp:80]   --->   Operation 157 'add' 'add_ln80' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i2 %add_ln80" [dense_int8.cpp:80]   --->   Operation 158 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.78ns)   --->   "%add_ln80_1 = add i6 %sext_ln80, i6 %zext_ln72_1" [dense_int8.cpp:80]   --->   Operation 159 'add' 'add_ln80_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i6 %add_ln80_1" [dense_int8.cpp:85]   --->   Operation 160 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.82ns)   --->   "%add_ln85 = add i10 %zext_ln77, i10 %sext_ln85" [dense_int8.cpp:85]   --->   Operation 161 'add' 'add_ln85' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i10 %add_ln85" [dense_int8.cpp:85]   --->   Operation 162 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln78, i2 0" [dense_int8.cpp:89]   --->   Operation 163 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln89_1 = sub i4 %p_shl4, i4 %zext_ln78_1" [dense_int8.cpp:89]   --->   Operation 164 'sub' 'sub_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (1.82ns)   --->   "%icmp_ln84 = icmp_ult  i6 %add_ln80_1, i6 28" [dense_int8.cpp:84]   --->   Operation 165 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i2 %kx_mid2" [dense_int8.cpp:79]   --->   Operation 166 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.56ns)   --->   "%add_ln81 = add i2 %kx_mid2, i2 3" [dense_int8.cpp:81]   --->   Operation 167 'add' 'add_ln81' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i2 %add_ln81" [dense_int8.cpp:81]   --->   Operation 168 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.78ns)   --->   "%add_ln81_1 = add i6 %sext_ln81, i6 %zext_ln73" [dense_int8.cpp:81]   --->   Operation 169 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89 = add i11 %zext_ln78, i11 %add_ln72_2" [dense_int8.cpp:89]   --->   Operation 170 'add' 'add_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln89_1 = add i4 %sub_ln89_1, i4 %zext_ln79" [dense_int8.cpp:89]   --->   Operation 171 'add' 'add_ln89_1' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %add_ln89_1" [dense_int8.cpp:89]   --->   Operation 172 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln89_2 = add i11 %zext_ln89, i11 %add_ln89" [dense_int8.cpp:89]   --->   Operation 173 'add' 'add_ln89_2' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln73 = store i5 %select_ln73, i5 %x" [dense_int8.cpp:73]   --->   Operation 174 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln85, i5 0" [dense_int8.cpp:89]   --->   Operation 175 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln85, i2 0" [dense_int8.cpp:85]   --->   Operation 176 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i12 %tmp_6" [dense_int8.cpp:89]   --->   Operation 177 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln89 = sub i13 %p_shl3, i13 %sext_ln89_1" [dense_int8.cpp:89]   --->   Operation 178 'sub' 'sub_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i6 %add_ln81_1" [dense_int8.cpp:85]   --->   Operation 179 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln85_1 = add i13 %sub_ln89, i13 %sext_ln85_1" [dense_int8.cpp:85]   --->   Operation 180 'add' 'add_ln85_1' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i13 %add_ln85_1" [dense_int8.cpp:85]   --->   Operation 181 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%layer1_out_addr = getelementptr i8 %layer1_out, i64 0, i64 %zext_ln85_1" [dense_int8.cpp:85]   --->   Operation 182 'getelementptr' 'layer1_out_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (1.82ns)   --->   "%icmp_ln84_1 = icmp_ult  i6 %add_ln81_1, i6 28" [dense_int8.cpp:84]   --->   Operation 183 'icmp' 'icmp_ln84_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.97ns)   --->   "%and_ln84 = and i1 %icmp_ln84_1, i1 %icmp_ln84" [dense_int8.cpp:84]   --->   Operation 184 'and' 'and_ln84' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%val_in = load i13 %layer1_out_addr" [dense_int8.cpp:85]   --->   Operation 185 'load' 'val_in' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i11 %add_ln89_2" [dense_int8.cpp:90]   --->   Operation 186 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%conv2_w_addr = getelementptr i8 %conv2_w, i64 0, i64 %zext_ln90" [dense_int8.cpp:90]   --->   Operation 187 'getelementptr' 'conv2_w_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [2/2] (3.25ns)   --->   "%conv2_w_load = load i11 %conv2_w_addr" [dense_int8.cpp:90]   --->   Operation 188 'load' 'conv2_w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1152> <ROM>

State 7 <SV = 6> <Delay = 5.55>
ST_7 : Operation 189 [1/2] ( I:3.25ns O:3.25ns )   --->   "%val_in = load i13 %layer1_out_addr" [dense_int8.cpp:85]   --->   Operation 189 'load' 'val_in' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_7 : Operation 190 [1/1] (1.24ns)   --->   "%val_in_1 = select i1 %and_ln84, i8 %val_in, i8 0" [dense_int8.cpp:84]   --->   Operation 190 'select' 'val_in_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i8 %val_in_1" [dense_int8.cpp:90]   --->   Operation 191 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/2] ( I:3.25ns O:3.25ns )   --->   "%conv2_w_load = load i11 %conv2_w_addr" [dense_int8.cpp:90]   --->   Operation 192 'load' 'conv2_w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1152> <ROM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i8 %conv2_w_load" [dense_int8.cpp:90]   --->   Operation 193 'sext' 'sext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [3/3] (1.05ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln90 = mul i16 %sext_ln90_1, i16 %sext_ln90" [dense_int8.cpp:90]   --->   Operation 194 'mul' 'mul_ln90' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 195 [1/1] (1.73ns)   --->   "%first_iter_4_mid1 = icmp_eq  i4 %add_ln77, i4 0" [dense_int8.cpp:77]   --->   Operation 195 'icmp' 'first_iter_4_mid1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (1.56ns)   --->   "%first_iter_3_mid1 = icmp_eq  i2 %add_ln78, i2 0" [dense_int8.cpp:78]   --->   Operation 196 'icmp' 'first_iter_3_mid1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i5 %select_ln71_1" [dense_int8.cpp:71]   --->   Operation 197 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln71_1, i5 0" [dense_int8.cpp:94]   --->   Operation 198 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln71_1, i2 0" [dense_int8.cpp:94]   --->   Operation 199 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %tmp" [dense_int8.cpp:94]   --->   Operation 200 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (1.73ns)   --->   "%sub_ln94 = sub i10 %p_shl, i10 %zext_ln94" [dense_int8.cpp:94]   --->   Operation 201 'sub' 'sub_ln94' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%conv2_b_addr = getelementptr i13 %conv2_b, i64 0, i64 %zext_ln71" [dense_int8.cpp:75]   --->   Operation 202 'getelementptr' 'conv2_b_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [2/2] (2.32ns)   --->   "%sum_2 = load i4 %conv2_b_addr" [dense_int8.cpp:75]   --->   Operation 203 'load' 'sum_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_8 : Operation 204 [1/1] (1.56ns)   --->   "%icmp_ln79_1 = icmp_ne  i2 %kx_mid2, i2 0" [dense_int8.cpp:79]   --->   Operation 204 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [2/3] (1.05ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln90 = mul i16 %sext_ln90_1, i16 %sext_ln90" [dense_int8.cpp:90]   --->   Operation 205 'mul' 'mul_ln90' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 7.27>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 206 'load' 'sum_load' <Predicate = (!and_ln71_3 & !exitcond_flatten61_mid2127)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln8910_load = load i32 %sext_ln8910"   --->   Operation 207 'load' 'sext_ln8910_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10"   --->   Operation 208 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 903168, i64 903168, i64 903168"   --->   Operation 209 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node first_iter_6_mid2)   --->   "%or_ln71 = or i1 %icmp_ln72, i1 %first_iter_6281" [dense_int8.cpp:71]   --->   Operation 210 'or' 'or_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%or_ln71_1 = or i1 %icmp_ln72, i1 %first_iter_5284" [dense_int8.cpp:71]   --->   Operation 211 'or' 'or_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_1)   --->   "%or_ln71_2 = or i1 %icmp_ln72, i1 %first_iter_4286" [dense_int8.cpp:71]   --->   Operation 212 'or' 'or_ln71_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node first_iter_3_mid256)   --->   "%or_ln71_3 = or i1 %icmp_ln72, i1 %first_iter_3288" [dense_int8.cpp:71]   --->   Operation 213 'or' 'or_ln71_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node sum_11_mid275)   --->   "%sum_11_mid2107 = select i1 %and_ln71_3, i32 %sext_ln8910_load, i32 %sum_load" [dense_int8.cpp:71]   --->   Operation 214 'select' 'sum_11_mid2107' <Predicate = (!exitcond_flatten61_mid2127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (1.78ns)   --->   "%first_iter_6_mid1 = icmp_eq  i5 %add_ln72, i5 0" [dense_int8.cpp:72]   --->   Operation 215 'icmp' 'first_iter_6_mid1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.99ns) (out node of the LUT)   --->   "%first_iter_6_mid2 = select i1 %and_ln71_3, i1 %first_iter_6_mid1, i1 %or_ln71" [dense_int8.cpp:71]   --->   Operation 216 'select' 'first_iter_6_mid2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%first_iter_5_mid2109 = or i1 %and_ln71_3, i1 %or_ln71_1" [dense_int8.cpp:71]   --->   Operation 217 'or' 'first_iter_5_mid2109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_1)   --->   "%first_iter_4_mid2113 = or i1 %and_ln71_3, i1 %or_ln71_2" [dense_int8.cpp:71]   --->   Operation 218 'or' 'first_iter_4_mid2113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node first_iter_3_mid256)   --->   "%first_iter_3_mid2117 = or i1 %and_ln71_3, i1 %or_ln71_3" [dense_int8.cpp:71]   --->   Operation 219 'or' 'first_iter_3_mid2117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.69ns) (out node of the LUT)   --->   "%sum_11_mid275 = select i1 %exitcond_flatten61_mid2127, i32 %sext_ln8910_load, i32 %sum_11_mid2107" [dense_int8.cpp:71]   --->   Operation 220 'select' 'sum_11_mid275' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (1.78ns)   --->   "%first_iter_5_mid1 = icmp_eq  i5 %add_ln73, i5 0" [dense_int8.cpp:73]   --->   Operation 221 'icmp' 'first_iter_5_mid1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%first_iter_5_mid2 = select i1 %exitcond_flatten61_mid2127, i1 %first_iter_5_mid1, i1 %first_iter_5_mid2109" [dense_int8.cpp:71]   --->   Operation 222 'select' 'first_iter_5_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_1)   --->   "%first_iter_4_mid277 = or i1 %exitcond_flatten61_mid2127, i1 %first_iter_4_mid2113" [dense_int8.cpp:71]   --->   Operation 223 'or' 'first_iter_4_mid277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node first_iter_3_mid256)   --->   "%first_iter_3_mid281 = or i1 %exitcond_flatten61_mid2127, i1 %first_iter_3_mid2117" [dense_int8.cpp:71]   --->   Operation 224 'or' 'first_iter_3_mid281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_1)   --->   "%first_iter_4_mid2 = select i1 %exitcond_flatten44_mid287, i1 %first_iter_4_mid1, i1 %first_iter_4_mid277" [dense_int8.cpp:71]   --->   Operation 225 'select' 'first_iter_4_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%first_iter_3_mid256 = or i1 %exitcond_flatten44_mid287, i1 %first_iter_3_mid281" [dense_int8.cpp:71]   --->   Operation 226 'or' 'first_iter_3_mid256' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%first_iter_3_mid2 = select i1 %icmp_ln79_mid258, i1 %first_iter_3_mid1, i1 %first_iter_3_mid256" [dense_int8.cpp:71]   --->   Operation 227 'select' 'first_iter_3_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 228 [1/2] ( I:2.32ns O:2.32ns )   --->   "%sum_2 = load i4 %conv2_b_addr" [dense_int8.cpp:75]   --->   Operation 228 'load' 'sum_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_9 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%xor_ln79 = xor i1 %first_iter_3_mid2, i1 1" [dense_int8.cpp:79]   --->   Operation 229 'xor' 'xor_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%or_ln79 = or i1 %icmp_ln79_1, i1 %xor_ln79" [dense_int8.cpp:79]   --->   Operation 230 'or' 'or_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln79_1 = xor i1 %first_iter_4_mid2, i1 1" [dense_int8.cpp:79]   --->   Operation 231 'xor' 'xor_ln79_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln79_1 = or i1 %or_ln79, i1 %xor_ln79_1" [dense_int8.cpp:79]   --->   Operation 232 'or' 'or_ln79_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%xor_ln79_2 = xor i1 %first_iter_5_mid2, i1 1" [dense_int8.cpp:79]   --->   Operation 233 'xor' 'xor_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln79_2 = or i1 %or_ln79_1, i1 %xor_ln79_2" [dense_int8.cpp:79]   --->   Operation 234 'or' 'or_ln79_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %or_ln79_2, void %new.body.VITIS_LOOP_73_8, void %for.inc145.for.body88.split_ifconv_crit_edge" [dense_int8.cpp:79]   --->   Operation 235 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i13 %sum_2" [dense_int8.cpp:89]   --->   Operation 236 'sext' 'sext_ln89' <Predicate = (!or_ln79_2)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.69ns)   --->   "%select_ln72_1 = select i1 %first_iter_6_mid2, i32 %sext_ln89, i32 %sext_ln8910_load" [dense_int8.cpp:72]   --->   Operation 237 'select' 'select_ln72_1' <Predicate = (!or_ln79_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.69ns)   --->   "%select_ln72_2 = select i1 %first_iter_6_mid2, i32 %sext_ln89, i32 %sum_11_mid275" [dense_int8.cpp:72]   --->   Operation 238 'select' 'select_ln72_2' <Predicate = (!or_ln79_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %select_ln72_1, i32 %sext_ln8910" [dense_int8.cpp:72]   --->   Operation 239 'store' 'store_ln72' <Predicate = (!or_ln79_2)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (1.70ns)   --->   "%store_ln75 = store i32 %select_ln72_2, i32 %sum" [dense_int8.cpp:75]   --->   Operation 240 'store' 'store_ln75' <Predicate = (!or_ln79_2)> <Delay = 1.70>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body88.split_ifconv" [dense_int8.cpp:73]   --->   Operation 241 'br' 'br_ln73' <Predicate = (!or_ln79_2)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (1.70ns)   --->   "%store_ln75 = store i32 %sum_11_mid275, i32 %sum" [dense_int8.cpp:75]   --->   Operation 242 'store' 'store_ln75' <Predicate = (or_ln79_2)> <Delay = 1.70>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body88.split_ifconv" [dense_int8.cpp:79]   --->   Operation 243 'br' 'br_ln79' <Predicate = (or_ln79_2)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [dense_int8.cpp:90]   --->   Operation 244 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i5 %select_ln72" [dense_int8.cpp:94]   --->   Operation 245 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (1.73ns)   --->   "%add_ln94 = add i10 %sub_ln94, i10 %zext_ln94_1" [dense_int8.cpp:94]   --->   Operation 246 'add' 'add_ln94' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i10 %add_ln94" [dense_int8.cpp:94]   --->   Operation 247 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln94, i2 0" [dense_int8.cpp:94]   --->   Operation 248 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln94, i5 0" [dense_int8.cpp:94]   --->   Operation 249 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i12 %tmp_2" [dense_int8.cpp:94]   --->   Operation 250 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln72 = sub i14 %tmp_3, i14 %zext_ln94_2" [dense_int8.cpp:72]   --->   Operation 251 'sub' 'sub_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln94_3 = zext i5 %select_ln73" [dense_int8.cpp:94]   --->   Operation 252 'zext' 'zext_ln94_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln94_1 = add i14 %sub_ln72, i14 %zext_ln94_3" [dense_int8.cpp:94]   --->   Operation 253 'add' 'add_ln94_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 254 [1/3] (0.00ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln90 = mul i16 %sext_ln90_1, i16 %sext_ln90" [dense_int8.cpp:90]   --->   Operation 254 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 255 [1/1] (0.00ns) (grouped into DSP with root node sum_3)   --->   "%sext_ln90_2 = sext i16 %mul_ln90" [dense_int8.cpp:90]   --->   Operation 255 'sext' 'sext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_3 = add i32 %sext_ln90_2, i32 %sum_load_1" [dense_int8.cpp:90]   --->   Operation 256 'add' 'sum_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 9.01>
ST_10 : Operation 257 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_3 = add i32 %sext_ln90_2, i32 %sum_load_1" [dense_int8.cpp:90]   --->   Operation 257 'add' 'sum_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 258 [1/1] (1.70ns)   --->   "%store_ln75 = store i32 %sum_3, i32 %sum" [dense_int8.cpp:75]   --->   Operation 258 'store' 'store_ln75' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body88" [dense_int8.cpp:79]   --->   Operation 259 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 260 [6/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %sum_3" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 260 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 261 [5/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %sum_3" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 261 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 262 [4/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %sum_3" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 262 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 263 [3/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %sum_3" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 263 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 264 [2/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %sum_3" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 264 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 265 [1/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %sum_3" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 265 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 266 [4/4] (5.70ns)   --->   "%val = fmul i32 %conv_i1, i32 0.0039774" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 266 'fmul' 'val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 267 [3/4] (5.70ns)   --->   "%val = fmul i32 %conv_i1, i32 0.0039774" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 267 'fmul' 'val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 268 [2/4] (5.70ns)   --->   "%val = fmul i32 %conv_i1, i32 0.0039774" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 268 'fmul' 'val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 269 [1/4] (5.70ns)   --->   "%val = fmul i32 %conv_i1, i32 0.0039774" [dense_int8.cpp:16->dense_int8.cpp:94]   --->   Operation 269 'fmul' 'val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.43>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%data = bitcast i32 %val" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 270 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 271 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %data" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 272 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (1.91ns)   --->   "%icmp_ln17 = icmp_ne  i8 %tmp_s, i8 255" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 273 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %val, i32 0" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 274 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 275 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp_ogt  i32 %val, i32 127" [dense_int8.cpp:18->dense_int8.cpp:94]   --->   Operation 275 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 276 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 277 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 278 'add' 'add_ln317' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 279 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 280 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 281 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp_10, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 282 'select' 'select_ln18' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.66>
ST_22 : Operation 283 [1/1] (2.28ns)   --->   "%icmp_ln17_1 = icmp_eq  i23 %trunc_ln17, i23 0" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 283 'icmp' 'icmp_ln17_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.97ns)   --->   "%or_ln17 = or i1 %icmp_ln17_1, i1 %icmp_ln17" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 284 'or' 'or_ln17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_olt  i32 %val, i32 0" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 285 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp_ogt  i32 %val, i32 127" [dense_int8.cpp:18->dense_int8.cpp:94]   --->   Operation 286 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln17, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 287 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 288 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 289 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 290 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i55 %zext_ln15, i55 %zext_ln18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 291 'lshr' 'lshr_ln18' <Predicate = (tmp_10)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 292 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i55 %zext_ln15, i55 %zext_ln18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 292 'shl' 'shl_ln18' <Predicate = (!tmp_10)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 293 'partselect' 'tmp_9' <Predicate = (tmp_10)> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 294 'partselect' 'tmp_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (1.24ns)   --->   "%val_1 = select i1 %tmp_10, i8 %tmp_9, i8 %tmp_11" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 295 'select' 'val_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 310 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 1.58>

State 23 <SV = 22> <Delay = 6.75>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln94_4 = zext i14 %add_ln94_1" [dense_int8.cpp:94]   --->   Operation 296 'zext' 'zext_ln94_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%layer2_out_addr = getelementptr i8 %layer2_out, i64 0, i64 %zext_ln94_4" [dense_int8.cpp:94]   --->   Operation 297 'getelementptr' 'layer2_out_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_8" [dense_int8.cpp:79]   --->   Operation 298 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.97ns)   --->   "%and_ln17 = and i1 %or_ln17, i1 %tmp_7" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 299 'and' 'and_ln17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i1)   --->   "%and_ln18 = and i1 %or_ln17, i1 %tmp_8" [dense_int8.cpp:18->dense_int8.cpp:94]   --->   Operation 300 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i1)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 301 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (1.91ns)   --->   "%sub_ln59 = sub i8 0, i8 %val_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 302 'sub' 'sub_ln59' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i1)   --->   "%result_1 = select i1 %xs_sign, i8 %sub_ln59, i8 %val_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 303 'select' 'result_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i1)   --->   "%xor_ln17 = xor i1 %and_ln17, i1 1" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 304 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i1)   --->   "%and_ln18_1 = and i1 %and_ln18, i1 %xor_ln17" [dense_int8.cpp:18->dense_int8.cpp:94]   --->   Operation 305 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i1)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln17, i1 %and_ln18_1" [dense_int8.cpp:17->dense_int8.cpp:94]   --->   Operation 306 'bitconcatenate' 'sel_tmp7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (1.58ns) (out node of the LUT)   --->   "%retval_0_i1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 0, i2 1, i8 127, i2 0, i8 %result_1, i8 0, i2 %sel_tmp7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94]   --->   Operation 307 'sparsemux' 'retval_0_i1' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %retval_0_i1, i14 %layer2_out_addr" [dense_int8.cpp:94]   --->   Operation 308 'store' 'store_ln94' <Predicate = (icmp_ln79_2 & icmp_ln78_1 & icmp_ln77_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12544> <RAM>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln79 = br void %new.latch.for.inc129" [dense_int8.cpp:79]   --->   Operation 309 'br' 'br_ln79' <Predicate = (icmp_ln79_2 & icmp_ln78_1 & icmp_ln77_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.372ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 20 bit on local variable 'indvar_flatten179' [18]  (1.588 ns)
	'load' operation 20 bit ('indvar_flatten179_load', dense_int8.cpp:71) on local variable 'indvar_flatten179' [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln71', dense_int8.cpp:71) [36]  (2.196 ns)
	'store' operation ('store_ln71', dense_int8.cpp:71) of variable 'add_ln71_1', dense_int8.cpp:71 20 bit on local variable 'indvar_flatten179' [271]  (1.588 ns)

 <State 2>: 7.296ns
The critical path consists of the following:
	'load' operation 16 bit ('indvar_flatten128_load', dense_int8.cpp:72) on local variable 'indvar_flatten128' [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln72', dense_int8.cpp:72) [51]  (2.077 ns)
	'xor' operation 1 bit ('xor_ln71', dense_int8.cpp:71) [61]  (0.978 ns)
	'and' operation 1 bit ('and_ln71_3', dense_int8.cpp:71) [68]  (0.978 ns)
	'or' operation 1 bit ('empty', dense_int8.cpp:71) [71]  (0.978 ns)
	'select' operation 12 bit ('select_ln73_1', dense_int8.cpp:73) [268]  (0.697 ns)
	'store' operation ('store_ln73', dense_int8.cpp:73) of variable 'select_ln73_1', dense_int8.cpp:73 12 bit on local variable 'indvar_flatten88' [275]  (1.588 ns)

 <State 3>: 7.685ns
The critical path consists of the following:
	'or' operation 1 bit ('empty_20', dense_int8.cpp:71) [88]  (0.978 ns)
	'select' operation 8 bit ('select_ln77_1', dense_int8.cpp:77) [266]  (1.248 ns)
	'store' operation ('store_ln77', dense_int8.cpp:77) of variable 'select_ln77_1', dense_int8.cpp:77 8 bit on local variable 'indvar_flatten59' [277]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten59_load', dense_int8.cpp:77) on local variable 'indvar_flatten59' [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', dense_int8.cpp:77) [66]  (1.915 ns)
	'and' operation 1 bit ('and_ln71_2', dense_int8.cpp:71) [83]  (0.000 ns)
	'and' operation 1 bit ('exitcond_flatten61_mid2127', dense_int8.cpp:71) [84]  (0.978 ns)
	'or' operation 1 bit ('empty_19', dense_int8.cpp:71) [87]  (0.978 ns)

 <State 4>: 6.689ns
The critical path consists of the following:
	'load' operation 2 bit ('kx_load') on local variable 'kx', dense_int8.cpp:79 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', dense_int8.cpp:79) [62]  (1.565 ns)
	'and' operation 1 bit ('and_ln71', dense_int8.cpp:71) [63]  (0.000 ns)
	'and' operation 1 bit ('icmp_ln79_mid2119', dense_int8.cpp:71) [81]  (0.000 ns)
	'and' operation 1 bit ('icmp_ln79_mid283', dense_int8.cpp:71) [107]  (0.000 ns)
	'and' operation 1 bit ('icmp_ln79_mid258', dense_int8.cpp:71) [108]  (0.978 ns)
	'or' operation 1 bit ('empty_24', dense_int8.cpp:71) [112]  (0.000 ns)
	'or' operation 1 bit ('empty_25', dense_int8.cpp:71) [113]  (0.000 ns)
	'select' operation 2 bit ('kx_mid2', dense_int8.cpp:71) [114]  (0.993 ns)
	'add' operation 2 bit ('add_ln79', dense_int8.cpp:79) [211]  (1.565 ns)
	'store' operation ('store_ln79', dense_int8.cpp:79) of variable 'add_ln79', dense_int8.cpp:79 2 bit on local variable 'kx', dense_int8.cpp:79 [281]  (1.588 ns)

 <State 5>: 7.073ns
The critical path consists of the following:
	'sub' operation 4 bit ('sub_ln89_1', dense_int8.cpp:89) [184]  (0.000 ns)
	'add' operation 4 bit ('add_ln89_1', dense_int8.cpp:89) [200]  (3.316 ns)
	'add' operation 11 bit ('add_ln89_2', dense_int8.cpp:89) [202]  (3.757 ns)

 <State 6>: 7.069ns
The critical path consists of the following:
	'sub' operation 13 bit ('sub_ln89', dense_int8.cpp:89) [182]  (0.000 ns)
	'add' operation 13 bit ('add_ln85_1', dense_int8.cpp:85) [192]  (3.815 ns)
	'getelementptr' operation 13 bit ('layer1_out_addr', dense_int8.cpp:85) [194]  (0.000 ns)
	'load' operation 8 bit ('val_in', dense_int8.cpp:85) on array 'layer1_out' [197]  (3.254 ns)

 <State 7>: 5.552ns
The critical path consists of the following:
	'load' operation 8 bit ('val_in', dense_int8.cpp:85) on array 'layer1_out' [197]  (3.254 ns)
	'select' operation 8 bit ('val_in', dense_int8.cpp:84) [198]  (1.248 ns)
	'mul' operation 16 bit of DSP[210] ('mul_ln90', dense_int8.cpp:90) [208]  (1.050 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('conv2_b_addr', dense_int8.cpp:75) [123]  (0.000 ns)
	'load' operation 13 bit ('sum', dense_int8.cpp:75) on array 'conv2_b' [124]  (2.322 ns)

 <State 9>: 7.278ns
The critical path consists of the following:
	'icmp' operation 1 bit ('first_iter_6_mid1', dense_int8.cpp:72) [74]  (1.780 ns)
	'select' operation 1 bit ('first_iter_6_mid2', dense_int8.cpp:71) [75]  (0.993 ns)
	'select' operation 32 bit ('select_ln72_2', dense_int8.cpp:72) [136]  (0.698 ns)
	'store' operation ('store_ln75', dense_int8.cpp:75) of variable 'select_ln72_2', dense_int8.cpp:72 32 bit on local variable 'sum', dense_int8.cpp:75 [138]  (1.707 ns)
	'load' operation 32 bit ('sum_load_1', dense_int8.cpp:90) on local variable 'sum', dense_int8.cpp:75 [144]  (0.000 ns)
	'add' operation 32 bit of DSP[210] ('sum', dense_int8.cpp:90) [210]  (2.100 ns)

 <State 10>: 9.011ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[210] ('sum', dense_int8.cpp:90) [210]  (2.100 ns)
	'store' operation ('store_ln75', dense_int8.cpp:75) of variable 'sum', dense_int8.cpp:90 32 bit on local variable 'sum', dense_int8.cpp:75 [282]  (1.707 ns)
	'load' operation 32 bit ('sum_load') on local variable 'sum', dense_int8.cpp:75 [40]  (0.000 ns)
	'select' operation 32 bit ('sum_11_mid2107', dense_int8.cpp:71) [73]  (0.000 ns)
	'select' operation 32 bit ('sum_11_mid275', dense_int8.cpp:71) [90]  (0.698 ns)
	'select' operation 32 bit ('select_ln72_2', dense_int8.cpp:72) [136]  (0.698 ns)
	'store' operation ('store_ln75', dense_int8.cpp:75) of variable 'select_ln72_2', dense_int8.cpp:72 32 bit on local variable 'sum', dense_int8.cpp:75 [138]  (1.707 ns)
	'load' operation 32 bit ('sum_load_1', dense_int8.cpp:90) on local variable 'sum', dense_int8.cpp:75 [144]  (0.000 ns)
	'add' operation 32 bit of DSP[210] ('sum', dense_int8.cpp:90) [210]  (2.100 ns)

 <State 11>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i1', dense_int8.cpp:16->dense_int8.cpp:94) [215]  (6.413 ns)

 <State 12>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i1', dense_int8.cpp:16->dense_int8.cpp:94) [215]  (6.413 ns)

 <State 13>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i1', dense_int8.cpp:16->dense_int8.cpp:94) [215]  (6.413 ns)

 <State 14>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i1', dense_int8.cpp:16->dense_int8.cpp:94) [215]  (6.413 ns)

 <State 15>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i1', dense_int8.cpp:16->dense_int8.cpp:94) [215]  (6.413 ns)

 <State 16>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i1', dense_int8.cpp:16->dense_int8.cpp:94) [215]  (6.413 ns)

 <State 17>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', dense_int8.cpp:16->dense_int8.cpp:94) [216]  (5.702 ns)

 <State 18>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', dense_int8.cpp:16->dense_int8.cpp:94) [216]  (5.702 ns)

 <State 19>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', dense_int8.cpp:16->dense_int8.cpp:94) [216]  (5.702 ns)

 <State 20>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', dense_int8.cpp:16->dense_int8.cpp:94) [216]  (5.702 ns)

 <State 21>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_7', dense_int8.cpp:17->dense_int8.cpp:94) [223]  (5.431 ns)

 <State 22>: 5.668ns
The critical path consists of the following:
	'lshr' operation 55 bit ('lshr_ln18', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94) [239]  (4.420 ns)
	'select' operation 8 bit ('val', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94) [243]  (1.248 ns)

 <State 23>: 6.757ns
The critical path consists of the following:
	'sub' operation 8 bit ('sub_ln59', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94) [244]  (1.915 ns)
	'select' operation 8 bit ('result', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94) [245]  (0.000 ns)
	'sparsemux' operation 8 bit ('retval_0_i1', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94) [249]  (1.588 ns)
	'store' operation ('store_ln94', dense_int8.cpp:94) of variable 'retval_0_i1', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:94 8 bit on array 'layer2_out' [256]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
