
H743_QSPI_deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c70  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08008f10  08008f10  00018f10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009414  08009414  00019414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009418  08009418  00019418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e8  24000000  0800941c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000090  240001e8  08009604  000201e8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000278  08009604  00020278  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00016e3e  00000000  00000000  00020216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002bf4  00000000  00000000  00037054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a30  00000000  00000000  00039c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000928  00000000  00000000  0003a678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000364a0  00000000  00000000  0003afa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000c7a6  00000000  00000000  00071440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001518ef  00000000  00000000  0007dbe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  001cf4d5  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003b1c  00000000  00000000  001cf528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e8 	.word	0x240001e8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008ef8 	.word	0x08008ef8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001ec 	.word	0x240001ec
 80002dc:	08008ef8 	.word	0x08008ef8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_d2lz>:
 8000708:	b508      	push	{r3, lr}
 800070a:	4602      	mov	r2, r0
 800070c:	460b      	mov	r3, r1
 800070e:	ec43 2b17 	vmov	d7, r2, r3
 8000712:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800071a:	d403      	bmi.n	8000724 <__aeabi_d2lz+0x1c>
 800071c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000720:	f000 b80a 	b.w	8000738 <__aeabi_d2ulz>
 8000724:	eeb1 7b47 	vneg.f64	d7, d7
 8000728:	ec51 0b17 	vmov	r0, r1, d7
 800072c:	f000 f804 	bl	8000738 <__aeabi_d2ulz>
 8000730:	4240      	negs	r0, r0
 8000732:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000736:	bd08      	pop	{r3, pc}

08000738 <__aeabi_d2ulz>:
 8000738:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000768 <__aeabi_d2ulz+0x30>
 800073c:	ec41 0b17 	vmov	d7, r0, r1
 8000740:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000770 <__aeabi_d2ulz+0x38>
 8000744:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000748:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800074c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000750:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000754:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000758:	ee16 1a10 	vmov	r1, s12
 800075c:	ee17 0a90 	vmov	r0, s15
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	f3af 8000 	nop.w
 8000768:	00000000 	.word	0x00000000
 800076c:	3df00000 	.word	0x3df00000
 8000770:	00000000 	.word	0x00000000
 8000774:	41f00000 	.word	0x41f00000

08000778 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b087      	sub	sp, #28
 800077c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800077e:	4b28      	ldr	r3, [pc, #160]	; (8000820 <MX_GPIO_Init+0xa8>)
 8000780:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000784:	4a26      	ldr	r2, [pc, #152]	; (8000820 <MX_GPIO_Init+0xa8>)
 8000786:	f043 0310 	orr.w	r3, r3, #16
 800078a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800078e:	4b24      	ldr	r3, [pc, #144]	; (8000820 <MX_GPIO_Init+0xa8>)
 8000790:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000794:	f003 0310 	and.w	r3, r3, #16
 8000798:	617b      	str	r3, [r7, #20]
 800079a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800079c:	4b20      	ldr	r3, [pc, #128]	; (8000820 <MX_GPIO_Init+0xa8>)
 800079e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007a2:	4a1f      	ldr	r2, [pc, #124]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007ac:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	4b19      	ldr	r3, [pc, #100]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007c0:	4a17      	ldr	r2, [pc, #92]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007c2:	f043 0301 	orr.w	r3, r3, #1
 80007c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007ca:	4b15      	ldr	r3, [pc, #84]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007d0:	f003 0301 	and.w	r3, r3, #1
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d8:	4b11      	ldr	r3, [pc, #68]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007de:	4a10      	ldr	r2, [pc, #64]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007e0:	f043 0302 	orr.w	r3, r3, #2
 80007e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007e8:	4b0d      	ldr	r3, [pc, #52]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007ee:	f003 0302 	and.w	r3, r3, #2
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007f6:	4b0a      	ldr	r3, [pc, #40]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007fc:	4a08      	ldr	r2, [pc, #32]	; (8000820 <MX_GPIO_Init+0xa8>)
 80007fe:	f043 0308 	orr.w	r3, r3, #8
 8000802:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000806:	4b06      	ldr	r3, [pc, #24]	; (8000820 <MX_GPIO_Init+0xa8>)
 8000808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800080c:	f003 0308 	and.w	r3, r3, #8
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	687b      	ldr	r3, [r7, #4]

}
 8000814:	bf00      	nop
 8000816:	371c      	adds	r7, #28
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	58024400 	.word	0x58024400

08000824 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b094      	sub	sp, #80	; 0x50
 8000828:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800082a:	4b41      	ldr	r3, [pc, #260]	; (8000930 <main+0x10c>)
 800082c:	695b      	ldr	r3, [r3, #20]
 800082e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d11b      	bne.n	800086e <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000836:	f3bf 8f4f 	dsb	sy
}
 800083a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800083c:	f3bf 8f6f 	isb	sy
}
 8000840:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000842:	4b3b      	ldr	r3, [pc, #236]	; (8000930 <main+0x10c>)
 8000844:	2200      	movs	r2, #0
 8000846:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800084a:	f3bf 8f4f 	dsb	sy
}
 800084e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000850:	f3bf 8f6f 	isb	sy
}
 8000854:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000856:	4b36      	ldr	r3, [pc, #216]	; (8000930 <main+0x10c>)
 8000858:	695b      	ldr	r3, [r3, #20]
 800085a:	4a35      	ldr	r2, [pc, #212]	; (8000930 <main+0x10c>)
 800085c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000860:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000862:	f3bf 8f4f 	dsb	sy
}
 8000866:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000868:	f3bf 8f6f 	isb	sy
}
 800086c:	e000      	b.n	8000870 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800086e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000870:	4b2f      	ldr	r3, [pc, #188]	; (8000930 <main+0x10c>)
 8000872:	695b      	ldr	r3, [r3, #20]
 8000874:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000878:	2b00      	cmp	r3, #0
 800087a:	d138      	bne.n	80008ee <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800087c:	4b2c      	ldr	r3, [pc, #176]	; (8000930 <main+0x10c>)
 800087e:	2200      	movs	r2, #0
 8000880:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000884:	f3bf 8f4f 	dsb	sy
}
 8000888:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800088a:	4b29      	ldr	r3, [pc, #164]	; (8000930 <main+0x10c>)
 800088c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000890:	64fb      	str	r3, [r7, #76]	; 0x4c

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000892:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000894:	0b5b      	lsrs	r3, r3, #13
 8000896:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800089a:	64bb      	str	r3, [r7, #72]	; 0x48
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800089c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800089e:	08db      	lsrs	r3, r3, #3
 80008a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80008a4:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80008a8:	015a      	lsls	r2, r3, #5
 80008aa:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80008ae:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80008b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80008b2:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008b4:	491e      	ldr	r1, [pc, #120]	; (8000930 <main+0x10c>)
 80008b6:	4313      	orrs	r3, r2
 80008b8:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80008bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80008be:	1e5a      	subs	r2, r3, #1
 80008c0:	647a      	str	r2, [r7, #68]	; 0x44
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d1ef      	bne.n	80008a6 <main+0x82>
    } while(sets-- != 0U);
 80008c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80008c8:	1e5a      	subs	r2, r3, #1
 80008ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d1e5      	bne.n	800089c <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 80008d0:	f3bf 8f4f 	dsb	sy
}
 80008d4:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80008d6:	4b16      	ldr	r3, [pc, #88]	; (8000930 <main+0x10c>)
 80008d8:	695b      	ldr	r3, [r3, #20]
 80008da:	4a15      	ldr	r2, [pc, #84]	; (8000930 <main+0x10c>)
 80008dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008e0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80008e2:	f3bf 8f4f 	dsb	sy
}
 80008e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008e8:	f3bf 8f6f 	isb	sy
}
 80008ec:	e000      	b.n	80008f0 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80008ee:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008f0:	f000 ffe6 	bl	80018c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008f4:	f000 f822 	bl	800093c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008f8:	f7ff ff3e 	bl	8000778 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 80008fc:	f000 f8a0 	bl	8000a40 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */

  w25qxx_Init();
 8000900:	f000 fb3a 	bl	8000f78 <w25qxx_Init>
  w25qxx_GetID();
 8000904:	f000 fb4c 	bl	8000fa0 <w25qxx_GetID>
  W25qxx_EraseChip(); // approx 13 second to execute
 8000908:	f000 fc56 	bl	80011b8 <W25qxx_EraseChip>
  W25qxx_Write((uint8_t*)TEXT_Buffer, 0, SIZE);
 800090c:	221b      	movs	r2, #27
 800090e:	2100      	movs	r1, #0
 8000910:	4808      	ldr	r0, [pc, #32]	; (8000934 <main+0x110>)
 8000912:	f000 fd73 	bl	80013fc <W25qxx_Write>
  W25qxx_Write((uint8_t*)TEXT_Buffer2, SIZE, SIZE2);
 8000916:	2224      	movs	r2, #36	; 0x24
 8000918:	211b      	movs	r1, #27
 800091a:	4807      	ldr	r0, [pc, #28]	; (8000938 <main+0x114>)
 800091c:	f000 fd6e 	bl	80013fc <W25qxx_Write>
  W25qxx_Read(datatemp, 0, SIZE+SIZE2);
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	223f      	movs	r2, #63	; 0x3f
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f000 fcd8 	bl	80012dc <W25qxx_Read>
*/
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800092c:	e7fe      	b.n	800092c <main+0x108>
 800092e:	bf00      	nop
 8000930:	e000ed00 	.word	0xe000ed00
 8000934:	08008f10 	.word	0x08008f10
 8000938:	08008f2c 	.word	0x08008f2c

0800093c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b09c      	sub	sp, #112	; 0x70
 8000940:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000942:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000946:	224c      	movs	r2, #76	; 0x4c
 8000948:	2100      	movs	r1, #0
 800094a:	4618      	mov	r0, r3
 800094c:	f003 ff76 	bl	800483c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000950:	1d3b      	adds	r3, r7, #4
 8000952:	2220      	movs	r2, #32
 8000954:	2100      	movs	r1, #0
 8000956:	4618      	mov	r0, r3
 8000958:	f003 ff70 	bl	800483c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800095c:	2002      	movs	r0, #2
 800095e:	f001 fae1 	bl	8001f24 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
 8000966:	4b31      	ldr	r3, [pc, #196]	; (8000a2c <SystemClock_Config+0xf0>)
 8000968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800096a:	4a30      	ldr	r2, [pc, #192]	; (8000a2c <SystemClock_Config+0xf0>)
 800096c:	f023 0301 	bic.w	r3, r3, #1
 8000970:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000972:	4b2e      	ldr	r3, [pc, #184]	; (8000a2c <SystemClock_Config+0xf0>)
 8000974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	4b2c      	ldr	r3, [pc, #176]	; (8000a30 <SystemClock_Config+0xf4>)
 800097e:	699b      	ldr	r3, [r3, #24]
 8000980:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000984:	4a2a      	ldr	r2, [pc, #168]	; (8000a30 <SystemClock_Config+0xf4>)
 8000986:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b28      	ldr	r3, [pc, #160]	; (8000a30 <SystemClock_Config+0xf4>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000994:	603b      	str	r3, [r7, #0]
 8000996:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000998:	bf00      	nop
 800099a:	4b25      	ldr	r3, [pc, #148]	; (8000a30 <SystemClock_Config+0xf4>)
 800099c:	699b      	ldr	r3, [r3, #24]
 800099e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80009a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80009a6:	d1f8      	bne.n	800099a <SystemClock_Config+0x5e>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009a8:	2301      	movs	r3, #1
 80009aa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b2:	2302      	movs	r3, #2
 80009b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009b6:	2302      	movs	r3, #2
 80009b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80009ba:	2305      	movs	r3, #5
 80009bc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 260;
 80009be:	f44f 7382 	mov.w	r3, #260	; 0x104
 80009c2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009c4:	2302      	movs	r3, #2
 80009c6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80009c8:	2302      	movs	r3, #2
 80009ca:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009cc:	2302      	movs	r3, #2
 80009ce:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009d4:	2300      	movs	r3, #0
 80009d6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009e0:	4618      	mov	r0, r3
 80009e2:	f001 ff1d 	bl	8002820 <HAL_RCC_OscConfig>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80009ec:	f000 f822 	bl	8000a34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f0:	233f      	movs	r3, #63	; 0x3f
 80009f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f4:	2303      	movs	r3, #3
 80009f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009f8:	2300      	movs	r3, #0
 80009fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009fc:	2308      	movs	r3, #8
 80009fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2101      	movs	r1, #1
 8000a14:	4618      	mov	r0, r3
 8000a16:	f002 fb13 	bl	8003040 <HAL_RCC_ClockConfig>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000a20:	f000 f808 	bl	8000a34 <Error_Handler>
  }
}
 8000a24:	bf00      	nop
 8000a26:	3770      	adds	r7, #112	; 0x70
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	58000400 	.word	0x58000400
 8000a30:	58024800 	.word	0x58024800

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <Error_Handler+0x8>
	...

08000a40 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a46:	4a13      	ldr	r2, [pc, #76]	; (8000a94 <MX_QUADSPI_Init+0x54>)
 8000a48:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000a50:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a52:	2204      	movs	r2, #4
 8000a54:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000a56:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a58:	2210      	movs	r2, #16
 8000a5a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 22;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a5e:	2216      	movs	r2, #22
 8000a60:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_5_CYCLE;
 8000a62:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a68:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000a6a:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000a70:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000a7c:	4804      	ldr	r0, [pc, #16]	; (8000a90 <MX_QUADSPI_Init+0x50>)
 8000a7e:	f001 fa8b 	bl	8001f98 <HAL_QSPI_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000a88:	f7ff ffd4 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	24000210 	.word	0x24000210
 8000a94:	52005000 	.word	0x52005000

08000a98 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b0bc      	sub	sp, #240	; 0xf0
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ab0:	f107 0320 	add.w	r3, r7, #32
 8000ab4:	22bc      	movs	r2, #188	; 0xbc
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f003 febf 	bl	800483c <memset>
  if(qspiHandle->Instance==QUADSPI)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a5c      	ldr	r2, [pc, #368]	; (8000c34 <HAL_QSPI_MspInit+0x19c>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	f040 80b0 	bne.w	8000c2a <HAL_QSPI_MspInit+0x192>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000aca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ace:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ad4:	f107 0320 	add.w	r3, r7, #32
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f002 fde1 	bl	80036a0 <HAL_RCCEx_PeriphCLKConfig>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <HAL_QSPI_MspInit+0x50>
    {
      Error_Handler();
 8000ae4:	f7ff ffa6 	bl	8000a34 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000ae8:	4b53      	ldr	r3, [pc, #332]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000aea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000aee:	4a52      	ldr	r2, [pc, #328]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000af0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af4:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8000af8:	4b4f      	ldr	r3, [pc, #316]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000afa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000afe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b02:	61fb      	str	r3, [r7, #28]
 8000b04:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b06:	4b4c      	ldr	r3, [pc, #304]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b0c:	4a4a      	ldr	r2, [pc, #296]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b0e:	f043 0310 	orr.w	r3, r3, #16
 8000b12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b16:	4b48      	ldr	r3, [pc, #288]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b1c:	f003 0310 	and.w	r3, r3, #16
 8000b20:	61bb      	str	r3, [r7, #24]
 8000b22:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b24:	4b44      	ldr	r3, [pc, #272]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b2a:	4a43      	ldr	r2, [pc, #268]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b34:	4b40      	ldr	r3, [pc, #256]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]
 8000b40:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b42:	4b3d      	ldr	r3, [pc, #244]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b48:	4a3b      	ldr	r2, [pc, #236]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b4a:	f043 0302 	orr.w	r3, r3, #2
 8000b4e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b52:	4b39      	ldr	r3, [pc, #228]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b58:	f003 0302 	and.w	r3, r3, #2
 8000b5c:	613b      	str	r3, [r7, #16]
 8000b5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b60:	4b35      	ldr	r3, [pc, #212]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b66:	4a34      	ldr	r2, [pc, #208]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b68:	f043 0308 	orr.w	r3, r3, #8
 8000b6c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b70:	4b31      	ldr	r3, [pc, #196]	; (8000c38 <HAL_QSPI_MspInit+0x1a0>)
 8000b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b76:	f003 0308 	and.w	r3, r3, #8
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PB10     ------> QUADSPI_BK1_NCS
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b7e:	2304      	movs	r3, #4
 8000b80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b90:	2303      	movs	r3, #3
 8000b92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000b96:	2309      	movs	r3, #9
 8000b98:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b9c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4826      	ldr	r0, [pc, #152]	; (8000c3c <HAL_QSPI_MspInit+0x1a4>)
 8000ba4:	f001 f80e 	bl	8001bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bba:	2303      	movs	r3, #3
 8000bbc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000bc0:	2309      	movs	r3, #9
 8000bc2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000bca:	4619      	mov	r1, r3
 8000bcc:	481c      	ldr	r0, [pc, #112]	; (8000c40 <HAL_QSPI_MspInit+0x1a8>)
 8000bce:	f000 fff9 	bl	8001bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8000bd2:	f240 4304 	movw	r3, #1028	; 0x404
 8000bd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be6:	2303      	movs	r3, #3
 8000be8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000bec:	2309      	movs	r3, #9
 8000bee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4812      	ldr	r0, [pc, #72]	; (8000c44 <HAL_QSPI_MspInit+0x1ac>)
 8000bfa:	f000 ffe3 	bl	8001bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000bfe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000c02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c12:	2303      	movs	r3, #3
 8000c14:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000c18:	2309      	movs	r3, #9
 8000c1a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c1e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000c22:	4619      	mov	r1, r3
 8000c24:	4808      	ldr	r0, [pc, #32]	; (8000c48 <HAL_QSPI_MspInit+0x1b0>)
 8000c26:	f000 ffcd 	bl	8001bc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000c2a:	bf00      	nop
 8000c2c:	37f0      	adds	r7, #240	; 0xf0
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	52005000 	.word	0x52005000
 8000c38:	58024400 	.word	0x58024400
 8000c3c:	58021000 	.word	0x58021000
 8000c40:	58020000 	.word	0x58020000
 8000c44:	58020400 	.word	0x58020400
 8000c48:	58020c00 	.word	0x58020c00

08000c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <HAL_MspInit+0x30>)
 8000c54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c58:	4a08      	ldr	r2, [pc, #32]	; (8000c7c <HAL_MspInit+0x30>)
 8000c5a:	f043 0302 	orr.w	r3, r3, #2
 8000c5e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000c62:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <HAL_MspInit+0x30>)
 8000c64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c68:	f003 0302 	and.w	r3, r3, #2
 8000c6c:	607b      	str	r3, [r7, #4]
 8000c6e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	58024400 	.word	0x58024400

08000c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <NMI_Handler+0x4>

08000c86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c8a:	e7fe      	b.n	8000c8a <HardFault_Handler+0x4>

08000c8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c90:	e7fe      	b.n	8000c90 <MemManage_Handler+0x4>

08000c92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c92:	b480      	push	{r7}
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c96:	e7fe      	b.n	8000c96 <BusFault_Handler+0x4>

08000c98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c9c:	e7fe      	b.n	8000c9c <UsageFault_Handler+0x4>

08000c9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ccc:	f000 fe6a 	bl	80019a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
	return 1;
 8000cd8:	2301      	movs	r3, #1
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <_kill>:

int _kill(int pid, int sig)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000cee:	f003 fd7b 	bl	80047e8 <__errno>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2216      	movs	r2, #22
 8000cf6:	601a      	str	r2, [r3, #0]
	return -1;
 8000cf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <_exit>:

void _exit (int status)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f7ff ffe7 	bl	8000ce4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000d16:	e7fe      	b.n	8000d16 <_exit+0x12>

08000d18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	e00a      	b.n	8000d40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d2a:	f3af 8000 	nop.w
 8000d2e:	4601      	mov	r1, r0
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	1c5a      	adds	r2, r3, #1
 8000d34:	60ba      	str	r2, [r7, #8]
 8000d36:	b2ca      	uxtb	r2, r1
 8000d38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	617b      	str	r3, [r7, #20]
 8000d40:	697a      	ldr	r2, [r7, #20]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	dbf0      	blt.n	8000d2a <_read+0x12>
	}

return len;
 8000d48:	687b      	ldr	r3, [r7, #4]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3718      	adds	r7, #24
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b086      	sub	sp, #24
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	60f8      	str	r0, [r7, #12]
 8000d5a:	60b9      	str	r1, [r7, #8]
 8000d5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	e009      	b.n	8000d78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	1c5a      	adds	r2, r3, #1
 8000d68:	60ba      	str	r2, [r7, #8]
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	3301      	adds	r3, #1
 8000d76:	617b      	str	r3, [r7, #20]
 8000d78:	697a      	ldr	r2, [r7, #20]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	dbf1      	blt.n	8000d64 <_write+0x12>
	}
	return len;
 8000d80:	687b      	ldr	r3, [r7, #4]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3718      	adds	r7, #24
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <_close>:

int _close(int file)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b083      	sub	sp, #12
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
	return -1;
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b083      	sub	sp, #12
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
 8000daa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000db2:	605a      	str	r2, [r3, #4]
	return 0;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <_isatty>:

int _isatty(int file)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b083      	sub	sp, #12
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
	return 1;
 8000dca:	2301      	movs	r3, #1
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
	return 0;
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
	...

08000df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dfc:	4a14      	ldr	r2, [pc, #80]	; (8000e50 <_sbrk+0x5c>)
 8000dfe:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <_sbrk+0x60>)
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e08:	4b13      	ldr	r3, [pc, #76]	; (8000e58 <_sbrk+0x64>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d102      	bne.n	8000e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e10:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <_sbrk+0x64>)
 8000e12:	4a12      	ldr	r2, [pc, #72]	; (8000e5c <_sbrk+0x68>)
 8000e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e16:	4b10      	ldr	r3, [pc, #64]	; (8000e58 <_sbrk+0x64>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d207      	bcs.n	8000e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e24:	f003 fce0 	bl	80047e8 <__errno>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	220c      	movs	r2, #12
 8000e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e32:	e009      	b.n	8000e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <_sbrk+0x64>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e3a:	4b07      	ldr	r3, [pc, #28]	; (8000e58 <_sbrk+0x64>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4413      	add	r3, r2
 8000e42:	4a05      	ldr	r2, [pc, #20]	; (8000e58 <_sbrk+0x64>)
 8000e44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e46:	68fb      	ldr	r3, [r7, #12]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3718      	adds	r7, #24
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	24080000 	.word	0x24080000
 8000e54:	00000400 	.word	0x00000400
 8000e58:	24000204 	.word	0x24000204
 8000e5c:	24000278 	.word	0x24000278

08000e60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e64:	4b39      	ldr	r3, [pc, #228]	; (8000f4c <SystemInit+0xec>)
 8000e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e6a:	4a38      	ldr	r2, [pc, #224]	; (8000f4c <SystemInit+0xec>)
 8000e6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e74:	4b36      	ldr	r3, [pc, #216]	; (8000f50 <SystemInit+0xf0>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 030f 	and.w	r3, r3, #15
 8000e7c:	2b06      	cmp	r3, #6
 8000e7e:	d807      	bhi.n	8000e90 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e80:	4b33      	ldr	r3, [pc, #204]	; (8000f50 <SystemInit+0xf0>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f023 030f 	bic.w	r3, r3, #15
 8000e88:	4a31      	ldr	r2, [pc, #196]	; (8000f50 <SystemInit+0xf0>)
 8000e8a:	f043 0307 	orr.w	r3, r3, #7
 8000e8e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000e90:	4b30      	ldr	r3, [pc, #192]	; (8000f54 <SystemInit+0xf4>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a2f      	ldr	r2, [pc, #188]	; (8000f54 <SystemInit+0xf4>)
 8000e96:	f043 0301 	orr.w	r3, r3, #1
 8000e9a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e9c:	4b2d      	ldr	r3, [pc, #180]	; (8000f54 <SystemInit+0xf4>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ea2:	4b2c      	ldr	r3, [pc, #176]	; (8000f54 <SystemInit+0xf4>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	492b      	ldr	r1, [pc, #172]	; (8000f54 <SystemInit+0xf4>)
 8000ea8:	4b2b      	ldr	r3, [pc, #172]	; (8000f58 <SystemInit+0xf8>)
 8000eaa:	4013      	ands	r3, r2
 8000eac:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000eae:	4b28      	ldr	r3, [pc, #160]	; (8000f50 <SystemInit+0xf0>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d007      	beq.n	8000eca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000eba:	4b25      	ldr	r3, [pc, #148]	; (8000f50 <SystemInit+0xf0>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f023 030f 	bic.w	r3, r3, #15
 8000ec2:	4a23      	ldr	r2, [pc, #140]	; (8000f50 <SystemInit+0xf0>)
 8000ec4:	f043 0307 	orr.w	r3, r3, #7
 8000ec8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000eca:	4b22      	ldr	r3, [pc, #136]	; (8000f54 <SystemInit+0xf4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ed0:	4b20      	ldr	r3, [pc, #128]	; (8000f54 <SystemInit+0xf4>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000ed6:	4b1f      	ldr	r3, [pc, #124]	; (8000f54 <SystemInit+0xf4>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000edc:	4b1d      	ldr	r3, [pc, #116]	; (8000f54 <SystemInit+0xf4>)
 8000ede:	4a1f      	ldr	r2, [pc, #124]	; (8000f5c <SystemInit+0xfc>)
 8000ee0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000ee2:	4b1c      	ldr	r3, [pc, #112]	; (8000f54 <SystemInit+0xf4>)
 8000ee4:	4a1e      	ldr	r2, [pc, #120]	; (8000f60 <SystemInit+0x100>)
 8000ee6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000ee8:	4b1a      	ldr	r3, [pc, #104]	; (8000f54 <SystemInit+0xf4>)
 8000eea:	4a1e      	ldr	r2, [pc, #120]	; (8000f64 <SystemInit+0x104>)
 8000eec:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000eee:	4b19      	ldr	r3, [pc, #100]	; (8000f54 <SystemInit+0xf4>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ef4:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <SystemInit+0xf4>)
 8000ef6:	4a1b      	ldr	r2, [pc, #108]	; (8000f64 <SystemInit+0x104>)
 8000ef8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000efa:	4b16      	ldr	r3, [pc, #88]	; (8000f54 <SystemInit+0xf4>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000f00:	4b14      	ldr	r3, [pc, #80]	; (8000f54 <SystemInit+0xf4>)
 8000f02:	4a18      	ldr	r2, [pc, #96]	; (8000f64 <SystemInit+0x104>)
 8000f04:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000f06:	4b13      	ldr	r3, [pc, #76]	; (8000f54 <SystemInit+0xf4>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f0c:	4b11      	ldr	r3, [pc, #68]	; (8000f54 <SystemInit+0xf4>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a10      	ldr	r2, [pc, #64]	; (8000f54 <SystemInit+0xf4>)
 8000f12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f16:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f18:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <SystemInit+0xf4>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000f1e:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <SystemInit+0x108>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <SystemInit+0x10c>)
 8000f24:	4013      	ands	r3, r2
 8000f26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000f2a:	d202      	bcs.n	8000f32 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000f2c:	4b10      	ldr	r3, [pc, #64]	; (8000f70 <SystemInit+0x110>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f32:	4b10      	ldr	r3, [pc, #64]	; (8000f74 <SystemInit+0x114>)
 8000f34:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000f38:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f3a:	4b04      	ldr	r3, [pc, #16]	; (8000f4c <SystemInit+0xec>)
 8000f3c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f40:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000f42:	bf00      	nop
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e000ed00 	.word	0xe000ed00
 8000f50:	52002000 	.word	0x52002000
 8000f54:	58024400 	.word	0x58024400
 8000f58:	eaf6ed7f 	.word	0xeaf6ed7f
 8000f5c:	02020200 	.word	0x02020200
 8000f60:	01ff0000 	.word	0x01ff0000
 8000f64:	01010280 	.word	0x01010280
 8000f68:	5c001000 	.word	0x5c001000
 8000f6c:	ffff0000 	.word	0xffff0000
 8000f70:	51008108 	.word	0x51008108
 8000f74:	52004000 	.word	0x52004000

08000f78 <w25qxx_Init>:
w25qxx_StatusTypeDef w25qxx_Mode = w25qxx_SPIMode;
uint8_t w25qxx_StatusReg[3];
uint16_t w25qxx_ID;

void w25qxx_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
//	HAL_Delay(5);
//	MX_QUADSPI_Init();
	QSPI_ResetDevice(&hqspi);
 8000f7c:	4806      	ldr	r0, [pc, #24]	; (8000f98 <w25qxx_Init+0x20>)
 8000f7e:	f000 fb8b 	bl	8001698 <QSPI_ResetDevice>
//	HAL_Delay(0); // 1ms wait device stable
	w25qxx_ID = w25qxx_GetID();
 8000f82:	f000 f80d 	bl	8000fa0 <w25qxx_GetID>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b04      	ldr	r3, [pc, #16]	; (8000f9c <w25qxx_Init+0x24>)
 8000f8c:	801a      	strh	r2, [r3, #0]
	w25qxx_ReadAllStatusReg();
 8000f8e:	f000 f897 	bl	80010c0 <w25qxx_ReadAllStatusReg>
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	24000210 	.word	0x24000210
 8000f9c:	2400025c 	.word	0x2400025c

08000fa0 <w25qxx_GetID>:

uint16_t w25qxx_GetID(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b088      	sub	sp, #32
 8000fa4:	af06      	add	r7, sp, #24
	uint8_t ID[6];
	uint16_t deviceID;
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 8000fa6:	4b23      	ldr	r3, [pc, #140]	; (8001034 <w25qxx_GetID+0x94>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b05      	cmp	r3, #5
 8000fac:	d114      	bne.n	8000fd8 <w25qxx_GetID+0x38>
		QSPI_Send_CMD(&hqspi,W25X_QUAD_ManufactDeviceID,0x00,QSPI_ADDRESS_24_BITS,6,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_4_LINES, QSPI_DATA_4_LINES, sizeof(ID));
 8000fae:	2306      	movs	r3, #6
 8000fb0:	9304      	str	r3, [sp, #16]
 8000fb2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000fb6:	9303      	str	r3, [sp, #12]
 8000fb8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000fbc:	9302      	str	r3, [sp, #8]
 8000fbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fc2:	9301      	str	r3, [sp, #4]
 8000fc4:	2306      	movs	r3, #6
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2194      	movs	r1, #148	; 0x94
 8000fd0:	4819      	ldr	r0, [pc, #100]	; (8001038 <w25qxx_GetID+0x98>)
 8000fd2:	f000 fbba 	bl	800174a <QSPI_Send_CMD>
 8000fd6:	e013      	b.n	8001000 <w25qxx_GetID+0x60>
	else
		QSPI_Send_CMD(&hqspi,W25X_ManufactDeviceID,0x00,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES, QSPI_DATA_4_LINES, sizeof(ID));
 8000fd8:	2306      	movs	r3, #6
 8000fda:	9304      	str	r3, [sp, #16]
 8000fdc:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000fe0:	9303      	str	r3, [sp, #12]
 8000fe2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000fe6:	9302      	str	r3, [sp, #8]
 8000fe8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fec:	9301      	str	r3, [sp, #4]
 8000fee:	2300      	movs	r3, #0
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2190      	movs	r1, #144	; 0x90
 8000ffa:	480f      	ldr	r0, [pc, #60]	; (8001038 <w25qxx_GetID+0x98>)
 8000ffc:	f000 fba5 	bl	800174a <QSPI_Send_CMD>

	/* Reception of the data */
  if (HAL_QSPI_Receive(&hqspi, ID, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001000:	463b      	mov	r3, r7
 8001002:	f241 3288 	movw	r2, #5000	; 0x1388
 8001006:	4619      	mov	r1, r3
 8001008:	480b      	ldr	r0, [pc, #44]	; (8001038 <w25qxx_GetID+0x98>)
 800100a:	f001 f929 	bl	8002260 <HAL_QSPI_Receive>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <w25qxx_GetID+0x78>
  {
    return w25qxx_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e008      	b.n	800102a <w25qxx_GetID+0x8a>
  }
	deviceID = (ID[0] << 8) | ID[1];
 8001018:	783b      	ldrb	r3, [r7, #0]
 800101a:	021b      	lsls	r3, r3, #8
 800101c:	b21a      	sxth	r2, r3
 800101e:	787b      	ldrb	r3, [r7, #1]
 8001020:	b21b      	sxth	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	b21b      	sxth	r3, r3
 8001026:	80fb      	strh	r3, [r7, #6]

	return deviceID;
 8001028:	88fb      	ldrh	r3, [r7, #6]
}
 800102a:	4618      	mov	r0, r3
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	24000008 	.word	0x24000008
 8001038:	24000210 	.word	0x24000210

0800103c <w25qxx_ReadSR>:

uint8_t w25qxx_ReadSR(uint8_t SR)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08a      	sub	sp, #40	; 0x28
 8001040:	af06      	add	r7, sp, #24
 8001042:	4603      	mov	r3, r0
 8001044:	71fb      	strb	r3, [r7, #7]
	uint8_t byte=0;
 8001046:	2300      	movs	r3, #0
 8001048:	73fb      	strb	r3, [r7, #15]
	if(w25qxx_Mode == w25qxx_SPIMode)
 800104a:	4b1b      	ldr	r3, [pc, #108]	; (80010b8 <w25qxx_ReadSR+0x7c>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b05      	cmp	r3, #5
 8001050:	d112      	bne.n	8001078 <w25qxx_ReadSR+0x3c>
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE, QSPI_DATA_1_LINE, 1);
 8001052:	79f9      	ldrb	r1, [r7, #7]
 8001054:	2301      	movs	r3, #1
 8001056:	9304      	str	r3, [sp, #16]
 8001058:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800105c:	9303      	str	r3, [sp, #12]
 800105e:	2300      	movs	r3, #0
 8001060:	9302      	str	r3, [sp, #8]
 8001062:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	2300      	movs	r3, #0
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2300      	movs	r3, #0
 800106e:	2200      	movs	r2, #0
 8001070:	4812      	ldr	r0, [pc, #72]	; (80010bc <w25qxx_ReadSR+0x80>)
 8001072:	f000 fb6a 	bl	800174a <QSPI_Send_CMD>
 8001076:	e011      	b.n	800109c <w25qxx_ReadSR+0x60>
	else
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 8001078:	79f9      	ldrb	r1, [r7, #7]
 800107a:	2301      	movs	r3, #1
 800107c:	9304      	str	r3, [sp, #16]
 800107e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001082:	9303      	str	r3, [sp, #12]
 8001084:	2300      	movs	r3, #0
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	f44f 7340 	mov.w	r3, #768	; 0x300
 800108c:	9301      	str	r3, [sp, #4]
 800108e:	2300      	movs	r3, #0
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	2300      	movs	r3, #0
 8001094:	2200      	movs	r2, #0
 8001096:	4809      	ldr	r0, [pc, #36]	; (80010bc <w25qxx_ReadSR+0x80>)
 8001098:	f000 fb57 	bl	800174a <QSPI_Send_CMD>
	
	if (HAL_QSPI_Receive(&hqspi,&byte,HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800109c:	f107 030f 	add.w	r3, r7, #15
 80010a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010a4:	4619      	mov	r1, r3
 80010a6:	4805      	ldr	r0, [pc, #20]	; (80010bc <w25qxx_ReadSR+0x80>)
 80010a8:	f001 f8da 	bl	8002260 <HAL_QSPI_Receive>
	{
		
	}
  return byte;
 80010ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	24000008 	.word	0x24000008
 80010bc:	24000210 	.word	0x24000210

080010c0 <w25qxx_ReadAllStatusReg>:

  return HAL_QSPI_Transmit(&hqspi,&data,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

uint8_t w25qxx_ReadAllStatusReg(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
	
	w25qxx_StatusReg[0] = w25qxx_ReadSR(W25X_ReadStatusReg1);
 80010c4:	2005      	movs	r0, #5
 80010c6:	f7ff ffb9 	bl	800103c <w25qxx_ReadSR>
 80010ca:	4603      	mov	r3, r0
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b09      	ldr	r3, [pc, #36]	; (80010f4 <w25qxx_ReadAllStatusReg+0x34>)
 80010d0:	701a      	strb	r2, [r3, #0]
	w25qxx_StatusReg[1] = w25qxx_ReadSR(W25X_ReadStatusReg2);
 80010d2:	2035      	movs	r0, #53	; 0x35
 80010d4:	f7ff ffb2 	bl	800103c <w25qxx_ReadSR>
 80010d8:	4603      	mov	r3, r0
 80010da:	461a      	mov	r2, r3
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <w25qxx_ReadAllStatusReg+0x34>)
 80010de:	705a      	strb	r2, [r3, #1]
	w25qxx_StatusReg[2] = w25qxx_ReadSR(W25X_ReadStatusReg3);
 80010e0:	2015      	movs	r0, #21
 80010e2:	f7ff ffab 	bl	800103c <w25qxx_ReadSR>
 80010e6:	4603      	mov	r3, r0
 80010e8:	461a      	mov	r2, r3
 80010ea:	4b02      	ldr	r3, [pc, #8]	; (80010f4 <w25qxx_ReadAllStatusReg+0x34>)
 80010ec:	709a      	strb	r2, [r3, #2]
	return w25qxx_OK;
 80010ee:	2300      	movs	r3, #0
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	24000260 	.word	0x24000260

080010f8 <W25QXX_Wait_Busy>:

void W25QXX_Wait_Busy(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
	while((w25qxx_ReadSR(W25X_ReadStatusReg1) & 0x01) == 0x01);
 80010fc:	bf00      	nop
 80010fe:	2005      	movs	r0, #5
 8001100:	f7ff ff9c 	bl	800103c <w25qxx_ReadSR>
 8001104:	4603      	mov	r3, r0
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	2b01      	cmp	r3, #1
 800110c:	d0f7      	beq.n	80010fe <W25QXX_Wait_Busy+0x6>
}
 800110e:	bf00      	nop
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}

08001114 <W25qxx_WriteEnable>:
  }
  return w25qxx_OK;
}

uint8_t W25qxx_WriteEnable(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
	return QSPI_WriteEnable(&hqspi);
 8001118:	4803      	ldr	r0, [pc, #12]	; (8001128 <W25qxx_WriteEnable+0x14>)
 800111a:	f000 fb4b 	bl	80017b4 <QSPI_WriteEnable>
 800111e:	4603      	mov	r3, r0
 8001120:	b2db      	uxtb	r3, r3
}
 8001122:	4618      	mov	r0, r3
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	24000210 	.word	0x24000210

0800112c <W25qxx_EraseSector>:
  * @brief  Erase 4KB Sector of the OSPI memory.
	* @param  SectorAddress: Sector address to erase
  * @retval QSPI memory status
  */
uint8_t W25qxx_EraseSector(uint32_t SectorAddress)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	; 0x28
 8001130:	af06      	add	r7, sp, #24
 8001132:	6078      	str	r0, [r7, #4]
	uint8_t result;
	
	W25qxx_WriteEnable();
 8001134:	f7ff ffee 	bl	8001114 <W25qxx_WriteEnable>
	W25QXX_Wait_Busy();
 8001138:	f7ff ffde 	bl	80010f8 <W25QXX_Wait_Busy>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 800113c:	4b1c      	ldr	r3, [pc, #112]	; (80011b0 <W25qxx_EraseSector+0x84>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b05      	cmp	r3, #5
 8001142:	d115      	bne.n	8001170 <W25qxx_EraseSector+0x44>
		result = QSPI_Send_CMD(&hqspi,W25X_SectorErase,SectorAddress,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_1_LINE,QSPI_DATA_NONE,0);
 8001144:	2300      	movs	r3, #0
 8001146:	9304      	str	r3, [sp, #16]
 8001148:	2300      	movs	r3, #0
 800114a:	9303      	str	r3, [sp, #12]
 800114c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001150:	9302      	str	r3, [sp, #8]
 8001152:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	2300      	movs	r3, #0
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	2120      	movs	r1, #32
 8001164:	4813      	ldr	r0, [pc, #76]	; (80011b4 <W25qxx_EraseSector+0x88>)
 8001166:	f000 faf0 	bl	800174a <QSPI_Send_CMD>
 800116a:	4603      	mov	r3, r0
 800116c:	73fb      	strb	r3, [r7, #15]
 800116e:	e014      	b.n	800119a <W25qxx_EraseSector+0x6e>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_SectorErase,SectorAddress,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES,QSPI_DATA_NONE,0);
 8001170:	2300      	movs	r3, #0
 8001172:	9304      	str	r3, [sp, #16]
 8001174:	2300      	movs	r3, #0
 8001176:	9303      	str	r3, [sp, #12]
 8001178:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800117c:	9302      	str	r3, [sp, #8]
 800117e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	2300      	movs	r3, #0
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	2120      	movs	r1, #32
 8001190:	4808      	ldr	r0, [pc, #32]	; (80011b4 <W25qxx_EraseSector+0x88>)
 8001192:	f000 fada 	bl	800174a <QSPI_Send_CMD>
 8001196:	4603      	mov	r3, r0
 8001198:	73fb      	strb	r3, [r7, #15]
	

	if(result == w25qxx_OK)
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <W25qxx_EraseSector+0x78>
		W25QXX_Wait_Busy();
 80011a0:	f7ff ffaa 	bl	80010f8 <W25QXX_Wait_Busy>

	return result;
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	24000008 	.word	0x24000008
 80011b4:	24000210 	.word	0x24000210

080011b8 <W25qxx_EraseChip>:
  * @brief  Whole chip erase.
	* @param  SectorAddress: Sector address to erase
  * @retval QSPI memory status
  */
uint8_t W25qxx_EraseChip(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af06      	add	r7, sp, #24
	uint8_t result;
	
	W25qxx_WriteEnable();
 80011be:	f7ff ffa9 	bl	8001114 <W25qxx_WriteEnable>
	W25QXX_Wait_Busy();
 80011c2:	f7ff ff99 	bl	80010f8 <W25QXX_Wait_Busy>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80011c6:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <W25qxx_EraseChip+0x78>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b05      	cmp	r3, #5
 80011cc:	d113      	bne.n	80011f6 <W25qxx_EraseChip+0x3e>
		result = QSPI_Send_CMD(&hqspi,W25X_ChipErase,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE,QSPI_DATA_NONE,0);
 80011ce:	2300      	movs	r3, #0
 80011d0:	9304      	str	r3, [sp, #16]
 80011d2:	2300      	movs	r3, #0
 80011d4:	9303      	str	r3, [sp, #12]
 80011d6:	2300      	movs	r3, #0
 80011d8:	9302      	str	r3, [sp, #8]
 80011da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011de:	9301      	str	r3, [sp, #4]
 80011e0:	2300      	movs	r3, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	2300      	movs	r3, #0
 80011e6:	2200      	movs	r2, #0
 80011e8:	21c7      	movs	r1, #199	; 0xc7
 80011ea:	4812      	ldr	r0, [pc, #72]	; (8001234 <W25qxx_EraseChip+0x7c>)
 80011ec:	f000 faad 	bl	800174a <QSPI_Send_CMD>
 80011f0:	4603      	mov	r3, r0
 80011f2:	71fb      	strb	r3, [r7, #7]
 80011f4:	e012      	b.n	800121c <W25qxx_EraseChip+0x64>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_ChipErase,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE,QSPI_DATA_NONE,0);
 80011f6:	2300      	movs	r3, #0
 80011f8:	9304      	str	r3, [sp, #16]
 80011fa:	2300      	movs	r3, #0
 80011fc:	9303      	str	r3, [sp, #12]
 80011fe:	2300      	movs	r3, #0
 8001200:	9302      	str	r3, [sp, #8]
 8001202:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001206:	9301      	str	r3, [sp, #4]
 8001208:	2300      	movs	r3, #0
 800120a:	9300      	str	r3, [sp, #0]
 800120c:	2300      	movs	r3, #0
 800120e:	2200      	movs	r2, #0
 8001210:	21c7      	movs	r1, #199	; 0xc7
 8001212:	4808      	ldr	r0, [pc, #32]	; (8001234 <W25qxx_EraseChip+0x7c>)
 8001214:	f000 fa99 	bl	800174a <QSPI_Send_CMD>
 8001218:	4603      	mov	r3, r0
 800121a:	71fb      	strb	r3, [r7, #7]
	

	if(result == w25qxx_OK)
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <W25qxx_EraseChip+0x6e>
		W25QXX_Wait_Busy();
 8001222:	f7ff ff69 	bl	80010f8 <W25QXX_Wait_Busy>
	
	return result;
 8001226:	79fb      	ldrb	r3, [r7, #7]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	24000008 	.word	0x24000008
 8001234:	24000210 	.word	0x24000210

08001238 <W25qxx_PageProgram>:
  * @param  WriteAddr Write start address
  * @param  Size Size of data to write. Range 1 ~ W25qxx page size
  * @retval QSPI memory status
  */
uint8_t W25qxx_PageProgram(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08c      	sub	sp, #48	; 0x30
 800123c:	af06      	add	r7, sp, #24
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
	uint8_t result;
	
	W25qxx_WriteEnable();
 8001244:	f7ff ff66 	bl	8001114 <W25qxx_WriteEnable>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 8001248:	4b22      	ldr	r3, [pc, #136]	; (80012d4 <W25qxx_PageProgram+0x9c>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b05      	cmp	r3, #5
 800124e:	d116      	bne.n	800127e <W25qxx_PageProgram+0x46>
		result = QSPI_Send_CMD(&hqspi,W25X_QUAD_INPUT_PAGE_PROG_CMD,WriteAddr,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_1_LINE,QSPI_DATA_4_LINES,Size);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	9304      	str	r3, [sp, #16]
 8001254:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001258:	9303      	str	r3, [sp, #12]
 800125a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800125e:	9302      	str	r3, [sp, #8]
 8001260:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001264:	9301      	str	r3, [sp, #4]
 8001266:	2300      	movs	r3, #0
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800126e:	68ba      	ldr	r2, [r7, #8]
 8001270:	2132      	movs	r1, #50	; 0x32
 8001272:	4819      	ldr	r0, [pc, #100]	; (80012d8 <W25qxx_PageProgram+0xa0>)
 8001274:	f000 fa69 	bl	800174a <QSPI_Send_CMD>
 8001278:	4603      	mov	r3, r0
 800127a:	75fb      	strb	r3, [r7, #23]
 800127c:	e015      	b.n	80012aa <W25qxx_PageProgram+0x72>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_PageProgram,WriteAddr,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES,QSPI_DATA_4_LINES,Size);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	9304      	str	r3, [sp, #16]
 8001282:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001286:	9303      	str	r3, [sp, #12]
 8001288:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800128c:	9302      	str	r3, [sp, #8]
 800128e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001292:	9301      	str	r3, [sp, #4]
 8001294:	2300      	movs	r3, #0
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800129c:	68ba      	ldr	r2, [r7, #8]
 800129e:	2102      	movs	r1, #2
 80012a0:	480d      	ldr	r0, [pc, #52]	; (80012d8 <W25qxx_PageProgram+0xa0>)
 80012a2:	f000 fa52 	bl	800174a <QSPI_Send_CMD>
 80012a6:	4603      	mov	r3, r0
 80012a8:	75fb      	strb	r3, [r7, #23]
	
	if(result == w25qxx_OK)
 80012aa:	7dfb      	ldrb	r3, [r7, #23]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d107      	bne.n	80012c0 <W25qxx_PageProgram+0x88>
		result = HAL_QSPI_Transmit(&hqspi,pData,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80012b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012b4:	68f9      	ldr	r1, [r7, #12]
 80012b6:	4808      	ldr	r0, [pc, #32]	; (80012d8 <W25qxx_PageProgram+0xa0>)
 80012b8:	f000 ff40 	bl	800213c <HAL_QSPI_Transmit>
 80012bc:	4603      	mov	r3, r0
 80012be:	75fb      	strb	r3, [r7, #23]
	
	/* �ȴ�д����� */
	if(result == w25qxx_OK)
 80012c0:	7dfb      	ldrb	r3, [r7, #23]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d101      	bne.n	80012ca <W25qxx_PageProgram+0x92>
		W25QXX_Wait_Busy();
 80012c6:	f7ff ff17 	bl	80010f8 <W25QXX_Wait_Busy>
	
  return result;
 80012ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	24000008 	.word	0x24000008
 80012d8:	24000210 	.word	0x24000210

080012dc <W25qxx_Read>:


uint8_t W25qxx_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	; 0x50
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
	
	QSPI_CommandTypeDef      s_command;

	/* Configure the command for the read instruction */
	
	if(w25qxx_Mode == w25qxx_QPIMode)
 80012e8:	4b25      	ldr	r3, [pc, #148]	; (8001380 <W25qxx_Read+0xa4>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b04      	cmp	r3, #4
 80012ee:	d107      	bne.n	8001300 <W25qxx_Read+0x24>
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 80012f0:	23eb      	movs	r3, #235	; 0xeb
 80012f2:	617b      	str	r3, [r7, #20]
		s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 80012f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	  s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD;
 80012fa:	2306      	movs	r3, #6
 80012fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80012fe:	e006      	b.n	800130e <W25qxx_Read+0x32>
	}
	else 
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 8001300:	23eb      	movs	r3, #235	; 0xeb
 8001302:	617b      	str	r3, [r7, #20]
		s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001304:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001308:	62fb      	str	r3, [r7, #44]	; 0x2c
		s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD-2;
 800130a:	2304      	movs	r3, #4
 800130c:	62bb      	str	r3, [r7, #40]	; 0x28
  }
	
	s_command.Address           = ReadAddr;
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	61bb      	str	r3, [r7, #24]
	s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001312:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001316:	633b      	str	r3, [r7, #48]	; 0x30
	s_command.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001318:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800131c:	623b      	str	r3, [r7, #32]

	s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_4_LINES;
 800131e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001322:	637b      	str	r3, [r7, #52]	; 0x34
	s_command.AlternateBytes    = 0xFF;
 8001324:	23ff      	movs	r3, #255	; 0xff
 8001326:	61fb      	str	r3, [r7, #28]
	s_command.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8001328:	2300      	movs	r3, #0
 800132a:	627b      	str	r3, [r7, #36]	; 0x24

	s_command.DataMode          = QSPI_DATA_4_LINES;	
 800132c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001330:	63bb      	str	r3, [r7, #56]	; 0x38
	s_command.NbData            = Size;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	63fb      	str	r3, [r7, #60]	; 0x3c
		
	s_command.DdrMode         = QSPI_DDR_MODE_DISABLE;
 8001336:	2300      	movs	r3, #0
 8001338:	643b      	str	r3, [r7, #64]	; 0x40

	s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800133a:	2300      	movs	r3, #0
 800133c:	647b      	str	r3, [r7, #68]	; 0x44
	s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800133e:	2300      	movs	r3, #0
 8001340:	64bb      	str	r3, [r7, #72]	; 0x48
	
	result = HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	f241 3288 	movw	r2, #5000	; 0x1388
 800134a:	4619      	mov	r1, r3
 800134c:	480d      	ldr	r0, [pc, #52]	; (8001384 <W25qxx_Read+0xa8>)
 800134e:	f000 fe97 	bl	8002080 <HAL_QSPI_Command>
 8001352:	4603      	mov	r3, r0
 8001354:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	
	if(result == w25qxx_OK)
 8001358:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800135c:	2b00      	cmp	r3, #0
 800135e:	d108      	bne.n	8001372 <W25qxx_Read+0x96>
		result = HAL_QSPI_Receive(&hqspi,pData,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001360:	f241 3288 	movw	r2, #5000	; 0x1388
 8001364:	68f9      	ldr	r1, [r7, #12]
 8001366:	4807      	ldr	r0, [pc, #28]	; (8001384 <W25qxx_Read+0xa8>)
 8001368:	f000 ff7a 	bl	8002260 <HAL_QSPI_Receive>
 800136c:	4603      	mov	r3, r0
 800136e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	
	return result;
 8001372:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8001376:	4618      	mov	r0, r3
 8001378:	3750      	adds	r7, #80	; 0x50
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	24000008 	.word	0x24000008
 8001384:	24000210 	.word	0x24000210

08001388 <W25qxx_WriteNoCheck>:


void W25qxx_WriteNoCheck(uint8_t *pBuffer,uint32_t WriteAddr,uint32_t NumByteToWrite)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
	uint16_t pageremain;	   
	pageremain = 256 - WriteAddr % 256;
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	b29b      	uxth	r3, r3
 8001398:	b2db      	uxtb	r3, r3
 800139a:	b29b      	uxth	r3, r3
 800139c:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80013a0:	82fb      	strh	r3, [r7, #22]
	if (NumByteToWrite <= pageremain)
 80013a2:	8afb      	ldrh	r3, [r7, #22]
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d801      	bhi.n	80013ae <W25qxx_WriteNoCheck+0x26>
	{
		pageremain = NumByteToWrite;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	82fb      	strh	r3, [r7, #22]
	}
	while(1)
	{
		W25qxx_PageProgram(pBuffer, WriteAddr, pageremain);
 80013ae:	8afb      	ldrh	r3, [r7, #22]
 80013b0:	461a      	mov	r2, r3
 80013b2:	68b9      	ldr	r1, [r7, #8]
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f7ff ff3f 	bl	8001238 <W25qxx_PageProgram>
		if (NumByteToWrite == pageremain)
 80013ba:	8afb      	ldrh	r3, [r7, #22]
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d016      	beq.n	80013f0 <W25qxx_WriteNoCheck+0x68>
		{
			break;
		}
	 	else //NumByteToWrite>pageremain
		{
			pBuffer += pageremain;
 80013c2:	8afb      	ldrh	r3, [r7, #22]
 80013c4:	68fa      	ldr	r2, [r7, #12]
 80013c6:	4413      	add	r3, r2
 80013c8:	60fb      	str	r3, [r7, #12]
			WriteAddr += pageremain;
 80013ca:	8afb      	ldrh	r3, [r7, #22]
 80013cc:	68ba      	ldr	r2, [r7, #8]
 80013ce:	4413      	add	r3, r2
 80013d0:	60bb      	str	r3, [r7, #8]

			NumByteToWrite -= pageremain;
 80013d2:	8afb      	ldrh	r3, [r7, #22]
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	607b      	str	r3, [r7, #4]
			if (NumByteToWrite > 256)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013e0:	d903      	bls.n	80013ea <W25qxx_WriteNoCheck+0x62>
				pageremain = 256;
 80013e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013e6:	82fb      	strh	r3, [r7, #22]
 80013e8:	e7e1      	b.n	80013ae <W25qxx_WriteNoCheck+0x26>
			else
				pageremain = NumByteToWrite;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	82fb      	strh	r3, [r7, #22]
		W25qxx_PageProgram(pBuffer, WriteAddr, pageremain);
 80013ee:	e7de      	b.n	80013ae <W25qxx_WriteNoCheck+0x26>
			break;
 80013f0:	bf00      	nop
		}
	}
}
 80013f2:	bf00      	nop
 80013f4:	3718      	adds	r7, #24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <W25qxx_Write>:


void W25qxx_Write(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 8001402:	af00      	add	r7, sp, #0
 8001404:	4ba0      	ldr	r3, [pc, #640]	; (8001688 <W25qxx_Write+0x28c>)
 8001406:	f507 5c81 	add.w	ip, r7, #4128	; 0x1020
 800140a:	4463      	add	r3, ip
 800140c:	6018      	str	r0, [r3, #0]
 800140e:	4b9f      	ldr	r3, [pc, #636]	; (800168c <W25qxx_Write+0x290>)
 8001410:	f507 5081 	add.w	r0, r7, #4128	; 0x1020
 8001414:	4403      	add	r3, r0
 8001416:	6019      	str	r1, [r3, #0]
 8001418:	4b9d      	ldr	r3, [pc, #628]	; (8001690 <W25qxx_Write+0x294>)
 800141a:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 800141e:	440b      	add	r3, r1
 8001420:	801a      	strh	r2, [r3, #0]
	uint16_t secoff;
	uint16_t secremain;
 	uint16_t i;
	uint8_t W25QXX_BUF[4096];

 	secpos = WriteAddr / 4096;
 8001422:	4b9a      	ldr	r3, [pc, #616]	; (800168c <W25qxx_Write+0x290>)
 8001424:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001428:	4413      	add	r3, r2
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	0b1b      	lsrs	r3, r3, #12
 800142e:	f241 021c 	movw	r2, #4124	; 0x101c
 8001432:	443a      	add	r2, r7
 8001434:	6013      	str	r3, [r2, #0]
	secoff = WriteAddr % 4096;
 8001436:	4b95      	ldr	r3, [pc, #596]	; (800168c <W25qxx_Write+0x290>)
 8001438:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800143c:	4413      	add	r3, r2
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	b29b      	uxth	r3, r3
 8001442:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001446:	f241 021a 	movw	r2, #4122	; 0x101a
 800144a:	443a      	add	r2, r7
 800144c:	8013      	strh	r3, [r2, #0]
	secremain = 4096 - secoff;
 800144e:	f241 031a 	movw	r3, #4122	; 0x101a
 8001452:	443b      	add	r3, r7
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800145a:	f241 0218 	movw	r2, #4120	; 0x1018
 800145e:	443a      	add	r2, r7
 8001460:	8013      	strh	r3, [r2, #0]

 	if (NumByteToWrite <= secremain) secremain = NumByteToWrite;
 8001462:	4b8b      	ldr	r3, [pc, #556]	; (8001690 <W25qxx_Write+0x294>)
 8001464:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001468:	4413      	add	r3, r2
 800146a:	881a      	ldrh	r2, [r3, #0]
 800146c:	f241 0318 	movw	r3, #4120	; 0x1018
 8001470:	443b      	add	r3, r7
 8001472:	881b      	ldrh	r3, [r3, #0]
 8001474:	429a      	cmp	r2, r3
 8001476:	d808      	bhi.n	800148a <W25qxx_Write+0x8e>
 8001478:	4b85      	ldr	r3, [pc, #532]	; (8001690 <W25qxx_Write+0x294>)
 800147a:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800147e:	4413      	add	r3, r2
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	f241 0218 	movw	r2, #4120	; 0x1018
 8001486:	443a      	add	r2, r7
 8001488:	8013      	strh	r3, [r2, #0]
	while(1)
	{
		W25qxx_Read(W25QXX_BUF, secpos * 4096, 4096);
 800148a:	f241 031c 	movw	r3, #4124	; 0x101c
 800148e:	443b      	add	r3, r7
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	0319      	lsls	r1, r3, #12
 8001494:	4b7f      	ldr	r3, [pc, #508]	; (8001694 <W25qxx_Write+0x298>)
 8001496:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800149a:	4413      	add	r3, r2
 800149c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff ff1b 	bl	80012dc <W25qxx_Read>
		for (i = 0;i < secremain; i++)
 80014a6:	2300      	movs	r3, #0
 80014a8:	f241 0216 	movw	r2, #4118	; 0x1016
 80014ac:	443a      	add	r2, r7
 80014ae:	8013      	strh	r3, [r2, #0]
 80014b0:	e018      	b.n	80014e4 <W25qxx_Write+0xe8>
		{
			if (W25QXX_BUF[secoff+i] != 0XFF) break;
 80014b2:	f241 031a 	movw	r3, #4122	; 0x101a
 80014b6:	443b      	add	r3, r7
 80014b8:	881a      	ldrh	r2, [r3, #0]
 80014ba:	f241 0316 	movw	r3, #4118	; 0x1016
 80014be:	443b      	add	r3, r7
 80014c0:	881b      	ldrh	r3, [r3, #0]
 80014c2:	441a      	add	r2, r3
 80014c4:	4b73      	ldr	r3, [pc, #460]	; (8001694 <W25qxx_Write+0x298>)
 80014c6:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 80014ca:	440b      	add	r3, r1
 80014cc:	5c9b      	ldrb	r3, [r3, r2]
 80014ce:	2bff      	cmp	r3, #255	; 0xff
 80014d0:	d113      	bne.n	80014fa <W25qxx_Write+0xfe>
		for (i = 0;i < secremain; i++)
 80014d2:	f241 0316 	movw	r3, #4118	; 0x1016
 80014d6:	443b      	add	r3, r7
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	3301      	adds	r3, #1
 80014dc:	f241 0216 	movw	r2, #4118	; 0x1016
 80014e0:	443a      	add	r2, r7
 80014e2:	8013      	strh	r3, [r2, #0]
 80014e4:	f241 0316 	movw	r3, #4118	; 0x1016
 80014e8:	443b      	add	r3, r7
 80014ea:	881a      	ldrh	r2, [r3, #0]
 80014ec:	f241 0318 	movw	r3, #4120	; 0x1018
 80014f0:	443b      	add	r3, r7
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d3dc      	bcc.n	80014b2 <W25qxx_Write+0xb6>
 80014f8:	e000      	b.n	80014fc <W25qxx_Write+0x100>
			if (W25QXX_BUF[secoff+i] != 0XFF) break;
 80014fa:	bf00      	nop
		}
		if (i < secremain)
 80014fc:	f241 0316 	movw	r3, #4118	; 0x1016
 8001500:	443b      	add	r3, r7
 8001502:	881a      	ldrh	r2, [r3, #0]
 8001504:	f241 0318 	movw	r3, #4120	; 0x1018
 8001508:	443b      	add	r3, r7
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	429a      	cmp	r2, r3
 800150e:	d246      	bcs.n	800159e <W25qxx_Write+0x1a2>
		{
			W25qxx_EraseSector(secpos);
 8001510:	f241 031c 	movw	r3, #4124	; 0x101c
 8001514:	443b      	add	r3, r7
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	f7ff fe08 	bl	800112c <W25qxx_EraseSector>
			for (i = 0; i < secremain; i++)
 800151c:	2300      	movs	r3, #0
 800151e:	f241 0216 	movw	r2, #4118	; 0x1016
 8001522:	443a      	add	r2, r7
 8001524:	8013      	strh	r3, [r2, #0]
 8001526:	e021      	b.n	800156c <W25qxx_Write+0x170>
			{
				W25QXX_BUF[i + secoff] = pBuffer[i];
 8001528:	f241 0316 	movw	r3, #4118	; 0x1016
 800152c:	443b      	add	r3, r7
 800152e:	881a      	ldrh	r2, [r3, #0]
 8001530:	4b55      	ldr	r3, [pc, #340]	; (8001688 <W25qxx_Write+0x28c>)
 8001532:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8001536:	440b      	add	r3, r1
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4413      	add	r3, r2
 800153c:	f241 0216 	movw	r2, #4118	; 0x1016
 8001540:	443a      	add	r2, r7
 8001542:	8811      	ldrh	r1, [r2, #0]
 8001544:	f241 021a 	movw	r2, #4122	; 0x101a
 8001548:	443a      	add	r2, r7
 800154a:	8812      	ldrh	r2, [r2, #0]
 800154c:	440a      	add	r2, r1
 800154e:	7819      	ldrb	r1, [r3, #0]
 8001550:	4b50      	ldr	r3, [pc, #320]	; (8001694 <W25qxx_Write+0x298>)
 8001552:	f507 5081 	add.w	r0, r7, #4128	; 0x1020
 8001556:	4403      	add	r3, r0
 8001558:	5499      	strb	r1, [r3, r2]
			for (i = 0; i < secremain; i++)
 800155a:	f241 0316 	movw	r3, #4118	; 0x1016
 800155e:	443b      	add	r3, r7
 8001560:	881b      	ldrh	r3, [r3, #0]
 8001562:	3301      	adds	r3, #1
 8001564:	f241 0216 	movw	r2, #4118	; 0x1016
 8001568:	443a      	add	r2, r7
 800156a:	8013      	strh	r3, [r2, #0]
 800156c:	f241 0316 	movw	r3, #4118	; 0x1016
 8001570:	443b      	add	r3, r7
 8001572:	881a      	ldrh	r2, [r3, #0]
 8001574:	f241 0318 	movw	r3, #4120	; 0x1018
 8001578:	443b      	add	r3, r7
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	429a      	cmp	r2, r3
 800157e:	d3d3      	bcc.n	8001528 <W25qxx_Write+0x12c>
			}
			W25qxx_WriteNoCheck(W25QXX_BUF, secpos * 4096, 4096);
 8001580:	f241 031c 	movw	r3, #4124	; 0x101c
 8001584:	443b      	add	r3, r7
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	0319      	lsls	r1, r3, #12
 800158a:	4b42      	ldr	r3, [pc, #264]	; (8001694 <W25qxx_Write+0x298>)
 800158c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001590:	4413      	add	r3, r2
 8001592:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fef6 	bl	8001388 <W25qxx_WriteNoCheck>
 800159c:	e00f      	b.n	80015be <W25qxx_Write+0x1c2>
		}
		else
		{
			W25qxx_WriteNoCheck(pBuffer, WriteAddr, secremain);
 800159e:	f241 0318 	movw	r3, #4120	; 0x1018
 80015a2:	443b      	add	r3, r7
 80015a4:	881a      	ldrh	r2, [r3, #0]
 80015a6:	4939      	ldr	r1, [pc, #228]	; (800168c <W25qxx_Write+0x290>)
 80015a8:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80015ac:	4419      	add	r1, r3
 80015ae:	4b36      	ldr	r3, [pc, #216]	; (8001688 <W25qxx_Write+0x28c>)
 80015b0:	f507 5081 	add.w	r0, r7, #4128	; 0x1020
 80015b4:	4403      	add	r3, r0
 80015b6:	6809      	ldr	r1, [r1, #0]
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	f7ff fee5 	bl	8001388 <W25qxx_WriteNoCheck>
		}
		if (NumByteToWrite == secremain)
 80015be:	4b34      	ldr	r3, [pc, #208]	; (8001690 <W25qxx_Write+0x294>)
 80015c0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80015c4:	4413      	add	r3, r2
 80015c6:	881a      	ldrh	r2, [r3, #0]
 80015c8:	f241 0318 	movw	r3, #4120	; 0x1018
 80015cc:	443b      	add	r3, r7
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d053      	beq.n	800167c <W25qxx_Write+0x280>
		{
			break;
		}
		else
		{
			secpos++;
 80015d4:	f241 031c 	movw	r3, #4124	; 0x101c
 80015d8:	443b      	add	r3, r7
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	3301      	adds	r3, #1
 80015de:	f241 021c 	movw	r2, #4124	; 0x101c
 80015e2:	443a      	add	r2, r7
 80015e4:	6013      	str	r3, [r2, #0]
			secoff = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	f241 021a 	movw	r2, #4122	; 0x101a
 80015ec:	443a      	add	r2, r7
 80015ee:	8013      	strh	r3, [r2, #0]

			pBuffer += secremain;
 80015f0:	f241 0318 	movw	r3, #4120	; 0x1018
 80015f4:	443b      	add	r3, r7
 80015f6:	8819      	ldrh	r1, [r3, #0]
 80015f8:	4b23      	ldr	r3, [pc, #140]	; (8001688 <W25qxx_Write+0x28c>)
 80015fa:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80015fe:	4413      	add	r3, r2
 8001600:	4a21      	ldr	r2, [pc, #132]	; (8001688 <W25qxx_Write+0x28c>)
 8001602:	f507 5081 	add.w	r0, r7, #4128	; 0x1020
 8001606:	4402      	add	r2, r0
 8001608:	6812      	ldr	r2, [r2, #0]
 800160a:	440a      	add	r2, r1
 800160c:	601a      	str	r2, [r3, #0]
			WriteAddr += secremain;
 800160e:	f241 0318 	movw	r3, #4120	; 0x1018
 8001612:	443b      	add	r3, r7
 8001614:	8819      	ldrh	r1, [r3, #0]
 8001616:	4b1d      	ldr	r3, [pc, #116]	; (800168c <W25qxx_Write+0x290>)
 8001618:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800161c:	4413      	add	r3, r2
 800161e:	4a1b      	ldr	r2, [pc, #108]	; (800168c <W25qxx_Write+0x290>)
 8001620:	f507 5081 	add.w	r0, r7, #4128	; 0x1020
 8001624:	4402      	add	r2, r0
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	440a      	add	r2, r1
 800162a:	601a      	str	r2, [r3, #0]
			NumByteToWrite -= secremain;
 800162c:	4b18      	ldr	r3, [pc, #96]	; (8001690 <W25qxx_Write+0x294>)
 800162e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001632:	4413      	add	r3, r2
 8001634:	4a16      	ldr	r2, [pc, #88]	; (8001690 <W25qxx_Write+0x294>)
 8001636:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 800163a:	440a      	add	r2, r1
 800163c:	8811      	ldrh	r1, [r2, #0]
 800163e:	f241 0218 	movw	r2, #4120	; 0x1018
 8001642:	443a      	add	r2, r7
 8001644:	8812      	ldrh	r2, [r2, #0]
 8001646:	1a8a      	subs	r2, r1, r2
 8001648:	801a      	strh	r2, [r3, #0]
			if (NumByteToWrite > 4096)
 800164a:	4b11      	ldr	r3, [pc, #68]	; (8001690 <W25qxx_Write+0x294>)
 800164c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001650:	4413      	add	r3, r2
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001658:	d906      	bls.n	8001668 <W25qxx_Write+0x26c>
				secremain = 4096;
 800165a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800165e:	f241 0218 	movw	r2, #4120	; 0x1018
 8001662:	443a      	add	r2, r7
 8001664:	8013      	strh	r3, [r2, #0]
 8001666:	e710      	b.n	800148a <W25qxx_Write+0x8e>
			else
				secremain = NumByteToWrite;
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <W25qxx_Write+0x294>)
 800166a:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800166e:	4413      	add	r3, r2
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	f241 0218 	movw	r2, #4120	; 0x1018
 8001676:	443a      	add	r2, r7
 8001678:	8013      	strh	r3, [r2, #0]
		W25qxx_Read(W25QXX_BUF, secpos * 4096, 4096);
 800167a:	e706      	b.n	800148a <W25qxx_Write+0x8e>
			break;
 800167c:	bf00      	nop
		}
	}
}
 800167e:	bf00      	nop
 8001680:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	ffffefec 	.word	0xffffefec
 800168c:	ffffefe8 	.word	0xffffefe8
 8001690:	ffffefe6 	.word	0xffffefe6
 8001694:	ffffeff4 	.word	0xffffeff4

08001698 <QSPI_ResetDevice>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint32_t QSPI_ResetDevice(QSPI_HandleTypeDef *hqspi)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b090      	sub	sp, #64	; 0x40
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80016a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016a4:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = W25X_EnableReset;
 80016a6:	2366      	movs	r3, #102	; 0x66
 80016a8:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80016ba:	2300      	movs	r3, #0
 80016bc:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80016be:	2300      	movs	r3, #0
 80016c0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80016c2:	2300      	movs	r3, #0
 80016c4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016c6:	f107 0308 	add.w	r3, r7, #8
 80016ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ce:	4619      	mov	r1, r3
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f000 fcd5 	bl	8002080 <HAL_QSPI_Command>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <QSPI_ResetDevice+0x48>
  {
    return w25qxx_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e030      	b.n	8001742 <QSPI_ResetDevice+0xaa>
  }

  /* Send the reset device command */
  s_command.Instruction = W25X_ResetDevice;
 80016e0:	2399      	movs	r3, #153	; 0x99
 80016e2:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016e4:	f107 0308 	add.w	r3, r7, #8
 80016e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ec:	4619      	mov	r1, r3
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f000 fcc6 	bl	8002080 <HAL_QSPI_Command>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <QSPI_ResetDevice+0x66>
  {
    return w25qxx_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e021      	b.n	8001742 <QSPI_ResetDevice+0xaa>
  }

  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80016fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001702:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = W25X_EnableReset;
 8001704:	2366      	movs	r3, #102	; 0x66
 8001706:	60bb      	str	r3, [r7, #8]
  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001710:	4619      	mov	r1, r3
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f000 fcb4 	bl	8002080 <HAL_QSPI_Command>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <QSPI_ResetDevice+0x8a>
  {
    return w25qxx_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e00f      	b.n	8001742 <QSPI_ResetDevice+0xaa>
  }

  /* Send the reset memory command*/
  s_command.Instruction = W25X_ResetDevice;
 8001722:	2399      	movs	r3, #153	; 0x99
 8001724:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001726:	f107 0308 	add.w	r3, r7, #8
 800172a:	f241 3288 	movw	r2, #5000	; 0x1388
 800172e:	4619      	mov	r1, r3
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f000 fca5 	bl	8002080 <HAL_QSPI_Command>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <QSPI_ResetDevice+0xa8>
  {
    return w25qxx_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e000      	b.n	8001742 <QSPI_ResetDevice+0xaa>
  }

  return w25qxx_OK;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3740      	adds	r7, #64	; 0x40
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <QSPI_Send_CMD>:


static uint8_t QSPI_Send_CMD(QSPI_HandleTypeDef *hqspi,uint32_t instruction, uint32_t address,uint32_t addressSize,uint32_t dummyCycles, 
                    uint32_t instructionMode,uint32_t addressMode, uint32_t dataMode, uint32_t dataSize)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b092      	sub	sp, #72	; 0x48
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
 8001756:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef Cmdhandler;

    Cmdhandler.Instruction        = instruction;   
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	613b      	str	r3, [r7, #16]
	  Cmdhandler.InstructionMode    = instructionMode;  
 800175c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800175e:	62bb      	str	r3, [r7, #40]	; 0x28
	
    Cmdhandler.Address            = address;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	617b      	str	r3, [r7, #20]
    Cmdhandler.AddressSize        = addressSize;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	61fb      	str	r3, [r7, #28]
	  Cmdhandler.AddressMode        = addressMode;
 8001768:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800176a:	62fb      	str	r3, [r7, #44]	; 0x2c
	  
	  Cmdhandler.AlternateBytes     = 0x00;
 800176c:	2300      	movs	r3, #0
 800176e:	61bb      	str	r3, [r7, #24]
    Cmdhandler.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8001770:	2300      	movs	r3, #0
 8001772:	623b      	str	r3, [r7, #32]
	  Cmdhandler.AlternateByteMode  = QSPI_ALTERNATE_BYTES_NONE;                              
 8001774:	2300      	movs	r3, #0
 8001776:	633b      	str	r3, [r7, #48]	; 0x30
    Cmdhandler.DummyCycles        = dummyCycles;                   
 8001778:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
       					      				
    Cmdhandler.DataMode           = dataMode;
 800177c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800177e:	637b      	str	r3, [r7, #52]	; 0x34
    Cmdhandler.NbData             = dataSize; 
 8001780:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001782:	63bb      	str	r3, [r7, #56]	; 0x38
	
    Cmdhandler.DdrMode            = QSPI_DDR_MODE_DISABLE;           	
 8001784:	2300      	movs	r3, #0
 8001786:	63fb      	str	r3, [r7, #60]	; 0x3c
    Cmdhandler.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 8001788:	2300      	movs	r3, #0
 800178a:	643b      	str	r3, [r7, #64]	; 0x40
    Cmdhandler.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 800178c:	2300      	movs	r3, #0
 800178e:	647b      	str	r3, [r7, #68]	; 0x44

    if(HAL_QSPI_Command(hqspi, &Cmdhandler, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001790:	f107 0310 	add.w	r3, r7, #16
 8001794:	f241 3288 	movw	r2, #5000	; 0x1388
 8001798:	4619      	mov	r1, r3
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f000 fc70 	bl	8002080 <HAL_QSPI_Command>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <QSPI_Send_CMD+0x60>
      return w25qxx_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e000      	b.n	80017ac <QSPI_Send_CMD+0x62>

    return w25qxx_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3748      	adds	r7, #72	; 0x48
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint32_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b096      	sub	sp, #88	; 0x58
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
	if(w25qxx_Mode == w25qxx_QPIMode)
 80017bc:	4b2a      	ldr	r3, [pc, #168]	; (8001868 <QSPI_WriteEnable+0xb4>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b04      	cmp	r3, #4
 80017c2:	d103      	bne.n	80017cc <QSPI_WriteEnable+0x18>
		s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 80017c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80017ca:	e002      	b.n	80017d2 <QSPI_WriteEnable+0x1e>
	else 
		s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80017cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017d0:	63bb      	str	r3, [r7, #56]	; 0x38

  s_command.Instruction       = W25X_WriteEnable;
 80017d2:	2306      	movs	r3, #6
 80017d4:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80017d6:	2300      	movs	r3, #0
 80017d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80017da:	2300      	movs	r3, #0
 80017dc:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 80017de:	2300      	movs	r3, #0
 80017e0:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80017ea:	2300      	movs	r3, #0
 80017ec:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80017ee:	2300      	movs	r3, #0
 80017f0:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017f2:	f107 0320 	add.w	r3, r7, #32
 80017f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017fa:	4619      	mov	r1, r3
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f000 fc3f 	bl	8002080 <HAL_QSPI_Command>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <QSPI_WriteEnable+0x58>
  {
    return w25qxx_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e028      	b.n	800185e <QSPI_WriteEnable+0xaa>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = W25X_SR_WREN;
 800180c:	2302      	movs	r3, #2
 800180e:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = W25X_SR_WREN;
 8001810:	2302      	movs	r3, #2
 8001812:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8001814:	2300      	movs	r3, #0
 8001816:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8001818:	2301      	movs	r3, #1
 800181a:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 800181c:	2310      	movs	r3, #16
 800181e:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001820:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001824:	61fb      	str	r3, [r7, #28]

  s_command.Instruction    = W25X_ReadStatusReg1;
 8001826:	2305      	movs	r3, #5
 8001828:	623b      	str	r3, [r7, #32]
	
	if(w25qxx_Mode == w25qxx_QPIMode)
 800182a:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <QSPI_WriteEnable+0xb4>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b04      	cmp	r3, #4
 8001830:	d103      	bne.n	800183a <QSPI_WriteEnable+0x86>
		s_command.DataMode     = QSPI_DATA_4_LINES;
 8001832:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001836:	647b      	str	r3, [r7, #68]	; 0x44
 8001838:	e002      	b.n	8001840 <QSPI_WriteEnable+0x8c>
  else 
		s_command.DataMode     = QSPI_DATA_1_LINE;
 800183a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800183e:	647b      	str	r3, [r7, #68]	; 0x44
	
  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001840:	f107 0208 	add.w	r2, r7, #8
 8001844:	f107 0120 	add.w	r1, r7, #32
 8001848:	f241 3388 	movw	r3, #5000	; 0x1388
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 fda4 	bl	800239a <HAL_QSPI_AutoPolling>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <QSPI_WriteEnable+0xa8>
  {
    return w25qxx_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e000      	b.n	800185e <QSPI_WriteEnable+0xaa>
  }

  return w25qxx_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3758      	adds	r7, #88	; 0x58
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	24000008 	.word	0x24000008

0800186c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800186c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001870:	f7ff faf6 	bl	8000e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001874:	480c      	ldr	r0, [pc, #48]	; (80018a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001876:	490d      	ldr	r1, [pc, #52]	; (80018ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001878:	4a0d      	ldr	r2, [pc, #52]	; (80018b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800187a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800187c:	e002      	b.n	8001884 <LoopCopyDataInit>

0800187e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800187e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001882:	3304      	adds	r3, #4

08001884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001888:	d3f9      	bcc.n	800187e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800188a:	4a0a      	ldr	r2, [pc, #40]	; (80018b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800188c:	4c0a      	ldr	r4, [pc, #40]	; (80018b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800188e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001890:	e001      	b.n	8001896 <LoopFillZerobss>

08001892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001894:	3204      	adds	r2, #4

08001896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001898:	d3fb      	bcc.n	8001892 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800189a:	f002 ffab 	bl	80047f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800189e:	f7fe ffc1 	bl	8000824 <main>
  bx  lr
 80018a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018a4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80018a8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80018ac:	240001e8 	.word	0x240001e8
  ldr r2, =_sidata
 80018b0:	0800941c 	.word	0x0800941c
  ldr r2, =_sbss
 80018b4:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 80018b8:	24000278 	.word	0x24000278

080018bc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018bc:	e7fe      	b.n	80018bc <ADC3_IRQHandler>
	...

080018c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018c6:	2003      	movs	r0, #3
 80018c8:	f000 f94a 	bl	8001b60 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80018cc:	f001 fd6e 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 80018d0:	4602      	mov	r2, r0
 80018d2:	4b15      	ldr	r3, [pc, #84]	; (8001928 <HAL_Init+0x68>)
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	0a1b      	lsrs	r3, r3, #8
 80018d8:	f003 030f 	and.w	r3, r3, #15
 80018dc:	4913      	ldr	r1, [pc, #76]	; (800192c <HAL_Init+0x6c>)
 80018de:	5ccb      	ldrb	r3, [r1, r3]
 80018e0:	f003 031f 	and.w	r3, r3, #31
 80018e4:	fa22 f303 	lsr.w	r3, r2, r3
 80018e8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80018ea:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <HAL_Init+0x68>)
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	f003 030f 	and.w	r3, r3, #15
 80018f2:	4a0e      	ldr	r2, [pc, #56]	; (800192c <HAL_Init+0x6c>)
 80018f4:	5cd3      	ldrb	r3, [r2, r3]
 80018f6:	f003 031f 	and.w	r3, r3, #31
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001900:	4a0b      	ldr	r2, [pc, #44]	; (8001930 <HAL_Init+0x70>)
 8001902:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001904:	4a0b      	ldr	r2, [pc, #44]	; (8001934 <HAL_Init+0x74>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800190a:	200f      	movs	r0, #15
 800190c:	f000 f814 	bl	8001938 <HAL_InitTick>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e002      	b.n	8001920 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800191a:	f7ff f997 	bl	8000c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	58024400 	.word	0x58024400
 800192c:	08008f50 	.word	0x08008f50
 8001930:	24000004 	.word	0x24000004
 8001934:	24000000 	.word	0x24000000

08001938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001940:	4b15      	ldr	r3, [pc, #84]	; (8001998 <HAL_InitTick+0x60>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d101      	bne.n	800194c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e021      	b.n	8001990 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800194c:	4b13      	ldr	r3, [pc, #76]	; (800199c <HAL_InitTick+0x64>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4b11      	ldr	r3, [pc, #68]	; (8001998 <HAL_InitTick+0x60>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4619      	mov	r1, r3
 8001956:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800195a:	fbb3 f3f1 	udiv	r3, r3, r1
 800195e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001962:	4618      	mov	r0, r3
 8001964:	f000 f921 	bl	8001baa <HAL_SYSTICK_Config>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e00e      	b.n	8001990 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b0f      	cmp	r3, #15
 8001976:	d80a      	bhi.n	800198e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001978:	2200      	movs	r2, #0
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	f04f 30ff 	mov.w	r0, #4294967295
 8001980:	f000 f8f9 	bl	8001b76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001984:	4a06      	ldr	r2, [pc, #24]	; (80019a0 <HAL_InitTick+0x68>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	e000      	b.n	8001990 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	24000010 	.word	0x24000010
 800199c:	24000000 	.word	0x24000000
 80019a0:	2400000c 	.word	0x2400000c

080019a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019a8:	4b06      	ldr	r3, [pc, #24]	; (80019c4 <HAL_IncTick+0x20>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <HAL_IncTick+0x24>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	4a04      	ldr	r2, [pc, #16]	; (80019c8 <HAL_IncTick+0x24>)
 80019b6:	6013      	str	r3, [r2, #0]
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	24000010 	.word	0x24000010
 80019c8:	24000264 	.word	0x24000264

080019cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  return uwTick;
 80019d0:	4b03      	ldr	r3, [pc, #12]	; (80019e0 <HAL_GetTick+0x14>)
 80019d2:	681b      	ldr	r3, [r3, #0]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	24000264 	.word	0x24000264

080019e4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80019e8:	4b03      	ldr	r3, [pc, #12]	; (80019f8 <HAL_GetREVID+0x14>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	0c1b      	lsrs	r3, r3, #16
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	5c001000 	.word	0x5c001000

080019fc <__NVIC_SetPriorityGrouping>:
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a0c:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <__NVIC_SetPriorityGrouping+0x40>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a18:	4013      	ands	r3, r2
 8001a1a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a24:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <__NVIC_SetPriorityGrouping+0x44>)
 8001a26:	4313      	orrs	r3, r2
 8001a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a2a:	4a04      	ldr	r2, [pc, #16]	; (8001a3c <__NVIC_SetPriorityGrouping+0x40>)
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	60d3      	str	r3, [r2, #12]
}
 8001a30:	bf00      	nop
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	e000ed00 	.word	0xe000ed00
 8001a40:	05fa0000 	.word	0x05fa0000

08001a44 <__NVIC_GetPriorityGrouping>:
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a48:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <__NVIC_GetPriorityGrouping+0x18>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	0a1b      	lsrs	r3, r3, #8
 8001a4e:	f003 0307 	and.w	r3, r3, #7
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <__NVIC_SetPriority>:
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	6039      	str	r1, [r7, #0]
 8001a6a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	db0a      	blt.n	8001a8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	490c      	ldr	r1, [pc, #48]	; (8001aac <__NVIC_SetPriority+0x4c>)
 8001a7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a7e:	0112      	lsls	r2, r2, #4
 8001a80:	b2d2      	uxtb	r2, r2
 8001a82:	440b      	add	r3, r1
 8001a84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001a88:	e00a      	b.n	8001aa0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	b2da      	uxtb	r2, r3
 8001a8e:	4908      	ldr	r1, [pc, #32]	; (8001ab0 <__NVIC_SetPriority+0x50>)
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	f003 030f 	and.w	r3, r3, #15
 8001a96:	3b04      	subs	r3, #4
 8001a98:	0112      	lsls	r2, r2, #4
 8001a9a:	b2d2      	uxtb	r2, r2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	761a      	strb	r2, [r3, #24]
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	e000e100 	.word	0xe000e100
 8001ab0:	e000ed00 	.word	0xe000ed00

08001ab4 <NVIC_EncodePriority>:
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b089      	sub	sp, #36	; 0x24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	f1c3 0307 	rsb	r3, r3, #7
 8001ace:	2b04      	cmp	r3, #4
 8001ad0:	bf28      	it	cs
 8001ad2:	2304      	movcs	r3, #4
 8001ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	3304      	adds	r3, #4
 8001ada:	2b06      	cmp	r3, #6
 8001adc:	d902      	bls.n	8001ae4 <NVIC_EncodePriority+0x30>
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3b03      	subs	r3, #3
 8001ae2:	e000      	b.n	8001ae6 <NVIC_EncodePriority+0x32>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	43da      	mvns	r2, r3
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	401a      	ands	r2, r3
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001afc:	f04f 31ff 	mov.w	r1, #4294967295
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	fa01 f303 	lsl.w	r3, r1, r3
 8001b06:	43d9      	mvns	r1, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b0c:	4313      	orrs	r3, r2
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3724      	adds	r7, #36	; 0x24
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
	...

08001b1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b2c:	d301      	bcc.n	8001b32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e00f      	b.n	8001b52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b32:	4a0a      	ldr	r2, [pc, #40]	; (8001b5c <SysTick_Config+0x40>)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3b01      	subs	r3, #1
 8001b38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b3a:	210f      	movs	r1, #15
 8001b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b40:	f7ff ff8e 	bl	8001a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b44:	4b05      	ldr	r3, [pc, #20]	; (8001b5c <SysTick_Config+0x40>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b4a:	4b04      	ldr	r3, [pc, #16]	; (8001b5c <SysTick_Config+0x40>)
 8001b4c:	2207      	movs	r2, #7
 8001b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	e000e010 	.word	0xe000e010

08001b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7ff ff47 	bl	80019fc <__NVIC_SetPriorityGrouping>
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b086      	sub	sp, #24
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	60b9      	str	r1, [r7, #8]
 8001b80:	607a      	str	r2, [r7, #4]
 8001b82:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b84:	f7ff ff5e 	bl	8001a44 <__NVIC_GetPriorityGrouping>
 8001b88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	6978      	ldr	r0, [r7, #20]
 8001b90:	f7ff ff90 	bl	8001ab4 <NVIC_EncodePriority>
 8001b94:	4602      	mov	r2, r0
 8001b96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff5f 	bl	8001a60 <__NVIC_SetPriority>
}
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff ffb2 	bl	8001b1c <SysTick_Config>
 8001bb8:	4603      	mov	r3, r0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b089      	sub	sp, #36	; 0x24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001bd2:	4b89      	ldr	r3, [pc, #548]	; (8001df8 <HAL_GPIO_Init+0x234>)
 8001bd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001bd6:	e194      	b.n	8001f02 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	2101      	movs	r1, #1
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	fa01 f303 	lsl.w	r3, r1, r3
 8001be4:	4013      	ands	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f000 8186 	beq.w	8001efc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d00b      	beq.n	8001c10 <HAL_GPIO_Init+0x4c>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d007      	beq.n	8001c10 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c04:	2b11      	cmp	r3, #17
 8001c06:	d003      	beq.n	8001c10 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2b12      	cmp	r3, #18
 8001c0e:	d130      	bne.n	8001c72 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c46:	2201      	movs	r2, #1
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4013      	ands	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	091b      	lsrs	r3, r3, #4
 8001c5c:	f003 0201 	and.w	r2, r3, #1
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	69ba      	ldr	r2, [r7, #24]
 8001c70:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d003      	beq.n	8001cb2 <HAL_GPIO_Init+0xee>
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b12      	cmp	r3, #18
 8001cb0:	d123      	bne.n	8001cfa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	08da      	lsrs	r2, r3, #3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	3208      	adds	r2, #8
 8001cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	220f      	movs	r2, #15
 8001cca:	fa02 f303 	lsl.w	r3, r2, r3
 8001cce:	43db      	mvns	r3, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	691a      	ldr	r2, [r3, #16]
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	f003 0307 	and.w	r3, r3, #7
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	08da      	lsrs	r2, r3, #3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	3208      	adds	r2, #8
 8001cf4:	69b9      	ldr	r1, [r7, #24]
 8001cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	2203      	movs	r2, #3
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f003 0203 	and.w	r2, r3, #3
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	f000 80e0 	beq.w	8001efc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d3c:	4b2f      	ldr	r3, [pc, #188]	; (8001dfc <HAL_GPIO_Init+0x238>)
 8001d3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d42:	4a2e      	ldr	r2, [pc, #184]	; (8001dfc <HAL_GPIO_Init+0x238>)
 8001d44:	f043 0302 	orr.w	r3, r3, #2
 8001d48:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	; (8001dfc <HAL_GPIO_Init+0x238>)
 8001d4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d5a:	4a29      	ldr	r2, [pc, #164]	; (8001e00 <HAL_GPIO_Init+0x23c>)
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	089b      	lsrs	r3, r3, #2
 8001d60:	3302      	adds	r3, #2
 8001d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	220f      	movs	r2, #15
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43db      	mvns	r3, r3
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a20      	ldr	r2, [pc, #128]	; (8001e04 <HAL_GPIO_Init+0x240>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d052      	beq.n	8001e2c <HAL_GPIO_Init+0x268>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a1f      	ldr	r2, [pc, #124]	; (8001e08 <HAL_GPIO_Init+0x244>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d031      	beq.n	8001df2 <HAL_GPIO_Init+0x22e>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a1e      	ldr	r2, [pc, #120]	; (8001e0c <HAL_GPIO_Init+0x248>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d02b      	beq.n	8001dee <HAL_GPIO_Init+0x22a>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a1d      	ldr	r2, [pc, #116]	; (8001e10 <HAL_GPIO_Init+0x24c>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d025      	beq.n	8001dea <HAL_GPIO_Init+0x226>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a1c      	ldr	r2, [pc, #112]	; (8001e14 <HAL_GPIO_Init+0x250>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d01f      	beq.n	8001de6 <HAL_GPIO_Init+0x222>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a1b      	ldr	r2, [pc, #108]	; (8001e18 <HAL_GPIO_Init+0x254>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d019      	beq.n	8001de2 <HAL_GPIO_Init+0x21e>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a1a      	ldr	r2, [pc, #104]	; (8001e1c <HAL_GPIO_Init+0x258>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d013      	beq.n	8001dde <HAL_GPIO_Init+0x21a>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a19      	ldr	r2, [pc, #100]	; (8001e20 <HAL_GPIO_Init+0x25c>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d00d      	beq.n	8001dda <HAL_GPIO_Init+0x216>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a18      	ldr	r2, [pc, #96]	; (8001e24 <HAL_GPIO_Init+0x260>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d007      	beq.n	8001dd6 <HAL_GPIO_Init+0x212>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a17      	ldr	r2, [pc, #92]	; (8001e28 <HAL_GPIO_Init+0x264>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d101      	bne.n	8001dd2 <HAL_GPIO_Init+0x20e>
 8001dce:	2309      	movs	r3, #9
 8001dd0:	e02d      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001dd2:	230a      	movs	r3, #10
 8001dd4:	e02b      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001dd6:	2308      	movs	r3, #8
 8001dd8:	e029      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001dda:	2307      	movs	r3, #7
 8001ddc:	e027      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001dde:	2306      	movs	r3, #6
 8001de0:	e025      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001de2:	2305      	movs	r3, #5
 8001de4:	e023      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001de6:	2304      	movs	r3, #4
 8001de8:	e021      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001dea:	2303      	movs	r3, #3
 8001dec:	e01f      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e01d      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001df2:	2301      	movs	r3, #1
 8001df4:	e01b      	b.n	8001e2e <HAL_GPIO_Init+0x26a>
 8001df6:	bf00      	nop
 8001df8:	58000080 	.word	0x58000080
 8001dfc:	58024400 	.word	0x58024400
 8001e00:	58000400 	.word	0x58000400
 8001e04:	58020000 	.word	0x58020000
 8001e08:	58020400 	.word	0x58020400
 8001e0c:	58020800 	.word	0x58020800
 8001e10:	58020c00 	.word	0x58020c00
 8001e14:	58021000 	.word	0x58021000
 8001e18:	58021400 	.word	0x58021400
 8001e1c:	58021800 	.word	0x58021800
 8001e20:	58021c00 	.word	0x58021c00
 8001e24:	58022000 	.word	0x58022000
 8001e28:	58022400 	.word	0x58022400
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	69fa      	ldr	r2, [r7, #28]
 8001e30:	f002 0203 	and.w	r2, r2, #3
 8001e34:	0092      	lsls	r2, r2, #2
 8001e36:	4093      	lsls	r3, r2
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e3e:	4938      	ldr	r1, [pc, #224]	; (8001f20 <HAL_GPIO_Init+0x35c>)
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	089b      	lsrs	r3, r3, #2
 8001e44:	3302      	adds	r3, #2
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4013      	ands	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001e92:	69ba      	ldr	r2, [r7, #24]
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d003      	beq.n	8001ec6 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001ec6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001ece:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ef4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	3301      	adds	r3, #1
 8001f00:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f47f ae63 	bne.w	8001bd8 <HAL_GPIO_Init+0x14>
  }
}
 8001f12:	bf00      	nop
 8001f14:	bf00      	nop
 8001f16:	3724      	adds	r7, #36	; 0x24
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	58000400 	.word	0x58000400

08001f24 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001f2c:	4b19      	ldr	r3, [pc, #100]	; (8001f94 <HAL_PWREx_ConfigSupply+0x70>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	d00a      	beq.n	8001f4e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001f38:	4b16      	ldr	r3, [pc, #88]	; (8001f94 <HAL_PWREx_ConfigSupply+0x70>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d001      	beq.n	8001f4a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e01f      	b.n	8001f8a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	e01d      	b.n	8001f8a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001f4e:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <HAL_PWREx_ConfigSupply+0x70>)
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	f023 0207 	bic.w	r2, r3, #7
 8001f56:	490f      	ldr	r1, [pc, #60]	; (8001f94 <HAL_PWREx_ConfigSupply+0x70>)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001f5e:	f7ff fd35 	bl	80019cc <HAL_GetTick>
 8001f62:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001f64:	e009      	b.n	8001f7a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001f66:	f7ff fd31 	bl	80019cc <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f74:	d901      	bls.n	8001f7a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e007      	b.n	8001f8a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <HAL_PWREx_ConfigSupply+0x70>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f86:	d1ee      	bne.n	8001f66 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	58024800 	.word	0x58024800

08001f98 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af02      	add	r7, sp, #8
 8001f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001fa0:	f7ff fd14 	bl	80019cc <HAL_GetTick>
 8001fa4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d101      	bne.n	8001fb0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e05f      	b.n	8002070 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d107      	bne.n	8001fcc <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7fe fd6b 	bl	8000a98 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8001fc2:	f241 3188 	movw	r1, #5000	; 0x1388
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 fa5e 	bl	8002488 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	021a      	lsls	r2, r3, #8
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2120      	movs	r1, #32
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f000 fa56 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001ffc:	7afb      	ldrb	r3, [r7, #11]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d135      	bne.n	800206e <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <HAL_QSPI_Init+0xe0>)
 800200a:	4013      	ands	r3, r2
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6852      	ldr	r2, [r2, #4]
 8002010:	0611      	lsls	r1, r2, #24
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	68d2      	ldr	r2, [r2, #12]
 8002016:	4311      	orrs	r1, r2
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	69d2      	ldr	r2, [r2, #28]
 800201c:	4311      	orrs	r1, r2
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	6a12      	ldr	r2, [r2, #32]
 8002022:	4311      	orrs	r1, r2
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	430b      	orrs	r3, r1
 800202a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	685a      	ldr	r2, [r3, #4]
 8002032:	4b12      	ldr	r3, [pc, #72]	; (800207c <HAL_QSPI_Init+0xe4>)
 8002034:	4013      	ands	r3, r2
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6912      	ldr	r2, [r2, #16]
 800203a:	0411      	lsls	r1, r2, #16
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6952      	ldr	r2, [r2, #20]
 8002040:	4311      	orrs	r1, r2
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	6992      	ldr	r2, [r2, #24]
 8002046:	4311      	orrs	r1, r2
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6812      	ldr	r2, [r2, #0]
 800204c:	430b      	orrs	r3, r1
 800204e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f042 0201 	orr.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2201      	movs	r2, #1
 800206a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 800206e:	7afb      	ldrb	r3, [r7, #11]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3710      	adds	r7, #16
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	00ffff2f 	.word	0x00ffff2f
 800207c:	ffe0f8fe 	.word	0xffe0f8fe

08002080 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b088      	sub	sp, #32
 8002084:	af02      	add	r7, sp, #8
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800208c:	f7ff fc9e 	bl	80019cc <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b01      	cmp	r3, #1
 800209c:	d101      	bne.n	80020a2 <HAL_QSPI_Command+0x22>
 800209e:	2302      	movs	r3, #2
 80020a0:	e048      	b.n	8002134 <HAL_QSPI_Command+0xb4>
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2201      	movs	r2, #1
 80020a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d137      	bne.n	8002126 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2200      	movs	r2, #0
 80020ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2202      	movs	r2, #2
 80020c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	2200      	movs	r2, #0
 80020cc:	2120      	movs	r1, #32
 80020ce:	68f8      	ldr	r0, [r7, #12]
 80020d0:	f000 f9e8 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 80020d4:	4603      	mov	r3, r0
 80020d6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d125      	bne.n	800212a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80020de:	2200      	movs	r2, #0
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	68f8      	ldr	r0, [r7, #12]
 80020e4:	f000 fa15 	bl	8002512 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d115      	bne.n	800211c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	2201      	movs	r2, #1
 80020f8:	2102      	movs	r1, #2
 80020fa:	68f8      	ldr	r0, [r7, #12]
 80020fc:	f000 f9d2 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 8002100:	4603      	mov	r3, r0
 8002102:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8002104:	7dfb      	ldrb	r3, [r7, #23]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10f      	bne.n	800212a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2202      	movs	r2, #2
 8002110:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800211a:	e006      	b.n	800212a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002124:	e001      	b.n	800212a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8002126:	2302      	movs	r3, #2
 8002128:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8002132:	7dfb      	ldrb	r3, [r7, #23]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_QSPI_Transmit>:
  * @note   This function is used only in Indirect Write Mode
  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08a      	sub	sp, #40	; 0x28
 8002140:	af02      	add	r7, sp, #8
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002148:	2300      	movs	r3, #0
 800214a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800214c:	f7ff fc3e 	bl	80019cc <HAL_GetTick>
 8002150:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	3320      	adds	r3, #32
 8002158:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b01      	cmp	r3, #1
 8002164:	d101      	bne.n	800216a <HAL_QSPI_Transmit+0x2e>
 8002166:	2302      	movs	r3, #2
 8002168:	e076      	b.n	8002258 <HAL_QSPI_Transmit+0x11c>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2201      	movs	r2, #1
 800216e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d165      	bne.n	800224a <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d056      	beq.n	8002238 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2212      	movs	r2, #18
 800218e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	1c5a      	adds	r2, r3, #1
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	68ba      	ldr	r2, [r7, #8]
 80021ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	695a      	ldr	r2, [r3, #20]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80021be:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 80021c0:	e01b      	b.n	80021fa <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	2201      	movs	r2, #1
 80021ca:	2104      	movs	r1, #4
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f000 f969 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 80021d2:	4603      	mov	r3, r0
 80021d4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80021d6:	7ffb      	ldrb	r3, [r7, #31]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d113      	bne.n	8002204 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e0:	781a      	ldrb	r2, [r3, #0]
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f4:	1e5a      	subs	r2, r3, #1
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1df      	bne.n	80021c2 <HAL_QSPI_Transmit+0x86>
 8002202:	e000      	b.n	8002206 <HAL_QSPI_Transmit+0xca>
          break;
 8002204:	bf00      	nop
      }

      if (status == HAL_OK)
 8002206:	7ffb      	ldrb	r3, [r7, #31]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d110      	bne.n	800222e <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	2201      	movs	r2, #1
 8002214:	2102      	movs	r1, #2
 8002216:	68f8      	ldr	r0, [r7, #12]
 8002218:	f000 f944 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 800221c:	4603      	mov	r3, r0
 800221e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8002220:	7ffb      	ldrb	r3, [r7, #31]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d103      	bne.n	800222e <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2202      	movs	r2, #2
 800222c:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2201      	movs	r2, #1
 8002232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002236:	e00a      	b.n	800224e <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223c:	f043 0208 	orr.w	r2, r3, #8
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	77fb      	strb	r3, [r7, #31]
 8002248:	e001      	b.n	800224e <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 800224a:	2302      	movs	r3, #2
 800224c:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8002256:	7ffb      	ldrb	r3, [r7, #31]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3720      	adds	r7, #32
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08a      	sub	sp, #40	; 0x28
 8002264:	af02      	add	r7, sp, #8
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800226c:	2300      	movs	r3, #0
 800226e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8002270:	f7ff fbac 	bl	80019cc <HAL_GetTick>
 8002274:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	3320      	adds	r3, #32
 8002284:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b01      	cmp	r3, #1
 8002290:	d101      	bne.n	8002296 <HAL_QSPI_Receive+0x36>
 8002292:	2302      	movs	r3, #2
 8002294:	e07d      	b.n	8002392 <HAL_QSPI_Receive+0x132>
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d16c      	bne.n	8002384 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2200      	movs	r2, #0
 80022ae:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d05d      	beq.n	8002372 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2222      	movs	r2, #34	; 0x22
 80022ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	1c5a      	adds	r2, r3, #1
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80022ee:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	697a      	ldr	r2, [r7, #20]
 80022f6:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 80022f8:	e01c      	b.n	8002334 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	9300      	str	r3, [sp, #0]
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	2201      	movs	r2, #1
 8002302:	2106      	movs	r1, #6
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 f8cd 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 800230a:	4603      	mov	r3, r0
 800230c:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800230e:	7ffb      	ldrb	r3, [r7, #31]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d114      	bne.n	800233e <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	7812      	ldrb	r2, [r2, #0]
 800231c:	b2d2      	uxtb	r2, r2
 800231e:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	1c5a      	adds	r2, r3, #1
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800232e:	1e5a      	subs	r2, r3, #1
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1de      	bne.n	80022fa <HAL_QSPI_Receive+0x9a>
 800233c:	e000      	b.n	8002340 <HAL_QSPI_Receive+0xe0>
          break;
 800233e:	bf00      	nop
      }

      if (status == HAL_OK)
 8002340:	7ffb      	ldrb	r3, [r7, #31]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d110      	bne.n	8002368 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	2201      	movs	r2, #1
 800234e:	2102      	movs	r1, #2
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 f8a7 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 8002356:	4603      	mov	r3, r0
 8002358:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800235a:	7ffb      	ldrb	r3, [r7, #31]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d103      	bne.n	8002368 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2202      	movs	r2, #2
 8002366:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002370:	e00a      	b.n	8002388 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002376:	f043 0208 	orr.w	r2, r3, #8
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	77fb      	strb	r3, [r7, #31]
 8002382:	e001      	b.n	8002388 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002384:	2302      	movs	r3, #2
 8002386:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8002390:	7ffb      	ldrb	r3, [r7, #31]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3720      	adds	r7, #32
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b088      	sub	sp, #32
 800239e:	af02      	add	r7, sp, #8
 80023a0:	60f8      	str	r0, [r7, #12]
 80023a2:	60b9      	str	r1, [r7, #8]
 80023a4:	607a      	str	r2, [r7, #4]
 80023a6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80023a8:	f7ff fb10 	bl	80019cc <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_QSPI_AutoPolling+0x24>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e060      	b.n	8002480 <HAL_QSPI_AutoPolling+0xe6>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d14f      	bne.n	8002472 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2242      	movs	r2, #66	; 0x42
 80023dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	2200      	movs	r2, #0
 80023e8:	2120      	movs	r1, #32
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 f85a 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 80023f0:	4603      	mov	r3, r0
 80023f2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80023f4:	7dfb      	ldrb	r3, [r7, #23]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d13d      	bne.n	8002476 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6812      	ldr	r2, [r2, #0]
 8002402:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	6852      	ldr	r2, [r2, #4]
 800240c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6892      	ldr	r2, [r2, #8]
 8002416:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	431a      	orrs	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002430:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800243a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800243e:	68b9      	ldr	r1, [r7, #8]
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f000 f866 	bl	8002512 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	2201      	movs	r2, #1
 800244e:	2108      	movs	r1, #8
 8002450:	68f8      	ldr	r0, [r7, #12]
 8002452:	f000 f827 	bl	80024a4 <QSPI_WaitFlagStateUntilTimeout>
 8002456:	4603      	mov	r3, r0
 8002458:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800245a:	7dfb      	ldrb	r3, [r7, #23]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d10a      	bne.n	8002476 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2208      	movs	r2, #8
 8002466:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002470:	e001      	b.n	8002476 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8002472:	2302      	movs	r3, #2
 8002474:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800247e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3718      	adds	r7, #24
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	649a      	str	r2, [r3, #72]	; 0x48
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	603b      	str	r3, [r7, #0]
 80024b0:	4613      	mov	r3, r2
 80024b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80024b4:	e01a      	b.n	80024ec <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024bc:	d016      	beq.n	80024ec <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024be:	f7ff fa85 	bl	80019cc <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d302      	bcc.n	80024d4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d10b      	bne.n	80024ec <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2204      	movs	r2, #4
 80024d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e0:	f043 0201 	orr.w	r2, r3, #1
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e00e      	b.n	800250a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	4013      	ands	r3, r2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	bf14      	ite	ne
 80024fa:	2301      	movne	r3, #1
 80024fc:	2300      	moveq	r3, #0
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	461a      	mov	r2, r3
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	429a      	cmp	r2, r3
 8002506:	d1d6      	bne.n	80024b6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8002512:	b480      	push	{r7}
 8002514:	b085      	sub	sp, #20
 8002516:	af00      	add	r7, sp, #0
 8002518:	60f8      	str	r0, [r7, #12]
 800251a:	60b9      	str	r1, [r7, #8]
 800251c:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002522:	2b00      	cmp	r3, #0
 8002524:	d009      	beq.n	800253a <QSPI_Config+0x28>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800252c:	d005      	beq.n	800253a <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	3a01      	subs	r2, #1
 8002538:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	2b00      	cmp	r3, #0
 8002540:	f000 80b9 	beq.w	80026b6 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d05f      	beq.n	800260c <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68ba      	ldr	r2, [r7, #8]
 8002552:	6892      	ldr	r2, [r2, #8]
 8002554:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d031      	beq.n	80025c2 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	431a      	orrs	r2, r3
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800256c:	431a      	orrs	r2, r3
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002572:	431a      	orrs	r2, r3
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	049b      	lsls	r3, r3, #18
 800257a:	431a      	orrs	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	431a      	orrs	r2, r3
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	6a1b      	ldr	r3, [r3, #32]
 8002586:	431a      	orrs	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	431a      	orrs	r2, r3
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	431a      	orrs	r2, r3
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	431a      	orrs	r2, r3
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	ea42 0103 	orr.w	r1, r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80025b2:	f000 812e 	beq.w	8002812 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	6852      	ldr	r2, [r2, #4]
 80025be:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 80025c0:	e127      	b.n	8002812 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	431a      	orrs	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025d0:	431a      	orrs	r2, r3
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d6:	431a      	orrs	r2, r3
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	049b      	lsls	r3, r3, #18
 80025de:	431a      	orrs	r2, r3
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	431a      	orrs	r2, r3
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	431a      	orrs	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	69db      	ldr	r3, [r3, #28]
 80025f0:	431a      	orrs	r2, r3
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	699b      	ldr	r3, [r3, #24]
 80025f6:	431a      	orrs	r2, r3
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	ea42 0103 	orr.w	r1, r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	430a      	orrs	r2, r1
 8002608:	615a      	str	r2, [r3, #20]
}
 800260a:	e102      	b.n	8002812 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	69db      	ldr	r3, [r3, #28]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d02e      	beq.n	8002672 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	431a      	orrs	r2, r3
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002622:	431a      	orrs	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002628:	431a      	orrs	r2, r3
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	049b      	lsls	r3, r3, #18
 8002630:	431a      	orrs	r2, r3
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	431a      	orrs	r2, r3
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	431a      	orrs	r2, r3
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	69db      	ldr	r3, [r3, #28]
 8002642:	431a      	orrs	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	431a      	orrs	r2, r3
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	ea42 0103 	orr.w	r1, r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	430a      	orrs	r2, r1
 800265a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002662:	f000 80d6 	beq.w	8002812 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	6852      	ldr	r2, [r2, #4]
 800266e:	619a      	str	r2, [r3, #24]
}
 8002670:	e0cf      	b.n	8002812 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	431a      	orrs	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002680:	431a      	orrs	r2, r3
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002686:	431a      	orrs	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	695b      	ldr	r3, [r3, #20]
 800268c:	049b      	lsls	r3, r3, #18
 800268e:	431a      	orrs	r2, r3
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	431a      	orrs	r2, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	431a      	orrs	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	431a      	orrs	r2, r3
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	ea42 0103 	orr.w	r1, r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	615a      	str	r2, [r3, #20]
}
 80026b4:	e0ad      	b.n	8002812 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d058      	beq.n	8002770 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68ba      	ldr	r2, [r7, #8]
 80026c4:	6892      	ldr	r2, [r2, #8]
 80026c6:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	69db      	ldr	r3, [r3, #28]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d02d      	beq.n	800272c <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d8:	431a      	orrs	r2, r3
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026de:	431a      	orrs	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e4:	431a      	orrs	r2, r3
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	049b      	lsls	r3, r3, #18
 80026ec:	431a      	orrs	r2, r3
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	431a      	orrs	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	431a      	orrs	r2, r3
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	431a      	orrs	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	69db      	ldr	r3, [r3, #28]
 8002704:	431a      	orrs	r2, r3
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	ea42 0103 	orr.w	r1, r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	430a      	orrs	r2, r1
 8002716:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800271e:	d078      	beq.n	8002812 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	6852      	ldr	r2, [r2, #4]
 8002728:	619a      	str	r2, [r3, #24]
}
 800272a:	e072      	b.n	8002812 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002734:	431a      	orrs	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800273a:	431a      	orrs	r2, r3
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002740:	431a      	orrs	r2, r3
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	049b      	lsls	r3, r3, #18
 8002748:	431a      	orrs	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	431a      	orrs	r2, r3
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	431a      	orrs	r2, r3
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	431a      	orrs	r2, r3
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	ea42 0103 	orr.w	r1, r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	430a      	orrs	r2, r1
 800276c:	615a      	str	r2, [r3, #20]
}
 800276e:	e050      	b.n	8002812 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	69db      	ldr	r3, [r3, #28]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d02a      	beq.n	80027ce <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002780:	431a      	orrs	r2, r3
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002786:	431a      	orrs	r2, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278c:	431a      	orrs	r2, r3
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	049b      	lsls	r3, r3, #18
 8002794:	431a      	orrs	r2, r3
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	431a      	orrs	r2, r3
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	431a      	orrs	r2, r3
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	431a      	orrs	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	ea42 0103 	orr.w	r1, r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80027c0:	d027      	beq.n	8002812 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68ba      	ldr	r2, [r7, #8]
 80027c8:	6852      	ldr	r2, [r2, #4]
 80027ca:	619a      	str	r2, [r3, #24]
}
 80027cc:	e021      	b.n	8002812 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d01d      	beq.n	8002812 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	431a      	orrs	r2, r3
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e4:	431a      	orrs	r2, r3
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ea:	431a      	orrs	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	695b      	ldr	r3, [r3, #20]
 80027f0:	049b      	lsls	r3, r3, #18
 80027f2:	431a      	orrs	r2, r3
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	431a      	orrs	r2, r3
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	431a      	orrs	r2, r3
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	ea42 0103 	orr.w	r1, r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	430a      	orrs	r2, r1
 8002810:	615a      	str	r2, [r3, #20]
}
 8002812:	bf00      	nop
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
	...

08002820 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08c      	sub	sp, #48	; 0x30
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e3ff      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 8087 	beq.w	800294e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002840:	4b99      	ldr	r3, [pc, #612]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002848:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800284a:	4b97      	ldr	r3, [pc, #604]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 800284c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002852:	2b10      	cmp	r3, #16
 8002854:	d007      	beq.n	8002866 <HAL_RCC_OscConfig+0x46>
 8002856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002858:	2b18      	cmp	r3, #24
 800285a:	d110      	bne.n	800287e <HAL_RCC_OscConfig+0x5e>
 800285c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285e:	f003 0303 	and.w	r3, r3, #3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d10b      	bne.n	800287e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002866:	4b90      	ldr	r3, [pc, #576]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d06c      	beq.n	800294c <HAL_RCC_OscConfig+0x12c>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d168      	bne.n	800294c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e3d9      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002886:	d106      	bne.n	8002896 <HAL_RCC_OscConfig+0x76>
 8002888:	4b87      	ldr	r3, [pc, #540]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a86      	ldr	r2, [pc, #536]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 800288e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002892:	6013      	str	r3, [r2, #0]
 8002894:	e02e      	b.n	80028f4 <HAL_RCC_OscConfig+0xd4>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10c      	bne.n	80028b8 <HAL_RCC_OscConfig+0x98>
 800289e:	4b82      	ldr	r3, [pc, #520]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a81      	ldr	r2, [pc, #516]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	4b7f      	ldr	r3, [pc, #508]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a7e      	ldr	r2, [pc, #504]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028b4:	6013      	str	r3, [r2, #0]
 80028b6:	e01d      	b.n	80028f4 <HAL_RCC_OscConfig+0xd4>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028c0:	d10c      	bne.n	80028dc <HAL_RCC_OscConfig+0xbc>
 80028c2:	4b79      	ldr	r3, [pc, #484]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a78      	ldr	r2, [pc, #480]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	4b76      	ldr	r3, [pc, #472]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a75      	ldr	r2, [pc, #468]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	e00b      	b.n	80028f4 <HAL_RCC_OscConfig+0xd4>
 80028dc:	4b72      	ldr	r3, [pc, #456]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a71      	ldr	r2, [pc, #452]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028e6:	6013      	str	r3, [r2, #0]
 80028e8:	4b6f      	ldr	r3, [pc, #444]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a6e      	ldr	r2, [pc, #440]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80028ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d013      	beq.n	8002924 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fc:	f7ff f866 	bl	80019cc <HAL_GetTick>
 8002900:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002904:	f7ff f862 	bl	80019cc <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b64      	cmp	r3, #100	; 0x64
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e38d      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002916:	4b64      	ldr	r3, [pc, #400]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCC_OscConfig+0xe4>
 8002922:	e014      	b.n	800294e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002924:	f7ff f852 	bl	80019cc <HAL_GetTick>
 8002928:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800292c:	f7ff f84e 	bl	80019cc <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b64      	cmp	r3, #100	; 0x64
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e379      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800293e:	4b5a      	ldr	r3, [pc, #360]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1f0      	bne.n	800292c <HAL_RCC_OscConfig+0x10c>
 800294a:	e000      	b.n	800294e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800294c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	f000 80ae 	beq.w	8002ab8 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800295c:	4b52      	ldr	r3, [pc, #328]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002964:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002966:	4b50      	ldr	r3, [pc, #320]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800296a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d007      	beq.n	8002982 <HAL_RCC_OscConfig+0x162>
 8002972:	6a3b      	ldr	r3, [r7, #32]
 8002974:	2b18      	cmp	r3, #24
 8002976:	d13a      	bne.n	80029ee <HAL_RCC_OscConfig+0x1ce>
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	f003 0303 	and.w	r3, r3, #3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d135      	bne.n	80029ee <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002982:	4b49      	ldr	r3, [pc, #292]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0304 	and.w	r3, r3, #4
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_RCC_OscConfig+0x17a>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e34b      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800299a:	f7ff f823 	bl	80019e4 <HAL_GetREVID>
 800299e:	4603      	mov	r3, r0
 80029a0:	f241 0203 	movw	r2, #4099	; 0x1003
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d817      	bhi.n	80029d8 <HAL_RCC_OscConfig+0x1b8>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	2b40      	cmp	r3, #64	; 0x40
 80029ae:	d108      	bne.n	80029c2 <HAL_RCC_OscConfig+0x1a2>
 80029b0:	4b3d      	ldr	r3, [pc, #244]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80029b8:	4a3b      	ldr	r2, [pc, #236]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80029ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029be:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029c0:	e07a      	b.n	8002ab8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c2:	4b39      	ldr	r3, [pc, #228]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	031b      	lsls	r3, r3, #12
 80029d0:	4935      	ldr	r1, [pc, #212]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029d6:	e06f      	b.n	8002ab8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029d8:	4b33      	ldr	r3, [pc, #204]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	691b      	ldr	r3, [r3, #16]
 80029e4:	061b      	lsls	r3, r3, #24
 80029e6:	4930      	ldr	r1, [pc, #192]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029ec:	e064      	b.n	8002ab8 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d045      	beq.n	8002a82 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80029f6:	4b2c      	ldr	r3, [pc, #176]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f023 0219 	bic.w	r2, r3, #25
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	4929      	ldr	r1, [pc, #164]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a08:	f7fe ffe0 	bl	80019cc <HAL_GetTick>
 8002a0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a10:	f7fe ffdc 	bl	80019cc <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e307      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a22:	4b21      	ldr	r3, [pc, #132]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0304 	and.w	r3, r3, #4
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a2e:	f7fe ffd9 	bl	80019e4 <HAL_GetREVID>
 8002a32:	4603      	mov	r3, r0
 8002a34:	f241 0203 	movw	r2, #4099	; 0x1003
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d817      	bhi.n	8002a6c <HAL_RCC_OscConfig+0x24c>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	691b      	ldr	r3, [r3, #16]
 8002a40:	2b40      	cmp	r3, #64	; 0x40
 8002a42:	d108      	bne.n	8002a56 <HAL_RCC_OscConfig+0x236>
 8002a44:	4b18      	ldr	r3, [pc, #96]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002a4c:	4a16      	ldr	r2, [pc, #88]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a52:	6053      	str	r3, [r2, #4]
 8002a54:	e030      	b.n	8002ab8 <HAL_RCC_OscConfig+0x298>
 8002a56:	4b14      	ldr	r3, [pc, #80]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	031b      	lsls	r3, r3, #12
 8002a64:	4910      	ldr	r1, [pc, #64]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	604b      	str	r3, [r1, #4]
 8002a6a:	e025      	b.n	8002ab8 <HAL_RCC_OscConfig+0x298>
 8002a6c:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	061b      	lsls	r3, r3, #24
 8002a7a:	490b      	ldr	r1, [pc, #44]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	604b      	str	r3, [r1, #4]
 8002a80:	e01a      	b.n	8002ab8 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a82:	4b09      	ldr	r3, [pc, #36]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a08      	ldr	r2, [pc, #32]	; (8002aa8 <HAL_RCC_OscConfig+0x288>)
 8002a88:	f023 0301 	bic.w	r3, r3, #1
 8002a8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a8e:	f7fe ff9d 	bl	80019cc <HAL_GetTick>
 8002a92:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a94:	e00a      	b.n	8002aac <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a96:	f7fe ff99 	bl	80019cc <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d903      	bls.n	8002aac <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e2c4      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
 8002aa8:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002aac:	4ba4      	ldr	r3, [pc, #656]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1ee      	bne.n	8002a96 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0310 	and.w	r3, r3, #16
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	f000 80a9 	beq.w	8002c18 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ac6:	4b9e      	ldr	r3, [pc, #632]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ace:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ad0:	4b9b      	ldr	r3, [pc, #620]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d007      	beq.n	8002aec <HAL_RCC_OscConfig+0x2cc>
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	2b18      	cmp	r3, #24
 8002ae0:	d13a      	bne.n	8002b58 <HAL_RCC_OscConfig+0x338>
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	f003 0303 	and.w	r3, r3, #3
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d135      	bne.n	8002b58 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002aec:	4b94      	ldr	r3, [pc, #592]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d005      	beq.n	8002b04 <HAL_RCC_OscConfig+0x2e4>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	2b80      	cmp	r3, #128	; 0x80
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e296      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b04:	f7fe ff6e 	bl	80019e4 <HAL_GetREVID>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f241 0203 	movw	r2, #4099	; 0x1003
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d817      	bhi.n	8002b42 <HAL_RCC_OscConfig+0x322>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	2b20      	cmp	r3, #32
 8002b18:	d108      	bne.n	8002b2c <HAL_RCC_OscConfig+0x30c>
 8002b1a:	4b89      	ldr	r3, [pc, #548]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002b22:	4a87      	ldr	r2, [pc, #540]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b24:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002b28:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b2a:	e075      	b.n	8002c18 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b2c:	4b84      	ldr	r3, [pc, #528]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	069b      	lsls	r3, r3, #26
 8002b3a:	4981      	ldr	r1, [pc, #516]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b40:	e06a      	b.n	8002c18 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b42:	4b7f      	ldr	r3, [pc, #508]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	061b      	lsls	r3, r3, #24
 8002b50:	497b      	ldr	r1, [pc, #492]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b56:	e05f      	b.n	8002c18 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	69db      	ldr	r3, [r3, #28]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d042      	beq.n	8002be6 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b60:	4b77      	ldr	r3, [pc, #476]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a76      	ldr	r2, [pc, #472]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b6c:	f7fe ff2e 	bl	80019cc <HAL_GetTick>
 8002b70:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002b74:	f7fe ff2a 	bl	80019cc <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e255      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b86:	4b6e      	ldr	r3, [pc, #440]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d0f0      	beq.n	8002b74 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b92:	f7fe ff27 	bl	80019e4 <HAL_GetREVID>
 8002b96:	4603      	mov	r3, r0
 8002b98:	f241 0203 	movw	r2, #4099	; 0x1003
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d817      	bhi.n	8002bd0 <HAL_RCC_OscConfig+0x3b0>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	2b20      	cmp	r3, #32
 8002ba6:	d108      	bne.n	8002bba <HAL_RCC_OscConfig+0x39a>
 8002ba8:	4b65      	ldr	r3, [pc, #404]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002bb0:	4a63      	ldr	r2, [pc, #396]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002bb2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002bb6:	6053      	str	r3, [r2, #4]
 8002bb8:	e02e      	b.n	8002c18 <HAL_RCC_OscConfig+0x3f8>
 8002bba:	4b61      	ldr	r3, [pc, #388]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	069b      	lsls	r3, r3, #26
 8002bc8:	495d      	ldr	r1, [pc, #372]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	604b      	str	r3, [r1, #4]
 8002bce:	e023      	b.n	8002c18 <HAL_RCC_OscConfig+0x3f8>
 8002bd0:	4b5b      	ldr	r3, [pc, #364]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a1b      	ldr	r3, [r3, #32]
 8002bdc:	061b      	lsls	r3, r3, #24
 8002bde:	4958      	ldr	r1, [pc, #352]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	60cb      	str	r3, [r1, #12]
 8002be4:	e018      	b.n	8002c18 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002be6:	4b56      	ldr	r3, [pc, #344]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a55      	ldr	r2, [pc, #340]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002bec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf2:	f7fe feeb 	bl	80019cc <HAL_GetTick>
 8002bf6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bf8:	e008      	b.n	8002c0c <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002bfa:	f7fe fee7 	bl	80019cc <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e212      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c0c:	4b4c      	ldr	r3, [pc, #304]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1f0      	bne.n	8002bfa <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0308 	and.w	r3, r3, #8
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d036      	beq.n	8002c92 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	695b      	ldr	r3, [r3, #20]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d019      	beq.n	8002c60 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c2c:	4b44      	ldr	r3, [pc, #272]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002c2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c30:	4a43      	ldr	r2, [pc, #268]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002c32:	f043 0301 	orr.w	r3, r3, #1
 8002c36:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c38:	f7fe fec8 	bl	80019cc <HAL_GetTick>
 8002c3c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c40:	f7fe fec4 	bl	80019cc <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e1ef      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c52:	4b3b      	ldr	r3, [pc, #236]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002c54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x420>
 8002c5e:	e018      	b.n	8002c92 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c60:	4b37      	ldr	r3, [pc, #220]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002c62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c64:	4a36      	ldr	r2, [pc, #216]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002c66:	f023 0301 	bic.w	r3, r3, #1
 8002c6a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c6c:	f7fe feae 	bl	80019cc <HAL_GetTick>
 8002c70:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c74:	f7fe feaa 	bl	80019cc <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e1d5      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c86:	4b2e      	ldr	r3, [pc, #184]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002c88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0320 	and.w	r3, r3, #32
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d036      	beq.n	8002d0c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d019      	beq.n	8002cda <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ca6:	4b26      	ldr	r3, [pc, #152]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a25      	ldr	r2, [pc, #148]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002cac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002cb0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002cb2:	f7fe fe8b 	bl	80019cc <HAL_GetTick>
 8002cb6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cb8:	e008      	b.n	8002ccc <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002cba:	f7fe fe87 	bl	80019cc <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d901      	bls.n	8002ccc <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e1b2      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ccc:	4b1c      	ldr	r3, [pc, #112]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d0f0      	beq.n	8002cba <HAL_RCC_OscConfig+0x49a>
 8002cd8:	e018      	b.n	8002d0c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cda:	4b19      	ldr	r3, [pc, #100]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a18      	ldr	r2, [pc, #96]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002ce0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ce4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ce6:	f7fe fe71 	bl	80019cc <HAL_GetTick>
 8002cea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cec:	e008      	b.n	8002d00 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002cee:	f7fe fe6d 	bl	80019cc <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e198      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d00:	4b0f      	ldr	r3, [pc, #60]	; (8002d40 <HAL_RCC_OscConfig+0x520>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1f0      	bne.n	8002cee <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 8085 	beq.w	8002e24 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_RCC_OscConfig+0x524>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a09      	ldr	r2, [pc, #36]	; (8002d44 <HAL_RCC_OscConfig+0x524>)
 8002d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d26:	f7fe fe51 	bl	80019cc <HAL_GetTick>
 8002d2a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d2c:	e00c      	b.n	8002d48 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002d2e:	f7fe fe4d 	bl	80019cc <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b64      	cmp	r3, #100	; 0x64
 8002d3a:	d905      	bls.n	8002d48 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e178      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
 8002d40:	58024400 	.word	0x58024400
 8002d44:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d48:	4b96      	ldr	r3, [pc, #600]	; (8002fa4 <HAL_RCC_OscConfig+0x784>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0ec      	beq.n	8002d2e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d106      	bne.n	8002d6a <HAL_RCC_OscConfig+0x54a>
 8002d5c:	4b92      	ldr	r3, [pc, #584]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d60:	4a91      	ldr	r2, [pc, #580]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002d62:	f043 0301 	orr.w	r3, r3, #1
 8002d66:	6713      	str	r3, [r2, #112]	; 0x70
 8002d68:	e02d      	b.n	8002dc6 <HAL_RCC_OscConfig+0x5a6>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10c      	bne.n	8002d8c <HAL_RCC_OscConfig+0x56c>
 8002d72:	4b8d      	ldr	r3, [pc, #564]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d76:	4a8c      	ldr	r2, [pc, #560]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002d78:	f023 0301 	bic.w	r3, r3, #1
 8002d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d7e:	4b8a      	ldr	r3, [pc, #552]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d82:	4a89      	ldr	r2, [pc, #548]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002d84:	f023 0304 	bic.w	r3, r3, #4
 8002d88:	6713      	str	r3, [r2, #112]	; 0x70
 8002d8a:	e01c      	b.n	8002dc6 <HAL_RCC_OscConfig+0x5a6>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	2b05      	cmp	r3, #5
 8002d92:	d10c      	bne.n	8002dae <HAL_RCC_OscConfig+0x58e>
 8002d94:	4b84      	ldr	r3, [pc, #528]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d98:	4a83      	ldr	r2, [pc, #524]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002d9a:	f043 0304 	orr.w	r3, r3, #4
 8002d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8002da0:	4b81      	ldr	r3, [pc, #516]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da4:	4a80      	ldr	r2, [pc, #512]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002da6:	f043 0301 	orr.w	r3, r3, #1
 8002daa:	6713      	str	r3, [r2, #112]	; 0x70
 8002dac:	e00b      	b.n	8002dc6 <HAL_RCC_OscConfig+0x5a6>
 8002dae:	4b7e      	ldr	r3, [pc, #504]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db2:	4a7d      	ldr	r2, [pc, #500]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002db4:	f023 0301 	bic.w	r3, r3, #1
 8002db8:	6713      	str	r3, [r2, #112]	; 0x70
 8002dba:	4b7b      	ldr	r3, [pc, #492]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dbe:	4a7a      	ldr	r2, [pc, #488]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002dc0:	f023 0304 	bic.w	r3, r3, #4
 8002dc4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d015      	beq.n	8002dfa <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dce:	f7fe fdfd 	bl	80019cc <HAL_GetTick>
 8002dd2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dd4:	e00a      	b.n	8002dec <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dd6:	f7fe fdf9 	bl	80019cc <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d901      	bls.n	8002dec <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e122      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dec:	4b6e      	ldr	r3, [pc, #440]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0ee      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x5b6>
 8002df8:	e014      	b.n	8002e24 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dfa:	f7fe fde7 	bl	80019cc <HAL_GetTick>
 8002dfe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e00:	e00a      	b.n	8002e18 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e02:	f7fe fde3 	bl	80019cc <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e10c      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e18:	4b63      	ldr	r3, [pc, #396]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1ee      	bne.n	8002e02 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 8101 	beq.w	8003030 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e2e:	4b5e      	ldr	r3, [pc, #376]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e36:	2b18      	cmp	r3, #24
 8002e38:	f000 80bc 	beq.w	8002fb4 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	f040 8095 	bne.w	8002f70 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e46:	4b58      	ldr	r3, [pc, #352]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a57      	ldr	r2, [pc, #348]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002e4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e52:	f7fe fdbb 	bl	80019cc <HAL_GetTick>
 8002e56:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e58:	e008      	b.n	8002e6c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e5a:	f7fe fdb7 	bl	80019cc <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d901      	bls.n	8002e6c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e0e2      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e6c:	4b4e      	ldr	r3, [pc, #312]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1f0      	bne.n	8002e5a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e78:	4b4b      	ldr	r3, [pc, #300]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002e7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e7c:	4b4b      	ldr	r3, [pc, #300]	; (8002fac <HAL_RCC_OscConfig+0x78c>)
 8002e7e:	4013      	ands	r3, r2
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e88:	0112      	lsls	r2, r2, #4
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	4946      	ldr	r1, [pc, #280]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	628b      	str	r3, [r1, #40]	; 0x28
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	3b01      	subs	r3, #1
 8002e98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	025b      	lsls	r3, r3, #9
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eac:	3b01      	subs	r3, #1
 8002eae:	041b      	lsls	r3, r3, #16
 8002eb0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	061b      	lsls	r3, r3, #24
 8002ebe:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002ec2:	4939      	ldr	r1, [pc, #228]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002ec8:	4b37      	ldr	r3, [pc, #220]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ecc:	4a36      	ldr	r2, [pc, #216]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002ece:	f023 0301 	bic.w	r3, r3, #1
 8002ed2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ed4:	4b34      	ldr	r3, [pc, #208]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002ed6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ed8:	4b35      	ldr	r3, [pc, #212]	; (8002fb0 <HAL_RCC_OscConfig+0x790>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ee0:	00d2      	lsls	r2, r2, #3
 8002ee2:	4931      	ldr	r1, [pc, #196]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ee8:	4b2f      	ldr	r3, [pc, #188]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eec:	f023 020c 	bic.w	r2, r3, #12
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	492c      	ldr	r1, [pc, #176]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002efa:	4b2b      	ldr	r3, [pc, #172]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efe:	f023 0202 	bic.w	r2, r3, #2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f06:	4928      	ldr	r1, [pc, #160]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f0c:	4b26      	ldr	r3, [pc, #152]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f10:	4a25      	ldr	r2, [pc, #148]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f18:	4b23      	ldr	r3, [pc, #140]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	4a22      	ldr	r2, [pc, #136]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f24:	4b20      	ldr	r3, [pc, #128]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f28:	4a1f      	ldr	r2, [pc, #124]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f2e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002f30:	4b1d      	ldr	r3, [pc, #116]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f34:	4a1c      	ldr	r2, [pc, #112]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f36:	f043 0301 	orr.w	r3, r3, #1
 8002f3a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f3c:	4b1a      	ldr	r3, [pc, #104]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a19      	ldr	r2, [pc, #100]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f48:	f7fe fd40 	bl	80019cc <HAL_GetTick>
 8002f4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f50:	f7fe fd3c 	bl	80019cc <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e067      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f62:	4b11      	ldr	r3, [pc, #68]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f0      	beq.n	8002f50 <HAL_RCC_OscConfig+0x730>
 8002f6e:	e05f      	b.n	8003030 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f70:	4b0d      	ldr	r3, [pc, #52]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a0c      	ldr	r2, [pc, #48]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7c:	f7fe fd26 	bl	80019cc <HAL_GetTick>
 8002f80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f84:	f7fe fd22 	bl	80019cc <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e04d      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f96:	4b04      	ldr	r3, [pc, #16]	; (8002fa8 <HAL_RCC_OscConfig+0x788>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f0      	bne.n	8002f84 <HAL_RCC_OscConfig+0x764>
 8002fa2:	e045      	b.n	8003030 <HAL_RCC_OscConfig+0x810>
 8002fa4:	58024800 	.word	0x58024800
 8002fa8:	58024400 	.word	0x58024400
 8002fac:	fffffc0c 	.word	0xfffffc0c
 8002fb0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002fb4:	4b21      	ldr	r3, [pc, #132]	; (800303c <HAL_RCC_OscConfig+0x81c>)
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002fba:	4b20      	ldr	r3, [pc, #128]	; (800303c <HAL_RCC_OscConfig+0x81c>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d031      	beq.n	800302c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	f003 0203 	and.w	r2, r3, #3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d12a      	bne.n	800302c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	091b      	lsrs	r3, r3, #4
 8002fda:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d122      	bne.n	800302c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d11a      	bne.n	800302c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	0a5b      	lsrs	r3, r3, #9
 8002ffa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003002:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003004:	429a      	cmp	r2, r3
 8003006:	d111      	bne.n	800302c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	0c1b      	lsrs	r3, r3, #16
 800300c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003014:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003016:	429a      	cmp	r2, r3
 8003018:	d108      	bne.n	800302c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	0e1b      	lsrs	r3, r3, #24
 800301e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003026:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003028:	429a      	cmp	r2, r3
 800302a:	d001      	beq.n	8003030 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3730      	adds	r7, #48	; 0x30
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	58024400 	.word	0x58024400

08003040 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e19c      	b.n	800338e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003054:	4b8a      	ldr	r3, [pc, #552]	; (8003280 <HAL_RCC_ClockConfig+0x240>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 030f 	and.w	r3, r3, #15
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	429a      	cmp	r2, r3
 8003060:	d910      	bls.n	8003084 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003062:	4b87      	ldr	r3, [pc, #540]	; (8003280 <HAL_RCC_ClockConfig+0x240>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f023 020f 	bic.w	r2, r3, #15
 800306a:	4985      	ldr	r1, [pc, #532]	; (8003280 <HAL_RCC_ClockConfig+0x240>)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	4313      	orrs	r3, r2
 8003070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003072:	4b83      	ldr	r3, [pc, #524]	; (8003280 <HAL_RCC_ClockConfig+0x240>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	429a      	cmp	r2, r3
 800307e:	d001      	beq.n	8003084 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e184      	b.n	800338e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	2b00      	cmp	r3, #0
 800308e:	d010      	beq.n	80030b2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691a      	ldr	r2, [r3, #16]
 8003094:	4b7b      	ldr	r3, [pc, #492]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800309c:	429a      	cmp	r2, r3
 800309e:	d908      	bls.n	80030b2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030a0:	4b78      	ldr	r3, [pc, #480]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	4975      	ldr	r1, [pc, #468]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d010      	beq.n	80030e0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	695a      	ldr	r2, [r3, #20]
 80030c2:	4b70      	ldr	r3, [pc, #448]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d908      	bls.n	80030e0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030ce:	4b6d      	ldr	r3, [pc, #436]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	496a      	ldr	r1, [pc, #424]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0310 	and.w	r3, r3, #16
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d010      	beq.n	800310e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	699a      	ldr	r2, [r3, #24]
 80030f0:	4b64      	ldr	r3, [pc, #400]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d908      	bls.n	800310e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030fc:	4b61      	ldr	r3, [pc, #388]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80030fe:	69db      	ldr	r3, [r3, #28]
 8003100:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	495e      	ldr	r1, [pc, #376]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 800310a:	4313      	orrs	r3, r2
 800310c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0320 	and.w	r3, r3, #32
 8003116:	2b00      	cmp	r3, #0
 8003118:	d010      	beq.n	800313c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69da      	ldr	r2, [r3, #28]
 800311e:	4b59      	ldr	r3, [pc, #356]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003126:	429a      	cmp	r2, r3
 8003128:	d908      	bls.n	800313c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800312a:	4b56      	ldr	r3, [pc, #344]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69db      	ldr	r3, [r3, #28]
 8003136:	4953      	ldr	r1, [pc, #332]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003138:	4313      	orrs	r3, r2
 800313a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d010      	beq.n	800316a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	4b4d      	ldr	r3, [pc, #308]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	f003 030f 	and.w	r3, r3, #15
 8003154:	429a      	cmp	r2, r3
 8003156:	d908      	bls.n	800316a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003158:	4b4a      	ldr	r3, [pc, #296]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	f023 020f 	bic.w	r2, r3, #15
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	4947      	ldr	r1, [pc, #284]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003166:	4313      	orrs	r3, r2
 8003168:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	d055      	beq.n	8003222 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003176:	4b43      	ldr	r3, [pc, #268]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	4940      	ldr	r1, [pc, #256]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003184:	4313      	orrs	r3, r2
 8003186:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	2b02      	cmp	r3, #2
 800318e:	d107      	bne.n	80031a0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003190:	4b3c      	ldr	r3, [pc, #240]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d121      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0f6      	b.n	800338e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b03      	cmp	r3, #3
 80031a6:	d107      	bne.n	80031b8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031a8:	4b36      	ldr	r3, [pc, #216]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d115      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e0ea      	b.n	800338e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d107      	bne.n	80031d0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031c0:	4b30      	ldr	r3, [pc, #192]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d109      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e0de      	b.n	800338e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031d0:	4b2c      	ldr	r3, [pc, #176]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0d6      	b.n	800338e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031e0:	4b28      	ldr	r3, [pc, #160]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	f023 0207 	bic.w	r2, r3, #7
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	4925      	ldr	r1, [pc, #148]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f2:	f7fe fbeb 	bl	80019cc <HAL_GetTick>
 80031f6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f8:	e00a      	b.n	8003210 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031fa:	f7fe fbe7 	bl	80019cc <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	f241 3288 	movw	r2, #5000	; 0x1388
 8003208:	4293      	cmp	r3, r2
 800320a:	d901      	bls.n	8003210 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e0be      	b.n	800338e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003210:	4b1c      	ldr	r3, [pc, #112]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	00db      	lsls	r3, r3, #3
 800321e:	429a      	cmp	r2, r3
 8003220:	d1eb      	bne.n	80031fa <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d010      	beq.n	8003250 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	68da      	ldr	r2, [r3, #12]
 8003232:	4b14      	ldr	r3, [pc, #80]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	429a      	cmp	r2, r3
 800323c:	d208      	bcs.n	8003250 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800323e:	4b11      	ldr	r3, [pc, #68]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f023 020f 	bic.w	r2, r3, #15
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	490e      	ldr	r1, [pc, #56]	; (8003284 <HAL_RCC_ClockConfig+0x244>)
 800324c:	4313      	orrs	r3, r2
 800324e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003250:	4b0b      	ldr	r3, [pc, #44]	; (8003280 <HAL_RCC_ClockConfig+0x240>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 030f 	and.w	r3, r3, #15
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d214      	bcs.n	8003288 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325e:	4b08      	ldr	r3, [pc, #32]	; (8003280 <HAL_RCC_ClockConfig+0x240>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f023 020f 	bic.w	r2, r3, #15
 8003266:	4906      	ldr	r1, [pc, #24]	; (8003280 <HAL_RCC_ClockConfig+0x240>)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	4313      	orrs	r3, r2
 800326c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800326e:	4b04      	ldr	r3, [pc, #16]	; (8003280 <HAL_RCC_ClockConfig+0x240>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d005      	beq.n	8003288 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e086      	b.n	800338e <HAL_RCC_ClockConfig+0x34e>
 8003280:	52002000 	.word	0x52002000
 8003284:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0304 	and.w	r3, r3, #4
 8003290:	2b00      	cmp	r3, #0
 8003292:	d010      	beq.n	80032b6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691a      	ldr	r2, [r3, #16]
 8003298:	4b3f      	ldr	r3, [pc, #252]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d208      	bcs.n	80032b6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80032a4:	4b3c      	ldr	r3, [pc, #240]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	4939      	ldr	r1, [pc, #228]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d010      	beq.n	80032e4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	695a      	ldr	r2, [r3, #20]
 80032c6:	4b34      	ldr	r3, [pc, #208]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d208      	bcs.n	80032e4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032d2:	4b31      	ldr	r3, [pc, #196]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	492e      	ldr	r1, [pc, #184]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0310 	and.w	r3, r3, #16
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d010      	beq.n	8003312 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	699a      	ldr	r2, [r3, #24]
 80032f4:	4b28      	ldr	r3, [pc, #160]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 80032f6:	69db      	ldr	r3, [r3, #28]
 80032f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d208      	bcs.n	8003312 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003300:	4b25      	ldr	r3, [pc, #148]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	4922      	ldr	r1, [pc, #136]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 800330e:	4313      	orrs	r3, r2
 8003310:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0320 	and.w	r3, r3, #32
 800331a:	2b00      	cmp	r3, #0
 800331c:	d010      	beq.n	8003340 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69da      	ldr	r2, [r3, #28]
 8003322:	4b1d      	ldr	r3, [pc, #116]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800332a:	429a      	cmp	r2, r3
 800332c:	d208      	bcs.n	8003340 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800332e:	4b1a      	ldr	r3, [pc, #104]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	4917      	ldr	r1, [pc, #92]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 800333c:	4313      	orrs	r3, r2
 800333e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003340:	f000 f834 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 8003344:	4602      	mov	r2, r0
 8003346:	4b14      	ldr	r3, [pc, #80]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	0a1b      	lsrs	r3, r3, #8
 800334c:	f003 030f 	and.w	r3, r3, #15
 8003350:	4912      	ldr	r1, [pc, #72]	; (800339c <HAL_RCC_ClockConfig+0x35c>)
 8003352:	5ccb      	ldrb	r3, [r1, r3]
 8003354:	f003 031f 	and.w	r3, r3, #31
 8003358:	fa22 f303 	lsr.w	r3, r2, r3
 800335c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800335e:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <HAL_RCC_ClockConfig+0x358>)
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	f003 030f 	and.w	r3, r3, #15
 8003366:	4a0d      	ldr	r2, [pc, #52]	; (800339c <HAL_RCC_ClockConfig+0x35c>)
 8003368:	5cd3      	ldrb	r3, [r2, r3]
 800336a:	f003 031f 	and.w	r3, r3, #31
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	fa22 f303 	lsr.w	r3, r2, r3
 8003374:	4a0a      	ldr	r2, [pc, #40]	; (80033a0 <HAL_RCC_ClockConfig+0x360>)
 8003376:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003378:	4a0a      	ldr	r2, [pc, #40]	; (80033a4 <HAL_RCC_ClockConfig+0x364>)
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800337e:	4b0a      	ldr	r3, [pc, #40]	; (80033a8 <HAL_RCC_ClockConfig+0x368>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f7fe fad8 	bl	8001938 <HAL_InitTick>
 8003388:	4603      	mov	r3, r0
 800338a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800338c:	7bfb      	ldrb	r3, [r7, #15]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	58024400 	.word	0x58024400
 800339c:	08008f50 	.word	0x08008f50
 80033a0:	24000004 	.word	0x24000004
 80033a4:	24000000 	.word	0x24000000
 80033a8:	2400000c 	.word	0x2400000c

080033ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b089      	sub	sp, #36	; 0x24
 80033b0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033b2:	4bb3      	ldr	r3, [pc, #716]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033ba:	2b18      	cmp	r3, #24
 80033bc:	f200 8155 	bhi.w	800366a <HAL_RCC_GetSysClockFreq+0x2be>
 80033c0:	a201      	add	r2, pc, #4	; (adr r2, 80033c8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80033c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c6:	bf00      	nop
 80033c8:	0800342d 	.word	0x0800342d
 80033cc:	0800366b 	.word	0x0800366b
 80033d0:	0800366b 	.word	0x0800366b
 80033d4:	0800366b 	.word	0x0800366b
 80033d8:	0800366b 	.word	0x0800366b
 80033dc:	0800366b 	.word	0x0800366b
 80033e0:	0800366b 	.word	0x0800366b
 80033e4:	0800366b 	.word	0x0800366b
 80033e8:	08003453 	.word	0x08003453
 80033ec:	0800366b 	.word	0x0800366b
 80033f0:	0800366b 	.word	0x0800366b
 80033f4:	0800366b 	.word	0x0800366b
 80033f8:	0800366b 	.word	0x0800366b
 80033fc:	0800366b 	.word	0x0800366b
 8003400:	0800366b 	.word	0x0800366b
 8003404:	0800366b 	.word	0x0800366b
 8003408:	08003459 	.word	0x08003459
 800340c:	0800366b 	.word	0x0800366b
 8003410:	0800366b 	.word	0x0800366b
 8003414:	0800366b 	.word	0x0800366b
 8003418:	0800366b 	.word	0x0800366b
 800341c:	0800366b 	.word	0x0800366b
 8003420:	0800366b 	.word	0x0800366b
 8003424:	0800366b 	.word	0x0800366b
 8003428:	0800345f 	.word	0x0800345f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800342c:	4b94      	ldr	r3, [pc, #592]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0320 	and.w	r3, r3, #32
 8003434:	2b00      	cmp	r3, #0
 8003436:	d009      	beq.n	800344c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003438:	4b91      	ldr	r3, [pc, #580]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	08db      	lsrs	r3, r3, #3
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	4a90      	ldr	r2, [pc, #576]	; (8003684 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003444:	fa22 f303 	lsr.w	r3, r2, r3
 8003448:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800344a:	e111      	b.n	8003670 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800344c:	4b8d      	ldr	r3, [pc, #564]	; (8003684 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800344e:	61bb      	str	r3, [r7, #24]
    break;
 8003450:	e10e      	b.n	8003670 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003452:	4b8d      	ldr	r3, [pc, #564]	; (8003688 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003454:	61bb      	str	r3, [r7, #24]
    break;
 8003456:	e10b      	b.n	8003670 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003458:	4b8c      	ldr	r3, [pc, #560]	; (800368c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800345a:	61bb      	str	r3, [r7, #24]
    break;
 800345c:	e108      	b.n	8003670 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800345e:	4b88      	ldr	r3, [pc, #544]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003462:	f003 0303 	and.w	r3, r3, #3
 8003466:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003468:	4b85      	ldr	r3, [pc, #532]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800346a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346c:	091b      	lsrs	r3, r3, #4
 800346e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003472:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003474:	4b82      	ldr	r3, [pc, #520]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003478:	f003 0301 	and.w	r3, r3, #1
 800347c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800347e:	4b80      	ldr	r3, [pc, #512]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003482:	08db      	lsrs	r3, r3, #3
 8003484:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	ee07 3a90 	vmov	s15, r3
 8003492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003496:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 80e1 	beq.w	8003664 <HAL_RCC_GetSysClockFreq+0x2b8>
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	f000 8083 	beq.w	80035b0 <HAL_RCC_GetSysClockFreq+0x204>
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	f200 80a1 	bhi.w	80035f4 <HAL_RCC_GetSysClockFreq+0x248>
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d003      	beq.n	80034c0 <HAL_RCC_GetSysClockFreq+0x114>
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d056      	beq.n	800356c <HAL_RCC_GetSysClockFreq+0x1c0>
 80034be:	e099      	b.n	80035f4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034c0:	4b6f      	ldr	r3, [pc, #444]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0320 	and.w	r3, r3, #32
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d02d      	beq.n	8003528 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80034cc:	4b6c      	ldr	r3, [pc, #432]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	08db      	lsrs	r3, r3, #3
 80034d2:	f003 0303 	and.w	r3, r3, #3
 80034d6:	4a6b      	ldr	r2, [pc, #428]	; (8003684 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034d8:	fa22 f303 	lsr.w	r3, r2, r3
 80034dc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	ee07 3a90 	vmov	s15, r3
 80034e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	ee07 3a90 	vmov	s15, r3
 80034ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034f6:	4b62      	ldr	r3, [pc, #392]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034fe:	ee07 3a90 	vmov	s15, r3
 8003502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003506:	ed97 6a02 	vldr	s12, [r7, #8]
 800350a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003690 <HAL_RCC_GetSysClockFreq+0x2e4>
 800350e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003516:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800351a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800351e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003522:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003526:	e087      	b.n	8003638 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	ee07 3a90 	vmov	s15, r3
 800352e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003532:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003694 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800353a:	4b51      	ldr	r3, [pc, #324]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800353c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003542:	ee07 3a90 	vmov	s15, r3
 8003546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800354a:	ed97 6a02 	vldr	s12, [r7, #8]
 800354e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003690 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800355a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800355e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003566:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800356a:	e065      	b.n	8003638 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	ee07 3a90 	vmov	s15, r3
 8003572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003576:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003698 <HAL_RCC_GetSysClockFreq+0x2ec>
 800357a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800357e:	4b40      	ldr	r3, [pc, #256]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003586:	ee07 3a90 	vmov	s15, r3
 800358a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800358e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003592:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003690 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800359a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800359e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035ae:	e043      	b.n	8003638 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ba:	eddf 6a38 	vldr	s13, [pc, #224]	; 800369c <HAL_RCC_GetSysClockFreq+0x2f0>
 80035be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035c2:	4b2f      	ldr	r3, [pc, #188]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ca:	ee07 3a90 	vmov	s15, r3
 80035ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80035d6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003690 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035f2:	e021      	b.n	8003638 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	ee07 3a90 	vmov	s15, r3
 80035fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035fe:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003698 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003606:	4b1e      	ldr	r3, [pc, #120]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800360e:	ee07 3a90 	vmov	s15, r3
 8003612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003616:	ed97 6a02 	vldr	s12, [r7, #8]
 800361a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003690 <HAL_RCC_GetSysClockFreq+0x2e4>
 800361e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003626:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800362a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800362e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003636:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003638:	4b11      	ldr	r3, [pc, #68]	; (8003680 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800363a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363c:	0a5b      	lsrs	r3, r3, #9
 800363e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003642:	3301      	adds	r3, #1
 8003644:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	ee07 3a90 	vmov	s15, r3
 800364c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003650:	edd7 6a07 	vldr	s13, [r7, #28]
 8003654:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003658:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800365c:	ee17 3a90 	vmov	r3, s15
 8003660:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003662:	e005      	b.n	8003670 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	61bb      	str	r3, [r7, #24]
    break;
 8003668:	e002      	b.n	8003670 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800366a:	4b07      	ldr	r3, [pc, #28]	; (8003688 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800366c:	61bb      	str	r3, [r7, #24]
    break;
 800366e:	bf00      	nop
  }

  return sysclockfreq;
 8003670:	69bb      	ldr	r3, [r7, #24]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3724      	adds	r7, #36	; 0x24
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	58024400 	.word	0x58024400
 8003684:	03d09000 	.word	0x03d09000
 8003688:	003d0900 	.word	0x003d0900
 800368c:	007a1200 	.word	0x007a1200
 8003690:	46000000 	.word	0x46000000
 8003694:	4c742400 	.word	0x4c742400
 8003698:	4a742400 	.word	0x4a742400
 800369c:	4af42400 	.word	0x4af42400

080036a0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036a8:	2300      	movs	r3, #0
 80036aa:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036ac:	2300      	movs	r3, #0
 80036ae:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d03f      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036c0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036c4:	d02a      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036c6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80036ca:	d824      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036d0:	d018      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036d6:	d81e      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036e0:	d007      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80036e2:	e018      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036e4:	4bab      	ldr	r3, [pc, #684]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e8:	4aaa      	ldr	r2, [pc, #680]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80036f0:	e015      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	3304      	adds	r3, #4
 80036f6:	2102      	movs	r1, #2
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 ff11 	bl	8004520 <RCCEx_PLL2_Config>
 80036fe:	4603      	mov	r3, r0
 8003700:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003702:	e00c      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3324      	adds	r3, #36	; 0x24
 8003708:	2102      	movs	r1, #2
 800370a:	4618      	mov	r0, r3
 800370c:	f000 ffba 	bl	8004684 <RCCEx_PLL3_Config>
 8003710:	4603      	mov	r3, r0
 8003712:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003714:	e003      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	75fb      	strb	r3, [r7, #23]
      break;
 800371a:	e000      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800371c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800371e:	7dfb      	ldrb	r3, [r7, #23]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d109      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003724:	4b9b      	ldr	r3, [pc, #620]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003726:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003728:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003730:	4998      	ldr	r1, [pc, #608]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003732:	4313      	orrs	r3, r2
 8003734:	650b      	str	r3, [r1, #80]	; 0x50
 8003736:	e001      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003738:	7dfb      	ldrb	r3, [r7, #23]
 800373a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003744:	2b00      	cmp	r3, #0
 8003746:	d03d      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800374c:	2b04      	cmp	r3, #4
 800374e:	d826      	bhi.n	800379e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003750:	a201      	add	r2, pc, #4	; (adr r2, 8003758 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003756:	bf00      	nop
 8003758:	0800376d 	.word	0x0800376d
 800375c:	0800377b 	.word	0x0800377b
 8003760:	0800378d 	.word	0x0800378d
 8003764:	080037a5 	.word	0x080037a5
 8003768:	080037a5 	.word	0x080037a5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800376c:	4b89      	ldr	r3, [pc, #548]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800376e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003770:	4a88      	ldr	r2, [pc, #544]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003772:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003776:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003778:	e015      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	3304      	adds	r3, #4
 800377e:	2100      	movs	r1, #0
 8003780:	4618      	mov	r0, r3
 8003782:	f000 fecd 	bl	8004520 <RCCEx_PLL2_Config>
 8003786:	4603      	mov	r3, r0
 8003788:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800378a:	e00c      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3324      	adds	r3, #36	; 0x24
 8003790:	2100      	movs	r1, #0
 8003792:	4618      	mov	r0, r3
 8003794:	f000 ff76 	bl	8004684 <RCCEx_PLL3_Config>
 8003798:	4603      	mov	r3, r0
 800379a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800379c:	e003      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	75fb      	strb	r3, [r7, #23]
      break;
 80037a2:	e000      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80037a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037a6:	7dfb      	ldrb	r3, [r7, #23]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d109      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037ac:	4b79      	ldr	r3, [pc, #484]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037b0:	f023 0207 	bic.w	r2, r3, #7
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b8:	4976      	ldr	r1, [pc, #472]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	650b      	str	r3, [r1, #80]	; 0x50
 80037be:	e001      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c0:	7dfb      	ldrb	r3, [r7, #23]
 80037c2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d042      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037d8:	d02b      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80037da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037de:	d825      	bhi.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80037e0:	2bc0      	cmp	r3, #192	; 0xc0
 80037e2:	d028      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80037e4:	2bc0      	cmp	r3, #192	; 0xc0
 80037e6:	d821      	bhi.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80037e8:	2b80      	cmp	r3, #128	; 0x80
 80037ea:	d016      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80037ec:	2b80      	cmp	r3, #128	; 0x80
 80037ee:	d81d      	bhi.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80037f4:	2b40      	cmp	r3, #64	; 0x40
 80037f6:	d007      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80037f8:	e018      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037fa:	4b66      	ldr	r3, [pc, #408]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fe:	4a65      	ldr	r2, [pc, #404]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003804:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003806:	e017      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3304      	adds	r3, #4
 800380c:	2100      	movs	r1, #0
 800380e:	4618      	mov	r0, r3
 8003810:	f000 fe86 	bl	8004520 <RCCEx_PLL2_Config>
 8003814:	4603      	mov	r3, r0
 8003816:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003818:	e00e      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	3324      	adds	r3, #36	; 0x24
 800381e:	2100      	movs	r1, #0
 8003820:	4618      	mov	r0, r3
 8003822:	f000 ff2f 	bl	8004684 <RCCEx_PLL3_Config>
 8003826:	4603      	mov	r3, r0
 8003828:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800382a:	e005      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	75fb      	strb	r3, [r7, #23]
      break;
 8003830:	e002      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003832:	bf00      	nop
 8003834:	e000      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003836:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003838:	7dfb      	ldrb	r3, [r7, #23]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d109      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800383e:	4b55      	ldr	r3, [pc, #340]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003842:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384a:	4952      	ldr	r1, [pc, #328]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800384c:	4313      	orrs	r3, r2
 800384e:	650b      	str	r3, [r1, #80]	; 0x50
 8003850:	e001      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003852:	7dfb      	ldrb	r3, [r7, #23]
 8003854:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385e:	2b00      	cmp	r3, #0
 8003860:	d049      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003868:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800386c:	d030      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800386e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003872:	d82a      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003874:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003878:	d02c      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800387a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800387e:	d824      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003880:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003884:	d018      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8003886:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800388a:	d81e      	bhi.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003890:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003894:	d007      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003896:	e018      	b.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003898:	4b3e      	ldr	r3, [pc, #248]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800389a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389c:	4a3d      	ldr	r2, [pc, #244]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800389e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80038a4:	e017      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	3304      	adds	r3, #4
 80038aa:	2100      	movs	r1, #0
 80038ac:	4618      	mov	r0, r3
 80038ae:	f000 fe37 	bl	8004520 <RCCEx_PLL2_Config>
 80038b2:	4603      	mov	r3, r0
 80038b4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80038b6:	e00e      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	3324      	adds	r3, #36	; 0x24
 80038bc:	2100      	movs	r1, #0
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 fee0 	bl	8004684 <RCCEx_PLL3_Config>
 80038c4:	4603      	mov	r3, r0
 80038c6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80038c8:	e005      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	75fb      	strb	r3, [r7, #23]
      break;
 80038ce:	e002      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80038d0:	bf00      	nop
 80038d2:	e000      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80038d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038d6:	7dfb      	ldrb	r3, [r7, #23]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10a      	bne.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80038dc:	4b2d      	ldr	r3, [pc, #180]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80038ea:	492a      	ldr	r1, [pc, #168]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	658b      	str	r3, [r1, #88]	; 0x58
 80038f0:	e001      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038f2:	7dfb      	ldrb	r3, [r7, #23]
 80038f4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d04c      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003908:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800390c:	d030      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800390e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003912:	d82a      	bhi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003914:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003918:	d02c      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800391a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800391e:	d824      	bhi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003920:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003924:	d018      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8003926:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800392a:	d81e      	bhi.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003930:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003934:	d007      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003936:	e018      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003938:	4b16      	ldr	r3, [pc, #88]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800393a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800393c:	4a15      	ldr	r2, [pc, #84]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800393e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003942:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003944:	e017      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	3304      	adds	r3, #4
 800394a:	2100      	movs	r1, #0
 800394c:	4618      	mov	r0, r3
 800394e:	f000 fde7 	bl	8004520 <RCCEx_PLL2_Config>
 8003952:	4603      	mov	r3, r0
 8003954:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003956:	e00e      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3324      	adds	r3, #36	; 0x24
 800395c:	2100      	movs	r1, #0
 800395e:	4618      	mov	r0, r3
 8003960:	f000 fe90 	bl	8004684 <RCCEx_PLL3_Config>
 8003964:	4603      	mov	r3, r0
 8003966:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003968:	e005      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	75fb      	strb	r3, [r7, #23]
      break;
 800396e:	e002      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003970:	bf00      	nop
 8003972:	e000      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003974:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003976:	7dfb      	ldrb	r3, [r7, #23]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d10d      	bne.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800397c:	4b05      	ldr	r3, [pc, #20]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800397e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003980:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800398a:	4902      	ldr	r1, [pc, #8]	; (8003994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800398c:	4313      	orrs	r3, r2
 800398e:	658b      	str	r3, [r1, #88]	; 0x58
 8003990:	e004      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003992:	bf00      	nop
 8003994:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003998:	7dfb      	ldrb	r3, [r7, #23]
 800399a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d032      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ac:	2b30      	cmp	r3, #48	; 0x30
 80039ae:	d01c      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80039b0:	2b30      	cmp	r3, #48	; 0x30
 80039b2:	d817      	bhi.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 80039b4:	2b20      	cmp	r3, #32
 80039b6:	d00c      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80039b8:	2b20      	cmp	r3, #32
 80039ba:	d813      	bhi.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d016      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80039c0:	2b10      	cmp	r3, #16
 80039c2:	d10f      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039c4:	4baf      	ldr	r3, [pc, #700]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80039c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c8:	4aae      	ldr	r2, [pc, #696]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80039ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80039d0:	e00e      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3304      	adds	r3, #4
 80039d6:	2102      	movs	r1, #2
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 fda1 	bl	8004520 <RCCEx_PLL2_Config>
 80039de:	4603      	mov	r3, r0
 80039e0:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80039e2:	e005      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	75fb      	strb	r3, [r7, #23]
      break;
 80039e8:	e002      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80039ea:	bf00      	nop
 80039ec:	e000      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80039ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039f0:	7dfb      	ldrb	r3, [r7, #23]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d109      	bne.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80039f6:	4ba3      	ldr	r3, [pc, #652]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80039f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039fa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a02:	49a0      	ldr	r1, [pc, #640]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003a08:	e001      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a0a:	7dfb      	ldrb	r3, [r7, #23]
 8003a0c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d047      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a22:	d030      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8003a24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a28:	d82a      	bhi.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003a2a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a2e:	d02c      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8003a30:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a34:	d824      	bhi.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003a36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a3a:	d018      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8003a3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a40:	d81e      	bhi.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8003a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a4a:	d007      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003a4c:	e018      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a4e:	4b8d      	ldr	r3, [pc, #564]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a52:	4a8c      	ldr	r2, [pc, #560]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a58:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003a5a:	e017      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3304      	adds	r3, #4
 8003a60:	2100      	movs	r1, #0
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fd5c 	bl	8004520 <RCCEx_PLL2_Config>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003a6c:	e00e      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3324      	adds	r3, #36	; 0x24
 8003a72:	2100      	movs	r1, #0
 8003a74:	4618      	mov	r0, r3
 8003a76:	f000 fe05 	bl	8004684 <RCCEx_PLL3_Config>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003a7e:	e005      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	75fb      	strb	r3, [r7, #23]
      break;
 8003a84:	e002      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003a86:	bf00      	nop
 8003a88:	e000      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003a8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a8c:	7dfb      	ldrb	r3, [r7, #23]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d109      	bne.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a92:	4b7c      	ldr	r3, [pc, #496]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a96:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a9e:	4979      	ldr	r1, [pc, #484]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	650b      	str	r3, [r1, #80]	; 0x50
 8003aa4:	e001      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa6:	7dfb      	ldrb	r3, [r7, #23]
 8003aa8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d049      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003abe:	d02e      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8003ac0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ac4:	d828      	bhi.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003ac6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003aca:	d02a      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8003acc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ad0:	d822      	bhi.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003ad2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ad6:	d026      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8003ad8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003adc:	d81c      	bhi.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003ade:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ae2:	d010      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8003ae4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ae8:	d816      	bhi.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d01d      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8003aee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003af2:	d111      	bne.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3304      	adds	r3, #4
 8003af8:	2101      	movs	r1, #1
 8003afa:	4618      	mov	r0, r3
 8003afc:	f000 fd10 	bl	8004520 <RCCEx_PLL2_Config>
 8003b00:	4603      	mov	r3, r0
 8003b02:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003b04:	e012      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	3324      	adds	r3, #36	; 0x24
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f000 fdb9 	bl	8004684 <RCCEx_PLL3_Config>
 8003b12:	4603      	mov	r3, r0
 8003b14:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003b16:	e009      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b1c:	e006      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003b1e:	bf00      	nop
 8003b20:	e004      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003b22:	bf00      	nop
 8003b24:	e002      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003b26:	bf00      	nop
 8003b28:	e000      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003b2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b2c:	7dfb      	ldrb	r3, [r7, #23]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b32:	4b54      	ldr	r3, [pc, #336]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b36:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b3e:	4951      	ldr	r1, [pc, #324]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	650b      	str	r3, [r1, #80]	; 0x50
 8003b44:	e001      	b.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b46:	7dfb      	ldrb	r3, [r7, #23]
 8003b48:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d04b      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003b5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b60:	d02e      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8003b62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b66:	d828      	bhi.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003b68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b6c:	d02a      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b72:	d822      	bhi.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003b74:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b78:	d026      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003b7a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b7e:	d81c      	bhi.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003b80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b84:	d010      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003b86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b8a:	d816      	bhi.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d01d      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003b90:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b94:	d111      	bne.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	3304      	adds	r3, #4
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f000 fcbf 	bl	8004520 <RCCEx_PLL2_Config>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003ba6:	e012      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3324      	adds	r3, #36	; 0x24
 8003bac:	2101      	movs	r1, #1
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f000 fd68 	bl	8004684 <RCCEx_PLL3_Config>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003bb8:	e009      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	75fb      	strb	r3, [r7, #23]
      break;
 8003bbe:	e006      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003bc0:	bf00      	nop
 8003bc2:	e004      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003bc4:	bf00      	nop
 8003bc6:	e002      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003bc8:	bf00      	nop
 8003bca:	e000      	b.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003bcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bce:	7dfb      	ldrb	r3, [r7, #23]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d10a      	bne.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003bd4:	4b2b      	ldr	r3, [pc, #172]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd8:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003be2:	4928      	ldr	r1, [pc, #160]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	658b      	str	r3, [r1, #88]	; 0x58
 8003be8:	e001      	b.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bea:	7dfb      	ldrb	r3, [r7, #23]
 8003bec:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d02f      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bfe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c02:	d00e      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003c04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c08:	d814      	bhi.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d015      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003c0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c12:	d10f      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c14:	4b1b      	ldr	r3, [pc, #108]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c18:	4a1a      	ldr	r2, [pc, #104]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003c20:	e00c      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	3304      	adds	r3, #4
 8003c26:	2101      	movs	r1, #1
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f000 fc79 	bl	8004520 <RCCEx_PLL2_Config>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003c32:	e003      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	75fb      	strb	r3, [r7, #23]
      break;
 8003c38:	e000      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8003c3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c3c:	7dfb      	ldrb	r3, [r7, #23]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d109      	bne.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c42:	4b10      	ldr	r3, [pc, #64]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c46:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c4e:	490d      	ldr	r1, [pc, #52]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	650b      	str	r3, [r1, #80]	; 0x50
 8003c54:	e001      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
 8003c58:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d033      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6a:	2b03      	cmp	r3, #3
 8003c6c:	d81c      	bhi.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003c6e:	a201      	add	r2, pc, #4	; (adr r2, 8003c74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8003c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c74:	08003caf 	.word	0x08003caf
 8003c78:	08003c89 	.word	0x08003c89
 8003c7c:	08003c97 	.word	0x08003c97
 8003c80:	08003caf 	.word	0x08003caf
 8003c84:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c88:	4bb8      	ldr	r3, [pc, #736]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8c:	4ab7      	ldr	r2, [pc, #732]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003c8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003c94:	e00c      	b.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	3304      	adds	r3, #4
 8003c9a:	2102      	movs	r1, #2
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f000 fc3f 	bl	8004520 <RCCEx_PLL2_Config>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003ca6:	e003      	b.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	75fb      	strb	r3, [r7, #23]
      break;
 8003cac:	e000      	b.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003cae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cb0:	7dfb      	ldrb	r3, [r7, #23]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d109      	bne.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003cb6:	4bad      	ldr	r3, [pc, #692]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cba:	f023 0203 	bic.w	r2, r3, #3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc2:	49aa      	ldr	r1, [pc, #680]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003cc8:	e001      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cca:	7dfb      	ldrb	r3, [r7, #23]
 8003ccc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 8086 	beq.w	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cdc:	4ba4      	ldr	r3, [pc, #656]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4aa3      	ldr	r2, [pc, #652]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003ce2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ce8:	f7fd fe70 	bl	80019cc <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cee:	e009      	b.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cf0:	f7fd fe6c 	bl	80019cc <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b64      	cmp	r3, #100	; 0x64
 8003cfc:	d902      	bls.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	75fb      	strb	r3, [r7, #23]
        break;
 8003d02:	e005      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d04:	4b9a      	ldr	r3, [pc, #616]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0ef      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003d10:	7dfb      	ldrb	r3, [r7, #23]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d166      	bne.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003d16:	4b95      	ldr	r3, [pc, #596]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d18:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d20:	4053      	eors	r3, r2
 8003d22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d013      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d2a:	4b90      	ldr	r3, [pc, #576]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d32:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d34:	4b8d      	ldr	r3, [pc, #564]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d38:	4a8c      	ldr	r2, [pc, #560]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d3e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d40:	4b8a      	ldr	r3, [pc, #552]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d44:	4a89      	ldr	r2, [pc, #548]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d4a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003d4c:	4a87      	ldr	r2, [pc, #540]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d5c:	d115      	bne.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5e:	f7fd fe35 	bl	80019cc <HAL_GetTick>
 8003d62:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d64:	e00b      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d66:	f7fd fe31 	bl	80019cc <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d902      	bls.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	75fb      	strb	r3, [r7, #23]
            break;
 8003d7c:	e005      	b.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d7e:	4b7b      	ldr	r3, [pc, #492]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0ed      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003d8a:	7dfb      	ldrb	r3, [r7, #23]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d126      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d9e:	d10d      	bne.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003da0:	4b72      	ldr	r3, [pc, #456]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003dae:	0919      	lsrs	r1, r3, #4
 8003db0:	4b70      	ldr	r3, [pc, #448]	; (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8003db2:	400b      	ands	r3, r1
 8003db4:	496d      	ldr	r1, [pc, #436]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	610b      	str	r3, [r1, #16]
 8003dba:	e005      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003dbc:	4b6b      	ldr	r3, [pc, #428]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	4a6a      	ldr	r2, [pc, #424]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003dc2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003dc6:	6113      	str	r3, [r2, #16]
 8003dc8:	4b68      	ldr	r3, [pc, #416]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003dca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003dd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd6:	4965      	ldr	r1, [pc, #404]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	670b      	str	r3, [r1, #112]	; 0x70
 8003ddc:	e004      	b.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003dde:	7dfb      	ldrb	r3, [r7, #23]
 8003de0:	75bb      	strb	r3, [r7, #22]
 8003de2:	e001      	b.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de4:	7dfb      	ldrb	r3, [r7, #23]
 8003de6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0301 	and.w	r3, r3, #1
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d07e      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003df8:	2b28      	cmp	r3, #40	; 0x28
 8003dfa:	d867      	bhi.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003dfc:	a201      	add	r2, pc, #4	; (adr r2, 8003e04 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e02:	bf00      	nop
 8003e04:	08003ed3 	.word	0x08003ed3
 8003e08:	08003ecd 	.word	0x08003ecd
 8003e0c:	08003ecd 	.word	0x08003ecd
 8003e10:	08003ecd 	.word	0x08003ecd
 8003e14:	08003ecd 	.word	0x08003ecd
 8003e18:	08003ecd 	.word	0x08003ecd
 8003e1c:	08003ecd 	.word	0x08003ecd
 8003e20:	08003ecd 	.word	0x08003ecd
 8003e24:	08003ea9 	.word	0x08003ea9
 8003e28:	08003ecd 	.word	0x08003ecd
 8003e2c:	08003ecd 	.word	0x08003ecd
 8003e30:	08003ecd 	.word	0x08003ecd
 8003e34:	08003ecd 	.word	0x08003ecd
 8003e38:	08003ecd 	.word	0x08003ecd
 8003e3c:	08003ecd 	.word	0x08003ecd
 8003e40:	08003ecd 	.word	0x08003ecd
 8003e44:	08003ebb 	.word	0x08003ebb
 8003e48:	08003ecd 	.word	0x08003ecd
 8003e4c:	08003ecd 	.word	0x08003ecd
 8003e50:	08003ecd 	.word	0x08003ecd
 8003e54:	08003ecd 	.word	0x08003ecd
 8003e58:	08003ecd 	.word	0x08003ecd
 8003e5c:	08003ecd 	.word	0x08003ecd
 8003e60:	08003ecd 	.word	0x08003ecd
 8003e64:	08003ed3 	.word	0x08003ed3
 8003e68:	08003ecd 	.word	0x08003ecd
 8003e6c:	08003ecd 	.word	0x08003ecd
 8003e70:	08003ecd 	.word	0x08003ecd
 8003e74:	08003ecd 	.word	0x08003ecd
 8003e78:	08003ecd 	.word	0x08003ecd
 8003e7c:	08003ecd 	.word	0x08003ecd
 8003e80:	08003ecd 	.word	0x08003ecd
 8003e84:	08003ed3 	.word	0x08003ed3
 8003e88:	08003ecd 	.word	0x08003ecd
 8003e8c:	08003ecd 	.word	0x08003ecd
 8003e90:	08003ecd 	.word	0x08003ecd
 8003e94:	08003ecd 	.word	0x08003ecd
 8003e98:	08003ecd 	.word	0x08003ecd
 8003e9c:	08003ecd 	.word	0x08003ecd
 8003ea0:	08003ecd 	.word	0x08003ecd
 8003ea4:	08003ed3 	.word	0x08003ed3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3304      	adds	r3, #4
 8003eac:	2101      	movs	r1, #1
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f000 fb36 	bl	8004520 <RCCEx_PLL2_Config>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003eb8:	e00c      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	3324      	adds	r3, #36	; 0x24
 8003ebe:	2101      	movs	r1, #1
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fbdf 	bl	8004684 <RCCEx_PLL3_Config>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003eca:	e003      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	75fb      	strb	r3, [r7, #23]
      break;
 8003ed0:	e000      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8003ed2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ed4:	7dfb      	ldrb	r3, [r7, #23]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d109      	bne.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003eda:	4b24      	ldr	r3, [pc, #144]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ede:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ee6:	4921      	ldr	r1, [pc, #132]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	654b      	str	r3, [r1, #84]	; 0x54
 8003eec:	e001      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eee:	7dfb      	ldrb	r3, [r7, #23]
 8003ef0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d03e      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f02:	2b05      	cmp	r3, #5
 8003f04:	d820      	bhi.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8003f06:	a201      	add	r2, pc, #4	; (adr r2, 8003f0c <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8003f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0c:	08003f4f 	.word	0x08003f4f
 8003f10:	08003f25 	.word	0x08003f25
 8003f14:	08003f37 	.word	0x08003f37
 8003f18:	08003f4f 	.word	0x08003f4f
 8003f1c:	08003f4f 	.word	0x08003f4f
 8003f20:	08003f4f 	.word	0x08003f4f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3304      	adds	r3, #4
 8003f28:	2101      	movs	r1, #1
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 faf8 	bl	8004520 <RCCEx_PLL2_Config>
 8003f30:	4603      	mov	r3, r0
 8003f32:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003f34:	e00c      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3324      	adds	r3, #36	; 0x24
 8003f3a:	2101      	movs	r1, #1
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f000 fba1 	bl	8004684 <RCCEx_PLL3_Config>
 8003f42:	4603      	mov	r3, r0
 8003f44:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003f46:	e003      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	75fb      	strb	r3, [r7, #23]
      break;
 8003f4c:	e000      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8003f4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f50:	7dfb      	ldrb	r3, [r7, #23]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d110      	bne.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f56:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f5a:	f023 0207 	bic.w	r2, r3, #7
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f62:	4902      	ldr	r1, [pc, #8]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	654b      	str	r3, [r1, #84]	; 0x54
 8003f68:	e008      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8003f6a:	bf00      	nop
 8003f6c:	58024400 	.word	0x58024400
 8003f70:	58024800 	.word	0x58024800
 8003f74:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f78:	7dfb      	ldrb	r3, [r7, #23]
 8003f7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0304 	and.w	r3, r3, #4
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d039      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f8e:	2b05      	cmp	r3, #5
 8003f90:	d820      	bhi.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8003f92:	a201      	add	r2, pc, #4	; (adr r2, 8003f98 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8003f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f98:	08003fdb 	.word	0x08003fdb
 8003f9c:	08003fb1 	.word	0x08003fb1
 8003fa0:	08003fc3 	.word	0x08003fc3
 8003fa4:	08003fdb 	.word	0x08003fdb
 8003fa8:	08003fdb 	.word	0x08003fdb
 8003fac:	08003fdb 	.word	0x08003fdb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	3304      	adds	r3, #4
 8003fb4:	2101      	movs	r1, #1
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 fab2 	bl	8004520 <RCCEx_PLL2_Config>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003fc0:	e00c      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	3324      	adds	r3, #36	; 0x24
 8003fc6:	2101      	movs	r1, #1
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f000 fb5b 	bl	8004684 <RCCEx_PLL3_Config>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003fd2:	e003      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8003fd8:	e000      	b.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8003fda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fdc:	7dfb      	ldrb	r3, [r7, #23]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10a      	bne.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fe2:	4bb7      	ldr	r3, [pc, #732]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fe6:	f023 0207 	bic.w	r2, r3, #7
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ff0:	49b3      	ldr	r1, [pc, #716]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	658b      	str	r3, [r1, #88]	; 0x58
 8003ff6:	e001      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff8:	7dfb      	ldrb	r3, [r7, #23]
 8003ffa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0320 	and.w	r3, r3, #32
 8004004:	2b00      	cmp	r3, #0
 8004006:	d04b      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800400e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004012:	d02e      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8004014:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004018:	d828      	bhi.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800401a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800401e:	d02a      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8004020:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004024:	d822      	bhi.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004026:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800402a:	d026      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800402c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004030:	d81c      	bhi.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004032:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004036:	d010      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8004038:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800403c:	d816      	bhi.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800403e:	2b00      	cmp	r3, #0
 8004040:	d01d      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8004042:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004046:	d111      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	3304      	adds	r3, #4
 800404c:	2100      	movs	r1, #0
 800404e:	4618      	mov	r0, r3
 8004050:	f000 fa66 	bl	8004520 <RCCEx_PLL2_Config>
 8004054:	4603      	mov	r3, r0
 8004056:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004058:	e012      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	3324      	adds	r3, #36	; 0x24
 800405e:	2102      	movs	r1, #2
 8004060:	4618      	mov	r0, r3
 8004062:	f000 fb0f 	bl	8004684 <RCCEx_PLL3_Config>
 8004066:	4603      	mov	r3, r0
 8004068:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800406a:	e009      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	75fb      	strb	r3, [r7, #23]
      break;
 8004070:	e006      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8004072:	bf00      	nop
 8004074:	e004      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8004076:	bf00      	nop
 8004078:	e002      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800407a:	bf00      	nop
 800407c:	e000      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800407e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004080:	7dfb      	ldrb	r3, [r7, #23]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10a      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004086:	4b8e      	ldr	r3, [pc, #568]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800408a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004094:	498a      	ldr	r1, [pc, #552]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004096:	4313      	orrs	r3, r2
 8004098:	654b      	str	r3, [r1, #84]	; 0x54
 800409a:	e001      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409c:	7dfb      	ldrb	r3, [r7, #23]
 800409e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d04b      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040b2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80040b6:	d02e      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 80040b8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80040bc:	d828      	bhi.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80040be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040c2:	d02a      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80040c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040c8:	d822      	bhi.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80040ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040ce:	d026      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80040d0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040d4:	d81c      	bhi.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80040d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040da:	d010      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 80040dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040e0:	d816      	bhi.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d01d      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80040e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ea:	d111      	bne.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	3304      	adds	r3, #4
 80040f0:	2100      	movs	r1, #0
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 fa14 	bl	8004520 <RCCEx_PLL2_Config>
 80040f8:	4603      	mov	r3, r0
 80040fa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80040fc:	e012      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	3324      	adds	r3, #36	; 0x24
 8004102:	2102      	movs	r1, #2
 8004104:	4618      	mov	r0, r3
 8004106:	f000 fabd 	bl	8004684 <RCCEx_PLL3_Config>
 800410a:	4603      	mov	r3, r0
 800410c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800410e:	e009      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	75fb      	strb	r3, [r7, #23]
      break;
 8004114:	e006      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8004116:	bf00      	nop
 8004118:	e004      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800411a:	bf00      	nop
 800411c:	e002      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800411e:	bf00      	nop
 8004120:	e000      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8004122:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004124:	7dfb      	ldrb	r3, [r7, #23]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10a      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800412a:	4b65      	ldr	r3, [pc, #404]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800412c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004138:	4961      	ldr	r1, [pc, #388]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800413a:	4313      	orrs	r3, r2
 800413c:	658b      	str	r3, [r1, #88]	; 0x58
 800413e:	e001      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004140:	7dfb      	ldrb	r3, [r7, #23]
 8004142:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800414c:	2b00      	cmp	r3, #0
 800414e:	d04b      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004156:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800415a:	d02e      	beq.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800415c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004160:	d828      	bhi.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8004162:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004166:	d02a      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8004168:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800416c:	d822      	bhi.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800416e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004172:	d026      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8004174:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004178:	d81c      	bhi.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800417a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800417e:	d010      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8004180:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004184:	d816      	bhi.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d01d      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800418a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800418e:	d111      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3304      	adds	r3, #4
 8004194:	2100      	movs	r1, #0
 8004196:	4618      	mov	r0, r3
 8004198:	f000 f9c2 	bl	8004520 <RCCEx_PLL2_Config>
 800419c:	4603      	mov	r3, r0
 800419e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80041a0:	e012      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	3324      	adds	r3, #36	; 0x24
 80041a6:	2102      	movs	r1, #2
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 fa6b 	bl	8004684 <RCCEx_PLL3_Config>
 80041ae:	4603      	mov	r3, r0
 80041b0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80041b2:	e009      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	75fb      	strb	r3, [r7, #23]
      break;
 80041b8:	e006      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80041ba:	bf00      	nop
 80041bc:	e004      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80041be:	bf00      	nop
 80041c0:	e002      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80041c2:	bf00      	nop
 80041c4:	e000      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 80041c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041c8:	7dfb      	ldrb	r3, [r7, #23]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d10a      	bne.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80041ce:	4b3c      	ldr	r3, [pc, #240]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041dc:	4938      	ldr	r1, [pc, #224]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	658b      	str	r3, [r1, #88]	; 0x58
 80041e2:	e001      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e4:	7dfb      	ldrb	r3, [r7, #23]
 80041e6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0308 	and.w	r3, r3, #8
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d01a      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041fe:	d10a      	bne.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3324      	adds	r3, #36	; 0x24
 8004204:	2102      	movs	r1, #2
 8004206:	4618      	mov	r0, r3
 8004208:	f000 fa3c 	bl	8004684 <RCCEx_PLL3_Config>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004216:	4b2a      	ldr	r3, [pc, #168]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004224:	4926      	ldr	r1, [pc, #152]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004226:	4313      	orrs	r3, r2
 8004228:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0310 	and.w	r3, r3, #16
 8004232:	2b00      	cmp	r3, #0
 8004234:	d01a      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800423c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004240:	d10a      	bne.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3324      	adds	r3, #36	; 0x24
 8004246:	2102      	movs	r1, #2
 8004248:	4618      	mov	r0, r3
 800424a:	f000 fa1b 	bl	8004684 <RCCEx_PLL3_Config>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004258:	4b19      	ldr	r3, [pc, #100]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800425a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004266:	4916      	ldr	r1, [pc, #88]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004268:	4313      	orrs	r3, r2
 800426a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d036      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800427e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004282:	d01f      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004284:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004288:	d817      	bhi.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800428e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004292:	d009      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8004294:	e011      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	3304      	adds	r3, #4
 800429a:	2100      	movs	r1, #0
 800429c:	4618      	mov	r0, r3
 800429e:	f000 f93f 	bl	8004520 <RCCEx_PLL2_Config>
 80042a2:	4603      	mov	r3, r0
 80042a4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80042a6:	e00e      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	3324      	adds	r3, #36	; 0x24
 80042ac:	2102      	movs	r1, #2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 f9e8 	bl	8004684 <RCCEx_PLL3_Config>
 80042b4:	4603      	mov	r3, r0
 80042b6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80042b8:	e005      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	75fb      	strb	r3, [r7, #23]
      break;
 80042be:	e002      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 80042c0:	58024400 	.word	0x58024400
      break;
 80042c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042c6:	7dfb      	ldrb	r3, [r7, #23]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10a      	bne.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042cc:	4b93      	ldr	r3, [pc, #588]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80042ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80042da:	4990      	ldr	r1, [pc, #576]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	658b      	str	r3, [r1, #88]	; 0x58
 80042e0:	e001      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e2:	7dfb      	ldrb	r3, [r7, #23]
 80042e4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d033      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042f8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80042fc:	d01c      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80042fe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004302:	d816      	bhi.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8004304:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004308:	d003      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800430a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800430e:	d007      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8004310:	e00f      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004312:	4b82      	ldr	r3, [pc, #520]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004316:	4a81      	ldr	r2, [pc, #516]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004318:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800431c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800431e:	e00c      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3324      	adds	r3, #36	; 0x24
 8004324:	2101      	movs	r1, #1
 8004326:	4618      	mov	r0, r3
 8004328:	f000 f9ac 	bl	8004684 <RCCEx_PLL3_Config>
 800432c:	4603      	mov	r3, r0
 800432e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004330:	e003      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	75fb      	strb	r3, [r7, #23]
      break;
 8004336:	e000      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8004338:	bf00      	nop
    }

    if(ret == HAL_OK)
 800433a:	7dfb      	ldrb	r3, [r7, #23]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10a      	bne.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004340:	4b76      	ldr	r3, [pc, #472]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004344:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800434e:	4973      	ldr	r1, [pc, #460]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004350:	4313      	orrs	r3, r2
 8004352:	654b      	str	r3, [r1, #84]	; 0x54
 8004354:	e001      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004356:	7dfb      	ldrb	r3, [r7, #23]
 8004358:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d029      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800436e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004372:	d007      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8004374:	e00f      	b.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004376:	4b69      	ldr	r3, [pc, #420]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437a:	4a68      	ldr	r2, [pc, #416]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800437c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004380:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004382:	e00b      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3304      	adds	r3, #4
 8004388:	2102      	movs	r1, #2
 800438a:	4618      	mov	r0, r3
 800438c:	f000 f8c8 	bl	8004520 <RCCEx_PLL2_Config>
 8004390:	4603      	mov	r3, r0
 8004392:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004394:	e002      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	75fb      	strb	r3, [r7, #23]
      break;
 800439a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800439c:	7dfb      	ldrb	r3, [r7, #23]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d109      	bne.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80043a2:	4b5e      	ldr	r3, [pc, #376]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80043a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ae:	495b      	ldr	r1, [pc, #364]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80043b4:	e001      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b6:	7dfb      	ldrb	r3, [r7, #23]
 80043b8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00a      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	3324      	adds	r3, #36	; 0x24
 80043ca:	2102      	movs	r1, #2
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 f959 	bl	8004684 <RCCEx_PLL3_Config>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d001      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d030      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043f0:	d017      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80043f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043f6:	d811      	bhi.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80043f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043fc:	d013      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80043fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004402:	d80b      	bhi.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8004404:	2b00      	cmp	r3, #0
 8004406:	d010      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8004408:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800440c:	d106      	bne.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800440e:	4b43      	ldr	r3, [pc, #268]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004412:	4a42      	ldr	r2, [pc, #264]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004414:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004418:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800441a:	e007      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	75fb      	strb	r3, [r7, #23]
      break;
 8004420:	e004      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8004422:	bf00      	nop
 8004424:	e002      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8004426:	bf00      	nop
 8004428:	e000      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800442a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800442c:	7dfb      	ldrb	r3, [r7, #23]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d109      	bne.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004432:	4b3a      	ldr	r3, [pc, #232]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004436:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800443e:	4937      	ldr	r1, [pc, #220]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004440:	4313      	orrs	r3, r2
 8004442:	654b      	str	r3, [r1, #84]	; 0x54
 8004444:	e001      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004446:	7dfb      	ldrb	r3, [r7, #23]
 8004448:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d008      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004456:	4b31      	ldr	r3, [pc, #196]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004458:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800445a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004462:	492e      	ldr	r1, [pc, #184]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004464:	4313      	orrs	r3, r2
 8004466:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d009      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004474:	4b29      	ldr	r3, [pc, #164]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004482:	4926      	ldr	r1, [pc, #152]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004484:	4313      	orrs	r3, r2
 8004486:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d008      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004494:	4b21      	ldr	r3, [pc, #132]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004498:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044a0:	491e      	ldr	r1, [pc, #120]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00d      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044b2:	4b1a      	ldr	r3, [pc, #104]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	4a19      	ldr	r2, [pc, #100]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80044bc:	6113      	str	r3, [r2, #16]
 80044be:	4b17      	ldr	r3, [pc, #92]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044c0:	691a      	ldr	r2, [r3, #16]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80044c8:	4914      	ldr	r1, [pc, #80]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	da08      	bge.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80044d6:	4b11      	ldr	r3, [pc, #68]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044e2:	490e      	ldr	r1, [pc, #56]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d009      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80044f4:	4b09      	ldr	r3, [pc, #36]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004502:	4906      	ldr	r1, [pc, #24]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004504:	4313      	orrs	r3, r2
 8004506:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004508:	7dbb      	ldrb	r3, [r7, #22]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800450e:	2300      	movs	r3, #0
 8004510:	e000      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
}
 8004514:	4618      	mov	r0, r3
 8004516:	3718      	adds	r7, #24
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	58024400 	.word	0x58024400

08004520 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800452a:	2300      	movs	r3, #0
 800452c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800452e:	4b53      	ldr	r3, [pc, #332]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004532:	f003 0303 	and.w	r3, r3, #3
 8004536:	2b03      	cmp	r3, #3
 8004538:	d101      	bne.n	800453e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e099      	b.n	8004672 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800453e:	4b4f      	ldr	r3, [pc, #316]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a4e      	ldr	r2, [pc, #312]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004544:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004548:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800454a:	f7fd fa3f 	bl	80019cc <HAL_GetTick>
 800454e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004550:	e008      	b.n	8004564 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004552:	f7fd fa3b 	bl	80019cc <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d901      	bls.n	8004564 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e086      	b.n	8004672 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004564:	4b45      	ldr	r3, [pc, #276]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1f0      	bne.n	8004552 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004570:	4b42      	ldr	r3, [pc, #264]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004574:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	031b      	lsls	r3, r3, #12
 800457e:	493f      	ldr	r1, [pc, #252]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004580:	4313      	orrs	r3, r2
 8004582:	628b      	str	r3, [r1, #40]	; 0x28
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	3b01      	subs	r3, #1
 800458a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	3b01      	subs	r3, #1
 8004594:	025b      	lsls	r3, r3, #9
 8004596:	b29b      	uxth	r3, r3
 8004598:	431a      	orrs	r2, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	3b01      	subs	r3, #1
 80045a0:	041b      	lsls	r3, r3, #16
 80045a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80045a6:	431a      	orrs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	3b01      	subs	r3, #1
 80045ae:	061b      	lsls	r3, r3, #24
 80045b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80045b4:	4931      	ldr	r1, [pc, #196]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80045ba:	4b30      	ldr	r3, [pc, #192]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	492d      	ldr	r1, [pc, #180]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80045cc:	4b2b      	ldr	r3, [pc, #172]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d0:	f023 0220 	bic.w	r2, r3, #32
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	4928      	ldr	r1, [pc, #160]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80045de:	4b27      	ldr	r3, [pc, #156]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e2:	4a26      	ldr	r2, [pc, #152]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045e4:	f023 0310 	bic.w	r3, r3, #16
 80045e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80045ea:	4b24      	ldr	r3, [pc, #144]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045ee:	4b24      	ldr	r3, [pc, #144]	; (8004680 <RCCEx_PLL2_Config+0x160>)
 80045f0:	4013      	ands	r3, r2
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	69d2      	ldr	r2, [r2, #28]
 80045f6:	00d2      	lsls	r2, r2, #3
 80045f8:	4920      	ldr	r1, [pc, #128]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80045fe:	4b1f      	ldr	r3, [pc, #124]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004602:	4a1e      	ldr	r2, [pc, #120]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004604:	f043 0310 	orr.w	r3, r3, #16
 8004608:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d106      	bne.n	800461e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004610:	4b1a      	ldr	r3, [pc, #104]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004614:	4a19      	ldr	r2, [pc, #100]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004616:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800461a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800461c:	e00f      	b.n	800463e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b01      	cmp	r3, #1
 8004622:	d106      	bne.n	8004632 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004624:	4b15      	ldr	r3, [pc, #84]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004628:	4a14      	ldr	r2, [pc, #80]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 800462a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800462e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004630:	e005      	b.n	800463e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004632:	4b12      	ldr	r3, [pc, #72]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004636:	4a11      	ldr	r2, [pc, #68]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004638:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800463c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800463e:	4b0f      	ldr	r3, [pc, #60]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a0e      	ldr	r2, [pc, #56]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004644:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004648:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800464a:	f7fd f9bf 	bl	80019cc <HAL_GetTick>
 800464e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004650:	e008      	b.n	8004664 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004652:	f7fd f9bb 	bl	80019cc <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e006      	b.n	8004672 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004664:	4b05      	ldr	r3, [pc, #20]	; (800467c <RCCEx_PLL2_Config+0x15c>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0f0      	beq.n	8004652 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004670:	7bfb      	ldrb	r3, [r7, #15]
}
 8004672:	4618      	mov	r0, r3
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	58024400 	.word	0x58024400
 8004680:	ffff0007 	.word	0xffff0007

08004684 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800468e:	2300      	movs	r3, #0
 8004690:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004692:	4b53      	ldr	r3, [pc, #332]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	2b03      	cmp	r3, #3
 800469c:	d101      	bne.n	80046a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e099      	b.n	80047d6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80046a2:	4b4f      	ldr	r3, [pc, #316]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a4e      	ldr	r2, [pc, #312]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 80046a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ae:	f7fd f98d 	bl	80019cc <HAL_GetTick>
 80046b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80046b4:	e008      	b.n	80046c8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80046b6:	f7fd f989 	bl	80019cc <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d901      	bls.n	80046c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e086      	b.n	80047d6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80046c8:	4b45      	ldr	r3, [pc, #276]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d1f0      	bne.n	80046b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80046d4:	4b42      	ldr	r3, [pc, #264]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 80046d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	051b      	lsls	r3, r3, #20
 80046e2:	493f      	ldr	r1, [pc, #252]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	628b      	str	r3, [r1, #40]	; 0x28
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	3b01      	subs	r3, #1
 80046ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	3b01      	subs	r3, #1
 80046f8:	025b      	lsls	r3, r3, #9
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	431a      	orrs	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	3b01      	subs	r3, #1
 8004704:	041b      	lsls	r3, r3, #16
 8004706:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800470a:	431a      	orrs	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	3b01      	subs	r3, #1
 8004712:	061b      	lsls	r3, r3, #24
 8004714:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004718:	4931      	ldr	r1, [pc, #196]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 800471a:	4313      	orrs	r3, r2
 800471c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800471e:	4b30      	ldr	r3, [pc, #192]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004722:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	492d      	ldr	r1, [pc, #180]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 800472c:	4313      	orrs	r3, r2
 800472e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004730:	4b2b      	ldr	r3, [pc, #172]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004734:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	4928      	ldr	r1, [pc, #160]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 800473e:	4313      	orrs	r3, r2
 8004740:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004742:	4b27      	ldr	r3, [pc, #156]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004746:	4a26      	ldr	r2, [pc, #152]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004748:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800474c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800474e:	4b24      	ldr	r3, [pc, #144]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004750:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004752:	4b24      	ldr	r3, [pc, #144]	; (80047e4 <RCCEx_PLL3_Config+0x160>)
 8004754:	4013      	ands	r3, r2
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	69d2      	ldr	r2, [r2, #28]
 800475a:	00d2      	lsls	r2, r2, #3
 800475c:	4920      	ldr	r1, [pc, #128]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 800475e:	4313      	orrs	r3, r2
 8004760:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004762:	4b1f      	ldr	r3, [pc, #124]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004766:	4a1e      	ldr	r2, [pc, #120]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800476c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d106      	bne.n	8004782 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004774:	4b1a      	ldr	r3, [pc, #104]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004778:	4a19      	ldr	r2, [pc, #100]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 800477a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800477e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004780:	e00f      	b.n	80047a2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d106      	bne.n	8004796 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004788:	4b15      	ldr	r3, [pc, #84]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 800478a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478c:	4a14      	ldr	r2, [pc, #80]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 800478e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004792:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004794:	e005      	b.n	80047a2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004796:	4b12      	ldr	r3, [pc, #72]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 8004798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800479a:	4a11      	ldr	r2, [pc, #68]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 800479c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047a0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80047a2:	4b0f      	ldr	r3, [pc, #60]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a0e      	ldr	r2, [pc, #56]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 80047a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047ae:	f7fd f90d 	bl	80019cc <HAL_GetTick>
 80047b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80047b4:	e008      	b.n	80047c8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80047b6:	f7fd f909 	bl	80019cc <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d901      	bls.n	80047c8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e006      	b.n	80047d6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80047c8:	4b05      	ldr	r3, [pc, #20]	; (80047e0 <RCCEx_PLL3_Config+0x15c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0f0      	beq.n	80047b6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	58024400 	.word	0x58024400
 80047e4:	ffff0007 	.word	0xffff0007

080047e8 <__errno>:
 80047e8:	4b01      	ldr	r3, [pc, #4]	; (80047f0 <__errno+0x8>)
 80047ea:	6818      	ldr	r0, [r3, #0]
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	24000014 	.word	0x24000014

080047f4 <__libc_init_array>:
 80047f4:	b570      	push	{r4, r5, r6, lr}
 80047f6:	4d0d      	ldr	r5, [pc, #52]	; (800482c <__libc_init_array+0x38>)
 80047f8:	4c0d      	ldr	r4, [pc, #52]	; (8004830 <__libc_init_array+0x3c>)
 80047fa:	1b64      	subs	r4, r4, r5
 80047fc:	10a4      	asrs	r4, r4, #2
 80047fe:	2600      	movs	r6, #0
 8004800:	42a6      	cmp	r6, r4
 8004802:	d109      	bne.n	8004818 <__libc_init_array+0x24>
 8004804:	4d0b      	ldr	r5, [pc, #44]	; (8004834 <__libc_init_array+0x40>)
 8004806:	4c0c      	ldr	r4, [pc, #48]	; (8004838 <__libc_init_array+0x44>)
 8004808:	f004 fb76 	bl	8008ef8 <_init>
 800480c:	1b64      	subs	r4, r4, r5
 800480e:	10a4      	asrs	r4, r4, #2
 8004810:	2600      	movs	r6, #0
 8004812:	42a6      	cmp	r6, r4
 8004814:	d105      	bne.n	8004822 <__libc_init_array+0x2e>
 8004816:	bd70      	pop	{r4, r5, r6, pc}
 8004818:	f855 3b04 	ldr.w	r3, [r5], #4
 800481c:	4798      	blx	r3
 800481e:	3601      	adds	r6, #1
 8004820:	e7ee      	b.n	8004800 <__libc_init_array+0xc>
 8004822:	f855 3b04 	ldr.w	r3, [r5], #4
 8004826:	4798      	blx	r3
 8004828:	3601      	adds	r6, #1
 800482a:	e7f2      	b.n	8004812 <__libc_init_array+0x1e>
 800482c:	08009414 	.word	0x08009414
 8004830:	08009414 	.word	0x08009414
 8004834:	08009414 	.word	0x08009414
 8004838:	08009418 	.word	0x08009418

0800483c <memset>:
 800483c:	4402      	add	r2, r0
 800483e:	4603      	mov	r3, r0
 8004840:	4293      	cmp	r3, r2
 8004842:	d100      	bne.n	8004846 <memset+0xa>
 8004844:	4770      	bx	lr
 8004846:	f803 1b01 	strb.w	r1, [r3], #1
 800484a:	e7f9      	b.n	8004840 <memset+0x4>

0800484c <__cvt>:
 800484c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800484e:	ed2d 8b02 	vpush	{d8}
 8004852:	eeb0 8b40 	vmov.f64	d8, d0
 8004856:	b085      	sub	sp, #20
 8004858:	4617      	mov	r7, r2
 800485a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800485c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800485e:	ee18 2a90 	vmov	r2, s17
 8004862:	f025 0520 	bic.w	r5, r5, #32
 8004866:	2a00      	cmp	r2, #0
 8004868:	bfb6      	itet	lt
 800486a:	222d      	movlt	r2, #45	; 0x2d
 800486c:	2200      	movge	r2, #0
 800486e:	eeb1 8b40 	vneglt.f64	d8, d0
 8004872:	2d46      	cmp	r5, #70	; 0x46
 8004874:	460c      	mov	r4, r1
 8004876:	701a      	strb	r2, [r3, #0]
 8004878:	d004      	beq.n	8004884 <__cvt+0x38>
 800487a:	2d45      	cmp	r5, #69	; 0x45
 800487c:	d100      	bne.n	8004880 <__cvt+0x34>
 800487e:	3401      	adds	r4, #1
 8004880:	2102      	movs	r1, #2
 8004882:	e000      	b.n	8004886 <__cvt+0x3a>
 8004884:	2103      	movs	r1, #3
 8004886:	ab03      	add	r3, sp, #12
 8004888:	9301      	str	r3, [sp, #4]
 800488a:	ab02      	add	r3, sp, #8
 800488c:	9300      	str	r3, [sp, #0]
 800488e:	4622      	mov	r2, r4
 8004890:	4633      	mov	r3, r6
 8004892:	eeb0 0b48 	vmov.f64	d0, d8
 8004896:	f001 fd53 	bl	8006340 <_dtoa_r>
 800489a:	2d47      	cmp	r5, #71	; 0x47
 800489c:	d109      	bne.n	80048b2 <__cvt+0x66>
 800489e:	07fb      	lsls	r3, r7, #31
 80048a0:	d407      	bmi.n	80048b2 <__cvt+0x66>
 80048a2:	9b03      	ldr	r3, [sp, #12]
 80048a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048a6:	1a1b      	subs	r3, r3, r0
 80048a8:	6013      	str	r3, [r2, #0]
 80048aa:	b005      	add	sp, #20
 80048ac:	ecbd 8b02 	vpop	{d8}
 80048b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048b2:	2d46      	cmp	r5, #70	; 0x46
 80048b4:	eb00 0204 	add.w	r2, r0, r4
 80048b8:	d10c      	bne.n	80048d4 <__cvt+0x88>
 80048ba:	7803      	ldrb	r3, [r0, #0]
 80048bc:	2b30      	cmp	r3, #48	; 0x30
 80048be:	d107      	bne.n	80048d0 <__cvt+0x84>
 80048c0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80048c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c8:	bf1c      	itt	ne
 80048ca:	f1c4 0401 	rsbne	r4, r4, #1
 80048ce:	6034      	strne	r4, [r6, #0]
 80048d0:	6833      	ldr	r3, [r6, #0]
 80048d2:	441a      	add	r2, r3
 80048d4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80048d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048dc:	bf08      	it	eq
 80048de:	9203      	streq	r2, [sp, #12]
 80048e0:	2130      	movs	r1, #48	; 0x30
 80048e2:	9b03      	ldr	r3, [sp, #12]
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d2dc      	bcs.n	80048a2 <__cvt+0x56>
 80048e8:	1c5c      	adds	r4, r3, #1
 80048ea:	9403      	str	r4, [sp, #12]
 80048ec:	7019      	strb	r1, [r3, #0]
 80048ee:	e7f8      	b.n	80048e2 <__cvt+0x96>

080048f0 <__exponent>:
 80048f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048f2:	4603      	mov	r3, r0
 80048f4:	2900      	cmp	r1, #0
 80048f6:	bfb8      	it	lt
 80048f8:	4249      	neglt	r1, r1
 80048fa:	f803 2b02 	strb.w	r2, [r3], #2
 80048fe:	bfb4      	ite	lt
 8004900:	222d      	movlt	r2, #45	; 0x2d
 8004902:	222b      	movge	r2, #43	; 0x2b
 8004904:	2909      	cmp	r1, #9
 8004906:	7042      	strb	r2, [r0, #1]
 8004908:	dd2a      	ble.n	8004960 <__exponent+0x70>
 800490a:	f10d 0407 	add.w	r4, sp, #7
 800490e:	46a4      	mov	ip, r4
 8004910:	270a      	movs	r7, #10
 8004912:	46a6      	mov	lr, r4
 8004914:	460a      	mov	r2, r1
 8004916:	fb91 f6f7 	sdiv	r6, r1, r7
 800491a:	fb07 1516 	mls	r5, r7, r6, r1
 800491e:	3530      	adds	r5, #48	; 0x30
 8004920:	2a63      	cmp	r2, #99	; 0x63
 8004922:	f104 34ff 	add.w	r4, r4, #4294967295
 8004926:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800492a:	4631      	mov	r1, r6
 800492c:	dcf1      	bgt.n	8004912 <__exponent+0x22>
 800492e:	3130      	adds	r1, #48	; 0x30
 8004930:	f1ae 0502 	sub.w	r5, lr, #2
 8004934:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004938:	1c44      	adds	r4, r0, #1
 800493a:	4629      	mov	r1, r5
 800493c:	4561      	cmp	r1, ip
 800493e:	d30a      	bcc.n	8004956 <__exponent+0x66>
 8004940:	f10d 0209 	add.w	r2, sp, #9
 8004944:	eba2 020e 	sub.w	r2, r2, lr
 8004948:	4565      	cmp	r5, ip
 800494a:	bf88      	it	hi
 800494c:	2200      	movhi	r2, #0
 800494e:	4413      	add	r3, r2
 8004950:	1a18      	subs	r0, r3, r0
 8004952:	b003      	add	sp, #12
 8004954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004956:	f811 2b01 	ldrb.w	r2, [r1], #1
 800495a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800495e:	e7ed      	b.n	800493c <__exponent+0x4c>
 8004960:	2330      	movs	r3, #48	; 0x30
 8004962:	3130      	adds	r1, #48	; 0x30
 8004964:	7083      	strb	r3, [r0, #2]
 8004966:	70c1      	strb	r1, [r0, #3]
 8004968:	1d03      	adds	r3, r0, #4
 800496a:	e7f1      	b.n	8004950 <__exponent+0x60>
 800496c:	0000      	movs	r0, r0
	...

08004970 <_printf_float>:
 8004970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004974:	b08b      	sub	sp, #44	; 0x2c
 8004976:	460c      	mov	r4, r1
 8004978:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800497c:	4616      	mov	r6, r2
 800497e:	461f      	mov	r7, r3
 8004980:	4605      	mov	r5, r0
 8004982:	f002 fdcf 	bl	8007524 <_localeconv_r>
 8004986:	f8d0 b000 	ldr.w	fp, [r0]
 800498a:	4658      	mov	r0, fp
 800498c:	f7fb fca8 	bl	80002e0 <strlen>
 8004990:	2300      	movs	r3, #0
 8004992:	9308      	str	r3, [sp, #32]
 8004994:	f8d8 3000 	ldr.w	r3, [r8]
 8004998:	f894 9018 	ldrb.w	r9, [r4, #24]
 800499c:	6822      	ldr	r2, [r4, #0]
 800499e:	3307      	adds	r3, #7
 80049a0:	f023 0307 	bic.w	r3, r3, #7
 80049a4:	f103 0108 	add.w	r1, r3, #8
 80049a8:	f8c8 1000 	str.w	r1, [r8]
 80049ac:	4682      	mov	sl, r0
 80049ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049b2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80049b6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8004c18 <_printf_float+0x2a8>
 80049ba:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80049be:	eeb0 6bc0 	vabs.f64	d6, d0
 80049c2:	eeb4 6b47 	vcmp.f64	d6, d7
 80049c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ca:	dd24      	ble.n	8004a16 <_printf_float+0xa6>
 80049cc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80049d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049d4:	d502      	bpl.n	80049dc <_printf_float+0x6c>
 80049d6:	232d      	movs	r3, #45	; 0x2d
 80049d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049dc:	4b90      	ldr	r3, [pc, #576]	; (8004c20 <_printf_float+0x2b0>)
 80049de:	4891      	ldr	r0, [pc, #580]	; (8004c24 <_printf_float+0x2b4>)
 80049e0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80049e4:	bf94      	ite	ls
 80049e6:	4698      	movls	r8, r3
 80049e8:	4680      	movhi	r8, r0
 80049ea:	2303      	movs	r3, #3
 80049ec:	6123      	str	r3, [r4, #16]
 80049ee:	f022 0204 	bic.w	r2, r2, #4
 80049f2:	2300      	movs	r3, #0
 80049f4:	6022      	str	r2, [r4, #0]
 80049f6:	9304      	str	r3, [sp, #16]
 80049f8:	9700      	str	r7, [sp, #0]
 80049fa:	4633      	mov	r3, r6
 80049fc:	aa09      	add	r2, sp, #36	; 0x24
 80049fe:	4621      	mov	r1, r4
 8004a00:	4628      	mov	r0, r5
 8004a02:	f000 f9d3 	bl	8004dac <_printf_common>
 8004a06:	3001      	adds	r0, #1
 8004a08:	f040 808a 	bne.w	8004b20 <_printf_float+0x1b0>
 8004a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a10:	b00b      	add	sp, #44	; 0x2c
 8004a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a16:	eeb4 0b40 	vcmp.f64	d0, d0
 8004a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a1e:	d709      	bvc.n	8004a34 <_printf_float+0xc4>
 8004a20:	ee10 3a90 	vmov	r3, s1
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	bfbc      	itt	lt
 8004a28:	232d      	movlt	r3, #45	; 0x2d
 8004a2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a2e:	487e      	ldr	r0, [pc, #504]	; (8004c28 <_printf_float+0x2b8>)
 8004a30:	4b7e      	ldr	r3, [pc, #504]	; (8004c2c <_printf_float+0x2bc>)
 8004a32:	e7d5      	b.n	80049e0 <_printf_float+0x70>
 8004a34:	6863      	ldr	r3, [r4, #4]
 8004a36:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004a3a:	9104      	str	r1, [sp, #16]
 8004a3c:	1c59      	adds	r1, r3, #1
 8004a3e:	d13c      	bne.n	8004aba <_printf_float+0x14a>
 8004a40:	2306      	movs	r3, #6
 8004a42:	6063      	str	r3, [r4, #4]
 8004a44:	2300      	movs	r3, #0
 8004a46:	9303      	str	r3, [sp, #12]
 8004a48:	ab08      	add	r3, sp, #32
 8004a4a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004a4e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a52:	ab07      	add	r3, sp, #28
 8004a54:	6861      	ldr	r1, [r4, #4]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	6022      	str	r2, [r4, #0]
 8004a5a:	f10d 031b 	add.w	r3, sp, #27
 8004a5e:	4628      	mov	r0, r5
 8004a60:	f7ff fef4 	bl	800484c <__cvt>
 8004a64:	9b04      	ldr	r3, [sp, #16]
 8004a66:	9907      	ldr	r1, [sp, #28]
 8004a68:	2b47      	cmp	r3, #71	; 0x47
 8004a6a:	4680      	mov	r8, r0
 8004a6c:	d108      	bne.n	8004a80 <_printf_float+0x110>
 8004a6e:	1cc8      	adds	r0, r1, #3
 8004a70:	db02      	blt.n	8004a78 <_printf_float+0x108>
 8004a72:	6863      	ldr	r3, [r4, #4]
 8004a74:	4299      	cmp	r1, r3
 8004a76:	dd41      	ble.n	8004afc <_printf_float+0x18c>
 8004a78:	f1a9 0902 	sub.w	r9, r9, #2
 8004a7c:	fa5f f989 	uxtb.w	r9, r9
 8004a80:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a84:	d820      	bhi.n	8004ac8 <_printf_float+0x158>
 8004a86:	3901      	subs	r1, #1
 8004a88:	464a      	mov	r2, r9
 8004a8a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a8e:	9107      	str	r1, [sp, #28]
 8004a90:	f7ff ff2e 	bl	80048f0 <__exponent>
 8004a94:	9a08      	ldr	r2, [sp, #32]
 8004a96:	9004      	str	r0, [sp, #16]
 8004a98:	1813      	adds	r3, r2, r0
 8004a9a:	2a01      	cmp	r2, #1
 8004a9c:	6123      	str	r3, [r4, #16]
 8004a9e:	dc02      	bgt.n	8004aa6 <_printf_float+0x136>
 8004aa0:	6822      	ldr	r2, [r4, #0]
 8004aa2:	07d2      	lsls	r2, r2, #31
 8004aa4:	d501      	bpl.n	8004aaa <_printf_float+0x13a>
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	6123      	str	r3, [r4, #16]
 8004aaa:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0a2      	beq.n	80049f8 <_printf_float+0x88>
 8004ab2:	232d      	movs	r3, #45	; 0x2d
 8004ab4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab8:	e79e      	b.n	80049f8 <_printf_float+0x88>
 8004aba:	9904      	ldr	r1, [sp, #16]
 8004abc:	2947      	cmp	r1, #71	; 0x47
 8004abe:	d1c1      	bne.n	8004a44 <_printf_float+0xd4>
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1bf      	bne.n	8004a44 <_printf_float+0xd4>
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e7bc      	b.n	8004a42 <_printf_float+0xd2>
 8004ac8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004acc:	d118      	bne.n	8004b00 <_printf_float+0x190>
 8004ace:	2900      	cmp	r1, #0
 8004ad0:	6863      	ldr	r3, [r4, #4]
 8004ad2:	dd0b      	ble.n	8004aec <_printf_float+0x17c>
 8004ad4:	6121      	str	r1, [r4, #16]
 8004ad6:	b913      	cbnz	r3, 8004ade <_printf_float+0x16e>
 8004ad8:	6822      	ldr	r2, [r4, #0]
 8004ada:	07d0      	lsls	r0, r2, #31
 8004adc:	d502      	bpl.n	8004ae4 <_printf_float+0x174>
 8004ade:	3301      	adds	r3, #1
 8004ae0:	440b      	add	r3, r1
 8004ae2:	6123      	str	r3, [r4, #16]
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	65a1      	str	r1, [r4, #88]	; 0x58
 8004ae8:	9304      	str	r3, [sp, #16]
 8004aea:	e7de      	b.n	8004aaa <_printf_float+0x13a>
 8004aec:	b913      	cbnz	r3, 8004af4 <_printf_float+0x184>
 8004aee:	6822      	ldr	r2, [r4, #0]
 8004af0:	07d2      	lsls	r2, r2, #31
 8004af2:	d501      	bpl.n	8004af8 <_printf_float+0x188>
 8004af4:	3302      	adds	r3, #2
 8004af6:	e7f4      	b.n	8004ae2 <_printf_float+0x172>
 8004af8:	2301      	movs	r3, #1
 8004afa:	e7f2      	b.n	8004ae2 <_printf_float+0x172>
 8004afc:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004b00:	9b08      	ldr	r3, [sp, #32]
 8004b02:	4299      	cmp	r1, r3
 8004b04:	db05      	blt.n	8004b12 <_printf_float+0x1a2>
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	6121      	str	r1, [r4, #16]
 8004b0a:	07d8      	lsls	r0, r3, #31
 8004b0c:	d5ea      	bpl.n	8004ae4 <_printf_float+0x174>
 8004b0e:	1c4b      	adds	r3, r1, #1
 8004b10:	e7e7      	b.n	8004ae2 <_printf_float+0x172>
 8004b12:	2900      	cmp	r1, #0
 8004b14:	bfd4      	ite	le
 8004b16:	f1c1 0202 	rsble	r2, r1, #2
 8004b1a:	2201      	movgt	r2, #1
 8004b1c:	4413      	add	r3, r2
 8004b1e:	e7e0      	b.n	8004ae2 <_printf_float+0x172>
 8004b20:	6823      	ldr	r3, [r4, #0]
 8004b22:	055a      	lsls	r2, r3, #21
 8004b24:	d407      	bmi.n	8004b36 <_printf_float+0x1c6>
 8004b26:	6923      	ldr	r3, [r4, #16]
 8004b28:	4642      	mov	r2, r8
 8004b2a:	4631      	mov	r1, r6
 8004b2c:	4628      	mov	r0, r5
 8004b2e:	47b8      	blx	r7
 8004b30:	3001      	adds	r0, #1
 8004b32:	d12a      	bne.n	8004b8a <_printf_float+0x21a>
 8004b34:	e76a      	b.n	8004a0c <_printf_float+0x9c>
 8004b36:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b3a:	f240 80e2 	bls.w	8004d02 <_printf_float+0x392>
 8004b3e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004b42:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b4a:	d133      	bne.n	8004bb4 <_printf_float+0x244>
 8004b4c:	4a38      	ldr	r2, [pc, #224]	; (8004c30 <_printf_float+0x2c0>)
 8004b4e:	2301      	movs	r3, #1
 8004b50:	4631      	mov	r1, r6
 8004b52:	4628      	mov	r0, r5
 8004b54:	47b8      	blx	r7
 8004b56:	3001      	adds	r0, #1
 8004b58:	f43f af58 	beq.w	8004a0c <_printf_float+0x9c>
 8004b5c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	db02      	blt.n	8004b6a <_printf_float+0x1fa>
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	07d8      	lsls	r0, r3, #31
 8004b68:	d50f      	bpl.n	8004b8a <_printf_float+0x21a>
 8004b6a:	4653      	mov	r3, sl
 8004b6c:	465a      	mov	r2, fp
 8004b6e:	4631      	mov	r1, r6
 8004b70:	4628      	mov	r0, r5
 8004b72:	47b8      	blx	r7
 8004b74:	3001      	adds	r0, #1
 8004b76:	f43f af49 	beq.w	8004a0c <_printf_float+0x9c>
 8004b7a:	f04f 0800 	mov.w	r8, #0
 8004b7e:	f104 091a 	add.w	r9, r4, #26
 8004b82:	9b08      	ldr	r3, [sp, #32]
 8004b84:	3b01      	subs	r3, #1
 8004b86:	4543      	cmp	r3, r8
 8004b88:	dc09      	bgt.n	8004b9e <_printf_float+0x22e>
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	079b      	lsls	r3, r3, #30
 8004b8e:	f100 8108 	bmi.w	8004da2 <_printf_float+0x432>
 8004b92:	68e0      	ldr	r0, [r4, #12]
 8004b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b96:	4298      	cmp	r0, r3
 8004b98:	bfb8      	it	lt
 8004b9a:	4618      	movlt	r0, r3
 8004b9c:	e738      	b.n	8004a10 <_printf_float+0xa0>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	464a      	mov	r2, r9
 8004ba2:	4631      	mov	r1, r6
 8004ba4:	4628      	mov	r0, r5
 8004ba6:	47b8      	blx	r7
 8004ba8:	3001      	adds	r0, #1
 8004baa:	f43f af2f 	beq.w	8004a0c <_printf_float+0x9c>
 8004bae:	f108 0801 	add.w	r8, r8, #1
 8004bb2:	e7e6      	b.n	8004b82 <_printf_float+0x212>
 8004bb4:	9b07      	ldr	r3, [sp, #28]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	dc3c      	bgt.n	8004c34 <_printf_float+0x2c4>
 8004bba:	4a1d      	ldr	r2, [pc, #116]	; (8004c30 <_printf_float+0x2c0>)
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	4631      	mov	r1, r6
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	47b8      	blx	r7
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	f43f af21 	beq.w	8004a0c <_printf_float+0x9c>
 8004bca:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	d102      	bne.n	8004bd8 <_printf_float+0x268>
 8004bd2:	6823      	ldr	r3, [r4, #0]
 8004bd4:	07d9      	lsls	r1, r3, #31
 8004bd6:	d5d8      	bpl.n	8004b8a <_printf_float+0x21a>
 8004bd8:	4653      	mov	r3, sl
 8004bda:	465a      	mov	r2, fp
 8004bdc:	4631      	mov	r1, r6
 8004bde:	4628      	mov	r0, r5
 8004be0:	47b8      	blx	r7
 8004be2:	3001      	adds	r0, #1
 8004be4:	f43f af12 	beq.w	8004a0c <_printf_float+0x9c>
 8004be8:	f04f 0900 	mov.w	r9, #0
 8004bec:	f104 0a1a 	add.w	sl, r4, #26
 8004bf0:	9b07      	ldr	r3, [sp, #28]
 8004bf2:	425b      	negs	r3, r3
 8004bf4:	454b      	cmp	r3, r9
 8004bf6:	dc01      	bgt.n	8004bfc <_printf_float+0x28c>
 8004bf8:	9b08      	ldr	r3, [sp, #32]
 8004bfa:	e795      	b.n	8004b28 <_printf_float+0x1b8>
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	4652      	mov	r2, sl
 8004c00:	4631      	mov	r1, r6
 8004c02:	4628      	mov	r0, r5
 8004c04:	47b8      	blx	r7
 8004c06:	3001      	adds	r0, #1
 8004c08:	f43f af00 	beq.w	8004a0c <_printf_float+0x9c>
 8004c0c:	f109 0901 	add.w	r9, r9, #1
 8004c10:	e7ee      	b.n	8004bf0 <_printf_float+0x280>
 8004c12:	bf00      	nop
 8004c14:	f3af 8000 	nop.w
 8004c18:	ffffffff 	.word	0xffffffff
 8004c1c:	7fefffff 	.word	0x7fefffff
 8004c20:	08008f64 	.word	0x08008f64
 8004c24:	08008f68 	.word	0x08008f68
 8004c28:	08008f70 	.word	0x08008f70
 8004c2c:	08008f6c 	.word	0x08008f6c
 8004c30:	08008f74 	.word	0x08008f74
 8004c34:	9a08      	ldr	r2, [sp, #32]
 8004c36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	bfa8      	it	ge
 8004c3c:	461a      	movge	r2, r3
 8004c3e:	2a00      	cmp	r2, #0
 8004c40:	4691      	mov	r9, r2
 8004c42:	dc38      	bgt.n	8004cb6 <_printf_float+0x346>
 8004c44:	2300      	movs	r3, #0
 8004c46:	9305      	str	r3, [sp, #20]
 8004c48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c4c:	f104 021a 	add.w	r2, r4, #26
 8004c50:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c52:	9905      	ldr	r1, [sp, #20]
 8004c54:	9304      	str	r3, [sp, #16]
 8004c56:	eba3 0309 	sub.w	r3, r3, r9
 8004c5a:	428b      	cmp	r3, r1
 8004c5c:	dc33      	bgt.n	8004cc6 <_printf_float+0x356>
 8004c5e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	db3c      	blt.n	8004ce0 <_printf_float+0x370>
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	07da      	lsls	r2, r3, #31
 8004c6a:	d439      	bmi.n	8004ce0 <_printf_float+0x370>
 8004c6c:	9a08      	ldr	r2, [sp, #32]
 8004c6e:	9b04      	ldr	r3, [sp, #16]
 8004c70:	9907      	ldr	r1, [sp, #28]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	eba2 0901 	sub.w	r9, r2, r1
 8004c78:	4599      	cmp	r9, r3
 8004c7a:	bfa8      	it	ge
 8004c7c:	4699      	movge	r9, r3
 8004c7e:	f1b9 0f00 	cmp.w	r9, #0
 8004c82:	dc35      	bgt.n	8004cf0 <_printf_float+0x380>
 8004c84:	f04f 0800 	mov.w	r8, #0
 8004c88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c8c:	f104 0a1a 	add.w	sl, r4, #26
 8004c90:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004c94:	1a9b      	subs	r3, r3, r2
 8004c96:	eba3 0309 	sub.w	r3, r3, r9
 8004c9a:	4543      	cmp	r3, r8
 8004c9c:	f77f af75 	ble.w	8004b8a <_printf_float+0x21a>
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	4652      	mov	r2, sl
 8004ca4:	4631      	mov	r1, r6
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	47b8      	blx	r7
 8004caa:	3001      	adds	r0, #1
 8004cac:	f43f aeae 	beq.w	8004a0c <_printf_float+0x9c>
 8004cb0:	f108 0801 	add.w	r8, r8, #1
 8004cb4:	e7ec      	b.n	8004c90 <_printf_float+0x320>
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	4631      	mov	r1, r6
 8004cba:	4642      	mov	r2, r8
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	47b8      	blx	r7
 8004cc0:	3001      	adds	r0, #1
 8004cc2:	d1bf      	bne.n	8004c44 <_printf_float+0x2d4>
 8004cc4:	e6a2      	b.n	8004a0c <_printf_float+0x9c>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	4631      	mov	r1, r6
 8004cca:	4628      	mov	r0, r5
 8004ccc:	9204      	str	r2, [sp, #16]
 8004cce:	47b8      	blx	r7
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	f43f ae9b 	beq.w	8004a0c <_printf_float+0x9c>
 8004cd6:	9b05      	ldr	r3, [sp, #20]
 8004cd8:	9a04      	ldr	r2, [sp, #16]
 8004cda:	3301      	adds	r3, #1
 8004cdc:	9305      	str	r3, [sp, #20]
 8004cde:	e7b7      	b.n	8004c50 <_printf_float+0x2e0>
 8004ce0:	4653      	mov	r3, sl
 8004ce2:	465a      	mov	r2, fp
 8004ce4:	4631      	mov	r1, r6
 8004ce6:	4628      	mov	r0, r5
 8004ce8:	47b8      	blx	r7
 8004cea:	3001      	adds	r0, #1
 8004cec:	d1be      	bne.n	8004c6c <_printf_float+0x2fc>
 8004cee:	e68d      	b.n	8004a0c <_printf_float+0x9c>
 8004cf0:	9a04      	ldr	r2, [sp, #16]
 8004cf2:	464b      	mov	r3, r9
 8004cf4:	4442      	add	r2, r8
 8004cf6:	4631      	mov	r1, r6
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	47b8      	blx	r7
 8004cfc:	3001      	adds	r0, #1
 8004cfe:	d1c1      	bne.n	8004c84 <_printf_float+0x314>
 8004d00:	e684      	b.n	8004a0c <_printf_float+0x9c>
 8004d02:	9a08      	ldr	r2, [sp, #32]
 8004d04:	2a01      	cmp	r2, #1
 8004d06:	dc01      	bgt.n	8004d0c <_printf_float+0x39c>
 8004d08:	07db      	lsls	r3, r3, #31
 8004d0a:	d537      	bpl.n	8004d7c <_printf_float+0x40c>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	4642      	mov	r2, r8
 8004d10:	4631      	mov	r1, r6
 8004d12:	4628      	mov	r0, r5
 8004d14:	47b8      	blx	r7
 8004d16:	3001      	adds	r0, #1
 8004d18:	f43f ae78 	beq.w	8004a0c <_printf_float+0x9c>
 8004d1c:	4653      	mov	r3, sl
 8004d1e:	465a      	mov	r2, fp
 8004d20:	4631      	mov	r1, r6
 8004d22:	4628      	mov	r0, r5
 8004d24:	47b8      	blx	r7
 8004d26:	3001      	adds	r0, #1
 8004d28:	f43f ae70 	beq.w	8004a0c <_printf_float+0x9c>
 8004d2c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004d30:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d38:	d01b      	beq.n	8004d72 <_printf_float+0x402>
 8004d3a:	9b08      	ldr	r3, [sp, #32]
 8004d3c:	f108 0201 	add.w	r2, r8, #1
 8004d40:	3b01      	subs	r3, #1
 8004d42:	4631      	mov	r1, r6
 8004d44:	4628      	mov	r0, r5
 8004d46:	47b8      	blx	r7
 8004d48:	3001      	adds	r0, #1
 8004d4a:	d10e      	bne.n	8004d6a <_printf_float+0x3fa>
 8004d4c:	e65e      	b.n	8004a0c <_printf_float+0x9c>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	464a      	mov	r2, r9
 8004d52:	4631      	mov	r1, r6
 8004d54:	4628      	mov	r0, r5
 8004d56:	47b8      	blx	r7
 8004d58:	3001      	adds	r0, #1
 8004d5a:	f43f ae57 	beq.w	8004a0c <_printf_float+0x9c>
 8004d5e:	f108 0801 	add.w	r8, r8, #1
 8004d62:	9b08      	ldr	r3, [sp, #32]
 8004d64:	3b01      	subs	r3, #1
 8004d66:	4543      	cmp	r3, r8
 8004d68:	dcf1      	bgt.n	8004d4e <_printf_float+0x3de>
 8004d6a:	9b04      	ldr	r3, [sp, #16]
 8004d6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d70:	e6db      	b.n	8004b2a <_printf_float+0x1ba>
 8004d72:	f04f 0800 	mov.w	r8, #0
 8004d76:	f104 091a 	add.w	r9, r4, #26
 8004d7a:	e7f2      	b.n	8004d62 <_printf_float+0x3f2>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	4642      	mov	r2, r8
 8004d80:	e7df      	b.n	8004d42 <_printf_float+0x3d2>
 8004d82:	2301      	movs	r3, #1
 8004d84:	464a      	mov	r2, r9
 8004d86:	4631      	mov	r1, r6
 8004d88:	4628      	mov	r0, r5
 8004d8a:	47b8      	blx	r7
 8004d8c:	3001      	adds	r0, #1
 8004d8e:	f43f ae3d 	beq.w	8004a0c <_printf_float+0x9c>
 8004d92:	f108 0801 	add.w	r8, r8, #1
 8004d96:	68e3      	ldr	r3, [r4, #12]
 8004d98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d9a:	1a5b      	subs	r3, r3, r1
 8004d9c:	4543      	cmp	r3, r8
 8004d9e:	dcf0      	bgt.n	8004d82 <_printf_float+0x412>
 8004da0:	e6f7      	b.n	8004b92 <_printf_float+0x222>
 8004da2:	f04f 0800 	mov.w	r8, #0
 8004da6:	f104 0919 	add.w	r9, r4, #25
 8004daa:	e7f4      	b.n	8004d96 <_printf_float+0x426>

08004dac <_printf_common>:
 8004dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004db0:	4616      	mov	r6, r2
 8004db2:	4699      	mov	r9, r3
 8004db4:	688a      	ldr	r2, [r1, #8]
 8004db6:	690b      	ldr	r3, [r1, #16]
 8004db8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	bfb8      	it	lt
 8004dc0:	4613      	movlt	r3, r2
 8004dc2:	6033      	str	r3, [r6, #0]
 8004dc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004dc8:	4607      	mov	r7, r0
 8004dca:	460c      	mov	r4, r1
 8004dcc:	b10a      	cbz	r2, 8004dd2 <_printf_common+0x26>
 8004dce:	3301      	adds	r3, #1
 8004dd0:	6033      	str	r3, [r6, #0]
 8004dd2:	6823      	ldr	r3, [r4, #0]
 8004dd4:	0699      	lsls	r1, r3, #26
 8004dd6:	bf42      	ittt	mi
 8004dd8:	6833      	ldrmi	r3, [r6, #0]
 8004dda:	3302      	addmi	r3, #2
 8004ddc:	6033      	strmi	r3, [r6, #0]
 8004dde:	6825      	ldr	r5, [r4, #0]
 8004de0:	f015 0506 	ands.w	r5, r5, #6
 8004de4:	d106      	bne.n	8004df4 <_printf_common+0x48>
 8004de6:	f104 0a19 	add.w	sl, r4, #25
 8004dea:	68e3      	ldr	r3, [r4, #12]
 8004dec:	6832      	ldr	r2, [r6, #0]
 8004dee:	1a9b      	subs	r3, r3, r2
 8004df0:	42ab      	cmp	r3, r5
 8004df2:	dc26      	bgt.n	8004e42 <_printf_common+0x96>
 8004df4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004df8:	1e13      	subs	r3, r2, #0
 8004dfa:	6822      	ldr	r2, [r4, #0]
 8004dfc:	bf18      	it	ne
 8004dfe:	2301      	movne	r3, #1
 8004e00:	0692      	lsls	r2, r2, #26
 8004e02:	d42b      	bmi.n	8004e5c <_printf_common+0xb0>
 8004e04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e08:	4649      	mov	r1, r9
 8004e0a:	4638      	mov	r0, r7
 8004e0c:	47c0      	blx	r8
 8004e0e:	3001      	adds	r0, #1
 8004e10:	d01e      	beq.n	8004e50 <_printf_common+0xa4>
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	68e5      	ldr	r5, [r4, #12]
 8004e16:	6832      	ldr	r2, [r6, #0]
 8004e18:	f003 0306 	and.w	r3, r3, #6
 8004e1c:	2b04      	cmp	r3, #4
 8004e1e:	bf08      	it	eq
 8004e20:	1aad      	subeq	r5, r5, r2
 8004e22:	68a3      	ldr	r3, [r4, #8]
 8004e24:	6922      	ldr	r2, [r4, #16]
 8004e26:	bf0c      	ite	eq
 8004e28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e2c:	2500      	movne	r5, #0
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	bfc4      	itt	gt
 8004e32:	1a9b      	subgt	r3, r3, r2
 8004e34:	18ed      	addgt	r5, r5, r3
 8004e36:	2600      	movs	r6, #0
 8004e38:	341a      	adds	r4, #26
 8004e3a:	42b5      	cmp	r5, r6
 8004e3c:	d11a      	bne.n	8004e74 <_printf_common+0xc8>
 8004e3e:	2000      	movs	r0, #0
 8004e40:	e008      	b.n	8004e54 <_printf_common+0xa8>
 8004e42:	2301      	movs	r3, #1
 8004e44:	4652      	mov	r2, sl
 8004e46:	4649      	mov	r1, r9
 8004e48:	4638      	mov	r0, r7
 8004e4a:	47c0      	blx	r8
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	d103      	bne.n	8004e58 <_printf_common+0xac>
 8004e50:	f04f 30ff 	mov.w	r0, #4294967295
 8004e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e58:	3501      	adds	r5, #1
 8004e5a:	e7c6      	b.n	8004dea <_printf_common+0x3e>
 8004e5c:	18e1      	adds	r1, r4, r3
 8004e5e:	1c5a      	adds	r2, r3, #1
 8004e60:	2030      	movs	r0, #48	; 0x30
 8004e62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e66:	4422      	add	r2, r4
 8004e68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e70:	3302      	adds	r3, #2
 8004e72:	e7c7      	b.n	8004e04 <_printf_common+0x58>
 8004e74:	2301      	movs	r3, #1
 8004e76:	4622      	mov	r2, r4
 8004e78:	4649      	mov	r1, r9
 8004e7a:	4638      	mov	r0, r7
 8004e7c:	47c0      	blx	r8
 8004e7e:	3001      	adds	r0, #1
 8004e80:	d0e6      	beq.n	8004e50 <_printf_common+0xa4>
 8004e82:	3601      	adds	r6, #1
 8004e84:	e7d9      	b.n	8004e3a <_printf_common+0x8e>
	...

08004e88 <_printf_i>:
 8004e88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	4691      	mov	r9, r2
 8004e90:	7e27      	ldrb	r7, [r4, #24]
 8004e92:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004e94:	2f78      	cmp	r7, #120	; 0x78
 8004e96:	4680      	mov	r8, r0
 8004e98:	469a      	mov	sl, r3
 8004e9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e9e:	d807      	bhi.n	8004eb0 <_printf_i+0x28>
 8004ea0:	2f62      	cmp	r7, #98	; 0x62
 8004ea2:	d80a      	bhi.n	8004eba <_printf_i+0x32>
 8004ea4:	2f00      	cmp	r7, #0
 8004ea6:	f000 80d8 	beq.w	800505a <_printf_i+0x1d2>
 8004eaa:	2f58      	cmp	r7, #88	; 0x58
 8004eac:	f000 80a3 	beq.w	8004ff6 <_printf_i+0x16e>
 8004eb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004eb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004eb8:	e03a      	b.n	8004f30 <_printf_i+0xa8>
 8004eba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ebe:	2b15      	cmp	r3, #21
 8004ec0:	d8f6      	bhi.n	8004eb0 <_printf_i+0x28>
 8004ec2:	a001      	add	r0, pc, #4	; (adr r0, 8004ec8 <_printf_i+0x40>)
 8004ec4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004ec8:	08004f21 	.word	0x08004f21
 8004ecc:	08004f35 	.word	0x08004f35
 8004ed0:	08004eb1 	.word	0x08004eb1
 8004ed4:	08004eb1 	.word	0x08004eb1
 8004ed8:	08004eb1 	.word	0x08004eb1
 8004edc:	08004eb1 	.word	0x08004eb1
 8004ee0:	08004f35 	.word	0x08004f35
 8004ee4:	08004eb1 	.word	0x08004eb1
 8004ee8:	08004eb1 	.word	0x08004eb1
 8004eec:	08004eb1 	.word	0x08004eb1
 8004ef0:	08004eb1 	.word	0x08004eb1
 8004ef4:	08005041 	.word	0x08005041
 8004ef8:	08004f65 	.word	0x08004f65
 8004efc:	08005023 	.word	0x08005023
 8004f00:	08004eb1 	.word	0x08004eb1
 8004f04:	08004eb1 	.word	0x08004eb1
 8004f08:	08005063 	.word	0x08005063
 8004f0c:	08004eb1 	.word	0x08004eb1
 8004f10:	08004f65 	.word	0x08004f65
 8004f14:	08004eb1 	.word	0x08004eb1
 8004f18:	08004eb1 	.word	0x08004eb1
 8004f1c:	0800502b 	.word	0x0800502b
 8004f20:	680b      	ldr	r3, [r1, #0]
 8004f22:	1d1a      	adds	r2, r3, #4
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	600a      	str	r2, [r1, #0]
 8004f28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f30:	2301      	movs	r3, #1
 8004f32:	e0a3      	b.n	800507c <_printf_i+0x1f4>
 8004f34:	6825      	ldr	r5, [r4, #0]
 8004f36:	6808      	ldr	r0, [r1, #0]
 8004f38:	062e      	lsls	r6, r5, #24
 8004f3a:	f100 0304 	add.w	r3, r0, #4
 8004f3e:	d50a      	bpl.n	8004f56 <_printf_i+0xce>
 8004f40:	6805      	ldr	r5, [r0, #0]
 8004f42:	600b      	str	r3, [r1, #0]
 8004f44:	2d00      	cmp	r5, #0
 8004f46:	da03      	bge.n	8004f50 <_printf_i+0xc8>
 8004f48:	232d      	movs	r3, #45	; 0x2d
 8004f4a:	426d      	negs	r5, r5
 8004f4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f50:	485e      	ldr	r0, [pc, #376]	; (80050cc <_printf_i+0x244>)
 8004f52:	230a      	movs	r3, #10
 8004f54:	e019      	b.n	8004f8a <_printf_i+0x102>
 8004f56:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004f5a:	6805      	ldr	r5, [r0, #0]
 8004f5c:	600b      	str	r3, [r1, #0]
 8004f5e:	bf18      	it	ne
 8004f60:	b22d      	sxthne	r5, r5
 8004f62:	e7ef      	b.n	8004f44 <_printf_i+0xbc>
 8004f64:	680b      	ldr	r3, [r1, #0]
 8004f66:	6825      	ldr	r5, [r4, #0]
 8004f68:	1d18      	adds	r0, r3, #4
 8004f6a:	6008      	str	r0, [r1, #0]
 8004f6c:	0628      	lsls	r0, r5, #24
 8004f6e:	d501      	bpl.n	8004f74 <_printf_i+0xec>
 8004f70:	681d      	ldr	r5, [r3, #0]
 8004f72:	e002      	b.n	8004f7a <_printf_i+0xf2>
 8004f74:	0669      	lsls	r1, r5, #25
 8004f76:	d5fb      	bpl.n	8004f70 <_printf_i+0xe8>
 8004f78:	881d      	ldrh	r5, [r3, #0]
 8004f7a:	4854      	ldr	r0, [pc, #336]	; (80050cc <_printf_i+0x244>)
 8004f7c:	2f6f      	cmp	r7, #111	; 0x6f
 8004f7e:	bf0c      	ite	eq
 8004f80:	2308      	moveq	r3, #8
 8004f82:	230a      	movne	r3, #10
 8004f84:	2100      	movs	r1, #0
 8004f86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f8a:	6866      	ldr	r6, [r4, #4]
 8004f8c:	60a6      	str	r6, [r4, #8]
 8004f8e:	2e00      	cmp	r6, #0
 8004f90:	bfa2      	ittt	ge
 8004f92:	6821      	ldrge	r1, [r4, #0]
 8004f94:	f021 0104 	bicge.w	r1, r1, #4
 8004f98:	6021      	strge	r1, [r4, #0]
 8004f9a:	b90d      	cbnz	r5, 8004fa0 <_printf_i+0x118>
 8004f9c:	2e00      	cmp	r6, #0
 8004f9e:	d04d      	beq.n	800503c <_printf_i+0x1b4>
 8004fa0:	4616      	mov	r6, r2
 8004fa2:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fa6:	fb03 5711 	mls	r7, r3, r1, r5
 8004faa:	5dc7      	ldrb	r7, [r0, r7]
 8004fac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fb0:	462f      	mov	r7, r5
 8004fb2:	42bb      	cmp	r3, r7
 8004fb4:	460d      	mov	r5, r1
 8004fb6:	d9f4      	bls.n	8004fa2 <_printf_i+0x11a>
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	d10b      	bne.n	8004fd4 <_printf_i+0x14c>
 8004fbc:	6823      	ldr	r3, [r4, #0]
 8004fbe:	07df      	lsls	r7, r3, #31
 8004fc0:	d508      	bpl.n	8004fd4 <_printf_i+0x14c>
 8004fc2:	6923      	ldr	r3, [r4, #16]
 8004fc4:	6861      	ldr	r1, [r4, #4]
 8004fc6:	4299      	cmp	r1, r3
 8004fc8:	bfde      	ittt	le
 8004fca:	2330      	movle	r3, #48	; 0x30
 8004fcc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fd0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004fd4:	1b92      	subs	r2, r2, r6
 8004fd6:	6122      	str	r2, [r4, #16]
 8004fd8:	f8cd a000 	str.w	sl, [sp]
 8004fdc:	464b      	mov	r3, r9
 8004fde:	aa03      	add	r2, sp, #12
 8004fe0:	4621      	mov	r1, r4
 8004fe2:	4640      	mov	r0, r8
 8004fe4:	f7ff fee2 	bl	8004dac <_printf_common>
 8004fe8:	3001      	adds	r0, #1
 8004fea:	d14c      	bne.n	8005086 <_printf_i+0x1fe>
 8004fec:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff0:	b004      	add	sp, #16
 8004ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ff6:	4835      	ldr	r0, [pc, #212]	; (80050cc <_printf_i+0x244>)
 8004ff8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	680e      	ldr	r6, [r1, #0]
 8005000:	061f      	lsls	r7, r3, #24
 8005002:	f856 5b04 	ldr.w	r5, [r6], #4
 8005006:	600e      	str	r6, [r1, #0]
 8005008:	d514      	bpl.n	8005034 <_printf_i+0x1ac>
 800500a:	07d9      	lsls	r1, r3, #31
 800500c:	bf44      	itt	mi
 800500e:	f043 0320 	orrmi.w	r3, r3, #32
 8005012:	6023      	strmi	r3, [r4, #0]
 8005014:	b91d      	cbnz	r5, 800501e <_printf_i+0x196>
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	f023 0320 	bic.w	r3, r3, #32
 800501c:	6023      	str	r3, [r4, #0]
 800501e:	2310      	movs	r3, #16
 8005020:	e7b0      	b.n	8004f84 <_printf_i+0xfc>
 8005022:	6823      	ldr	r3, [r4, #0]
 8005024:	f043 0320 	orr.w	r3, r3, #32
 8005028:	6023      	str	r3, [r4, #0]
 800502a:	2378      	movs	r3, #120	; 0x78
 800502c:	4828      	ldr	r0, [pc, #160]	; (80050d0 <_printf_i+0x248>)
 800502e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005032:	e7e3      	b.n	8004ffc <_printf_i+0x174>
 8005034:	065e      	lsls	r6, r3, #25
 8005036:	bf48      	it	mi
 8005038:	b2ad      	uxthmi	r5, r5
 800503a:	e7e6      	b.n	800500a <_printf_i+0x182>
 800503c:	4616      	mov	r6, r2
 800503e:	e7bb      	b.n	8004fb8 <_printf_i+0x130>
 8005040:	680b      	ldr	r3, [r1, #0]
 8005042:	6826      	ldr	r6, [r4, #0]
 8005044:	6960      	ldr	r0, [r4, #20]
 8005046:	1d1d      	adds	r5, r3, #4
 8005048:	600d      	str	r5, [r1, #0]
 800504a:	0635      	lsls	r5, r6, #24
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	d501      	bpl.n	8005054 <_printf_i+0x1cc>
 8005050:	6018      	str	r0, [r3, #0]
 8005052:	e002      	b.n	800505a <_printf_i+0x1d2>
 8005054:	0671      	lsls	r1, r6, #25
 8005056:	d5fb      	bpl.n	8005050 <_printf_i+0x1c8>
 8005058:	8018      	strh	r0, [r3, #0]
 800505a:	2300      	movs	r3, #0
 800505c:	6123      	str	r3, [r4, #16]
 800505e:	4616      	mov	r6, r2
 8005060:	e7ba      	b.n	8004fd8 <_printf_i+0x150>
 8005062:	680b      	ldr	r3, [r1, #0]
 8005064:	1d1a      	adds	r2, r3, #4
 8005066:	600a      	str	r2, [r1, #0]
 8005068:	681e      	ldr	r6, [r3, #0]
 800506a:	6862      	ldr	r2, [r4, #4]
 800506c:	2100      	movs	r1, #0
 800506e:	4630      	mov	r0, r6
 8005070:	f7fb f93e 	bl	80002f0 <memchr>
 8005074:	b108      	cbz	r0, 800507a <_printf_i+0x1f2>
 8005076:	1b80      	subs	r0, r0, r6
 8005078:	6060      	str	r0, [r4, #4]
 800507a:	6863      	ldr	r3, [r4, #4]
 800507c:	6123      	str	r3, [r4, #16]
 800507e:	2300      	movs	r3, #0
 8005080:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005084:	e7a8      	b.n	8004fd8 <_printf_i+0x150>
 8005086:	6923      	ldr	r3, [r4, #16]
 8005088:	4632      	mov	r2, r6
 800508a:	4649      	mov	r1, r9
 800508c:	4640      	mov	r0, r8
 800508e:	47d0      	blx	sl
 8005090:	3001      	adds	r0, #1
 8005092:	d0ab      	beq.n	8004fec <_printf_i+0x164>
 8005094:	6823      	ldr	r3, [r4, #0]
 8005096:	079b      	lsls	r3, r3, #30
 8005098:	d413      	bmi.n	80050c2 <_printf_i+0x23a>
 800509a:	68e0      	ldr	r0, [r4, #12]
 800509c:	9b03      	ldr	r3, [sp, #12]
 800509e:	4298      	cmp	r0, r3
 80050a0:	bfb8      	it	lt
 80050a2:	4618      	movlt	r0, r3
 80050a4:	e7a4      	b.n	8004ff0 <_printf_i+0x168>
 80050a6:	2301      	movs	r3, #1
 80050a8:	4632      	mov	r2, r6
 80050aa:	4649      	mov	r1, r9
 80050ac:	4640      	mov	r0, r8
 80050ae:	47d0      	blx	sl
 80050b0:	3001      	adds	r0, #1
 80050b2:	d09b      	beq.n	8004fec <_printf_i+0x164>
 80050b4:	3501      	adds	r5, #1
 80050b6:	68e3      	ldr	r3, [r4, #12]
 80050b8:	9903      	ldr	r1, [sp, #12]
 80050ba:	1a5b      	subs	r3, r3, r1
 80050bc:	42ab      	cmp	r3, r5
 80050be:	dcf2      	bgt.n	80050a6 <_printf_i+0x21e>
 80050c0:	e7eb      	b.n	800509a <_printf_i+0x212>
 80050c2:	2500      	movs	r5, #0
 80050c4:	f104 0619 	add.w	r6, r4, #25
 80050c8:	e7f5      	b.n	80050b6 <_printf_i+0x22e>
 80050ca:	bf00      	nop
 80050cc:	08008f76 	.word	0x08008f76
 80050d0:	08008f87 	.word	0x08008f87

080050d4 <_scanf_float>:
 80050d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d8:	b087      	sub	sp, #28
 80050da:	4617      	mov	r7, r2
 80050dc:	9303      	str	r3, [sp, #12]
 80050de:	688b      	ldr	r3, [r1, #8]
 80050e0:	1e5a      	subs	r2, r3, #1
 80050e2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80050e6:	bf83      	ittte	hi
 80050e8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80050ec:	195b      	addhi	r3, r3, r5
 80050ee:	9302      	strhi	r3, [sp, #8]
 80050f0:	2300      	movls	r3, #0
 80050f2:	bf86      	itte	hi
 80050f4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80050f8:	608b      	strhi	r3, [r1, #8]
 80050fa:	9302      	strls	r3, [sp, #8]
 80050fc:	680b      	ldr	r3, [r1, #0]
 80050fe:	468b      	mov	fp, r1
 8005100:	2500      	movs	r5, #0
 8005102:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005106:	f84b 3b1c 	str.w	r3, [fp], #28
 800510a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800510e:	4680      	mov	r8, r0
 8005110:	460c      	mov	r4, r1
 8005112:	465e      	mov	r6, fp
 8005114:	46aa      	mov	sl, r5
 8005116:	46a9      	mov	r9, r5
 8005118:	9501      	str	r5, [sp, #4]
 800511a:	68a2      	ldr	r2, [r4, #8]
 800511c:	b152      	cbz	r2, 8005134 <_scanf_float+0x60>
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	2b4e      	cmp	r3, #78	; 0x4e
 8005124:	d864      	bhi.n	80051f0 <_scanf_float+0x11c>
 8005126:	2b40      	cmp	r3, #64	; 0x40
 8005128:	d83c      	bhi.n	80051a4 <_scanf_float+0xd0>
 800512a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800512e:	b2c8      	uxtb	r0, r1
 8005130:	280e      	cmp	r0, #14
 8005132:	d93a      	bls.n	80051aa <_scanf_float+0xd6>
 8005134:	f1b9 0f00 	cmp.w	r9, #0
 8005138:	d003      	beq.n	8005142 <_scanf_float+0x6e>
 800513a:	6823      	ldr	r3, [r4, #0]
 800513c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005140:	6023      	str	r3, [r4, #0]
 8005142:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005146:	f1ba 0f01 	cmp.w	sl, #1
 800514a:	f200 8113 	bhi.w	8005374 <_scanf_float+0x2a0>
 800514e:	455e      	cmp	r6, fp
 8005150:	f200 8105 	bhi.w	800535e <_scanf_float+0x28a>
 8005154:	2501      	movs	r5, #1
 8005156:	4628      	mov	r0, r5
 8005158:	b007      	add	sp, #28
 800515a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800515e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005162:	2a0d      	cmp	r2, #13
 8005164:	d8e6      	bhi.n	8005134 <_scanf_float+0x60>
 8005166:	a101      	add	r1, pc, #4	; (adr r1, 800516c <_scanf_float+0x98>)
 8005168:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800516c:	080052ab 	.word	0x080052ab
 8005170:	08005135 	.word	0x08005135
 8005174:	08005135 	.word	0x08005135
 8005178:	08005135 	.word	0x08005135
 800517c:	0800530b 	.word	0x0800530b
 8005180:	080052e3 	.word	0x080052e3
 8005184:	08005135 	.word	0x08005135
 8005188:	08005135 	.word	0x08005135
 800518c:	080052b9 	.word	0x080052b9
 8005190:	08005135 	.word	0x08005135
 8005194:	08005135 	.word	0x08005135
 8005198:	08005135 	.word	0x08005135
 800519c:	08005135 	.word	0x08005135
 80051a0:	08005271 	.word	0x08005271
 80051a4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80051a8:	e7db      	b.n	8005162 <_scanf_float+0x8e>
 80051aa:	290e      	cmp	r1, #14
 80051ac:	d8c2      	bhi.n	8005134 <_scanf_float+0x60>
 80051ae:	a001      	add	r0, pc, #4	; (adr r0, 80051b4 <_scanf_float+0xe0>)
 80051b0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80051b4:	08005263 	.word	0x08005263
 80051b8:	08005135 	.word	0x08005135
 80051bc:	08005263 	.word	0x08005263
 80051c0:	080052f7 	.word	0x080052f7
 80051c4:	08005135 	.word	0x08005135
 80051c8:	08005211 	.word	0x08005211
 80051cc:	0800524d 	.word	0x0800524d
 80051d0:	0800524d 	.word	0x0800524d
 80051d4:	0800524d 	.word	0x0800524d
 80051d8:	0800524d 	.word	0x0800524d
 80051dc:	0800524d 	.word	0x0800524d
 80051e0:	0800524d 	.word	0x0800524d
 80051e4:	0800524d 	.word	0x0800524d
 80051e8:	0800524d 	.word	0x0800524d
 80051ec:	0800524d 	.word	0x0800524d
 80051f0:	2b6e      	cmp	r3, #110	; 0x6e
 80051f2:	d809      	bhi.n	8005208 <_scanf_float+0x134>
 80051f4:	2b60      	cmp	r3, #96	; 0x60
 80051f6:	d8b2      	bhi.n	800515e <_scanf_float+0x8a>
 80051f8:	2b54      	cmp	r3, #84	; 0x54
 80051fa:	d077      	beq.n	80052ec <_scanf_float+0x218>
 80051fc:	2b59      	cmp	r3, #89	; 0x59
 80051fe:	d199      	bne.n	8005134 <_scanf_float+0x60>
 8005200:	2d07      	cmp	r5, #7
 8005202:	d197      	bne.n	8005134 <_scanf_float+0x60>
 8005204:	2508      	movs	r5, #8
 8005206:	e029      	b.n	800525c <_scanf_float+0x188>
 8005208:	2b74      	cmp	r3, #116	; 0x74
 800520a:	d06f      	beq.n	80052ec <_scanf_float+0x218>
 800520c:	2b79      	cmp	r3, #121	; 0x79
 800520e:	e7f6      	b.n	80051fe <_scanf_float+0x12a>
 8005210:	6821      	ldr	r1, [r4, #0]
 8005212:	05c8      	lsls	r0, r1, #23
 8005214:	d51a      	bpl.n	800524c <_scanf_float+0x178>
 8005216:	9b02      	ldr	r3, [sp, #8]
 8005218:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800521c:	6021      	str	r1, [r4, #0]
 800521e:	f109 0901 	add.w	r9, r9, #1
 8005222:	b11b      	cbz	r3, 800522c <_scanf_float+0x158>
 8005224:	3b01      	subs	r3, #1
 8005226:	3201      	adds	r2, #1
 8005228:	9302      	str	r3, [sp, #8]
 800522a:	60a2      	str	r2, [r4, #8]
 800522c:	68a3      	ldr	r3, [r4, #8]
 800522e:	3b01      	subs	r3, #1
 8005230:	60a3      	str	r3, [r4, #8]
 8005232:	6923      	ldr	r3, [r4, #16]
 8005234:	3301      	adds	r3, #1
 8005236:	6123      	str	r3, [r4, #16]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	3b01      	subs	r3, #1
 800523c:	2b00      	cmp	r3, #0
 800523e:	607b      	str	r3, [r7, #4]
 8005240:	f340 8084 	ble.w	800534c <_scanf_float+0x278>
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	3301      	adds	r3, #1
 8005248:	603b      	str	r3, [r7, #0]
 800524a:	e766      	b.n	800511a <_scanf_float+0x46>
 800524c:	eb1a 0f05 	cmn.w	sl, r5
 8005250:	f47f af70 	bne.w	8005134 <_scanf_float+0x60>
 8005254:	6822      	ldr	r2, [r4, #0]
 8005256:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800525a:	6022      	str	r2, [r4, #0]
 800525c:	f806 3b01 	strb.w	r3, [r6], #1
 8005260:	e7e4      	b.n	800522c <_scanf_float+0x158>
 8005262:	6822      	ldr	r2, [r4, #0]
 8005264:	0610      	lsls	r0, r2, #24
 8005266:	f57f af65 	bpl.w	8005134 <_scanf_float+0x60>
 800526a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800526e:	e7f4      	b.n	800525a <_scanf_float+0x186>
 8005270:	f1ba 0f00 	cmp.w	sl, #0
 8005274:	d10e      	bne.n	8005294 <_scanf_float+0x1c0>
 8005276:	f1b9 0f00 	cmp.w	r9, #0
 800527a:	d10e      	bne.n	800529a <_scanf_float+0x1c6>
 800527c:	6822      	ldr	r2, [r4, #0]
 800527e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005282:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005286:	d108      	bne.n	800529a <_scanf_float+0x1c6>
 8005288:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800528c:	6022      	str	r2, [r4, #0]
 800528e:	f04f 0a01 	mov.w	sl, #1
 8005292:	e7e3      	b.n	800525c <_scanf_float+0x188>
 8005294:	f1ba 0f02 	cmp.w	sl, #2
 8005298:	d055      	beq.n	8005346 <_scanf_float+0x272>
 800529a:	2d01      	cmp	r5, #1
 800529c:	d002      	beq.n	80052a4 <_scanf_float+0x1d0>
 800529e:	2d04      	cmp	r5, #4
 80052a0:	f47f af48 	bne.w	8005134 <_scanf_float+0x60>
 80052a4:	3501      	adds	r5, #1
 80052a6:	b2ed      	uxtb	r5, r5
 80052a8:	e7d8      	b.n	800525c <_scanf_float+0x188>
 80052aa:	f1ba 0f01 	cmp.w	sl, #1
 80052ae:	f47f af41 	bne.w	8005134 <_scanf_float+0x60>
 80052b2:	f04f 0a02 	mov.w	sl, #2
 80052b6:	e7d1      	b.n	800525c <_scanf_float+0x188>
 80052b8:	b97d      	cbnz	r5, 80052da <_scanf_float+0x206>
 80052ba:	f1b9 0f00 	cmp.w	r9, #0
 80052be:	f47f af3c 	bne.w	800513a <_scanf_float+0x66>
 80052c2:	6822      	ldr	r2, [r4, #0]
 80052c4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80052c8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80052cc:	f47f af39 	bne.w	8005142 <_scanf_float+0x6e>
 80052d0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80052d4:	6022      	str	r2, [r4, #0]
 80052d6:	2501      	movs	r5, #1
 80052d8:	e7c0      	b.n	800525c <_scanf_float+0x188>
 80052da:	2d03      	cmp	r5, #3
 80052dc:	d0e2      	beq.n	80052a4 <_scanf_float+0x1d0>
 80052de:	2d05      	cmp	r5, #5
 80052e0:	e7de      	b.n	80052a0 <_scanf_float+0x1cc>
 80052e2:	2d02      	cmp	r5, #2
 80052e4:	f47f af26 	bne.w	8005134 <_scanf_float+0x60>
 80052e8:	2503      	movs	r5, #3
 80052ea:	e7b7      	b.n	800525c <_scanf_float+0x188>
 80052ec:	2d06      	cmp	r5, #6
 80052ee:	f47f af21 	bne.w	8005134 <_scanf_float+0x60>
 80052f2:	2507      	movs	r5, #7
 80052f4:	e7b2      	b.n	800525c <_scanf_float+0x188>
 80052f6:	6822      	ldr	r2, [r4, #0]
 80052f8:	0591      	lsls	r1, r2, #22
 80052fa:	f57f af1b 	bpl.w	8005134 <_scanf_float+0x60>
 80052fe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005302:	6022      	str	r2, [r4, #0]
 8005304:	f8cd 9004 	str.w	r9, [sp, #4]
 8005308:	e7a8      	b.n	800525c <_scanf_float+0x188>
 800530a:	6822      	ldr	r2, [r4, #0]
 800530c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005310:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005314:	d006      	beq.n	8005324 <_scanf_float+0x250>
 8005316:	0550      	lsls	r0, r2, #21
 8005318:	f57f af0c 	bpl.w	8005134 <_scanf_float+0x60>
 800531c:	f1b9 0f00 	cmp.w	r9, #0
 8005320:	f43f af0f 	beq.w	8005142 <_scanf_float+0x6e>
 8005324:	0591      	lsls	r1, r2, #22
 8005326:	bf58      	it	pl
 8005328:	9901      	ldrpl	r1, [sp, #4]
 800532a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800532e:	bf58      	it	pl
 8005330:	eba9 0101 	subpl.w	r1, r9, r1
 8005334:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005338:	bf58      	it	pl
 800533a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800533e:	6022      	str	r2, [r4, #0]
 8005340:	f04f 0900 	mov.w	r9, #0
 8005344:	e78a      	b.n	800525c <_scanf_float+0x188>
 8005346:	f04f 0a03 	mov.w	sl, #3
 800534a:	e787      	b.n	800525c <_scanf_float+0x188>
 800534c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005350:	4639      	mov	r1, r7
 8005352:	4640      	mov	r0, r8
 8005354:	4798      	blx	r3
 8005356:	2800      	cmp	r0, #0
 8005358:	f43f aedf 	beq.w	800511a <_scanf_float+0x46>
 800535c:	e6ea      	b.n	8005134 <_scanf_float+0x60>
 800535e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005362:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005366:	463a      	mov	r2, r7
 8005368:	4640      	mov	r0, r8
 800536a:	4798      	blx	r3
 800536c:	6923      	ldr	r3, [r4, #16]
 800536e:	3b01      	subs	r3, #1
 8005370:	6123      	str	r3, [r4, #16]
 8005372:	e6ec      	b.n	800514e <_scanf_float+0x7a>
 8005374:	1e6b      	subs	r3, r5, #1
 8005376:	2b06      	cmp	r3, #6
 8005378:	d825      	bhi.n	80053c6 <_scanf_float+0x2f2>
 800537a:	2d02      	cmp	r5, #2
 800537c:	d836      	bhi.n	80053ec <_scanf_float+0x318>
 800537e:	455e      	cmp	r6, fp
 8005380:	f67f aee8 	bls.w	8005154 <_scanf_float+0x80>
 8005384:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005388:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800538c:	463a      	mov	r2, r7
 800538e:	4640      	mov	r0, r8
 8005390:	4798      	blx	r3
 8005392:	6923      	ldr	r3, [r4, #16]
 8005394:	3b01      	subs	r3, #1
 8005396:	6123      	str	r3, [r4, #16]
 8005398:	e7f1      	b.n	800537e <_scanf_float+0x2aa>
 800539a:	9802      	ldr	r0, [sp, #8]
 800539c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053a0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80053a4:	9002      	str	r0, [sp, #8]
 80053a6:	463a      	mov	r2, r7
 80053a8:	4640      	mov	r0, r8
 80053aa:	4798      	blx	r3
 80053ac:	6923      	ldr	r3, [r4, #16]
 80053ae:	3b01      	subs	r3, #1
 80053b0:	6123      	str	r3, [r4, #16]
 80053b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053b6:	fa5f fa8a 	uxtb.w	sl, sl
 80053ba:	f1ba 0f02 	cmp.w	sl, #2
 80053be:	d1ec      	bne.n	800539a <_scanf_float+0x2c6>
 80053c0:	3d03      	subs	r5, #3
 80053c2:	b2ed      	uxtb	r5, r5
 80053c4:	1b76      	subs	r6, r6, r5
 80053c6:	6823      	ldr	r3, [r4, #0]
 80053c8:	05da      	lsls	r2, r3, #23
 80053ca:	d52f      	bpl.n	800542c <_scanf_float+0x358>
 80053cc:	055b      	lsls	r3, r3, #21
 80053ce:	d510      	bpl.n	80053f2 <_scanf_float+0x31e>
 80053d0:	455e      	cmp	r6, fp
 80053d2:	f67f aebf 	bls.w	8005154 <_scanf_float+0x80>
 80053d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80053de:	463a      	mov	r2, r7
 80053e0:	4640      	mov	r0, r8
 80053e2:	4798      	blx	r3
 80053e4:	6923      	ldr	r3, [r4, #16]
 80053e6:	3b01      	subs	r3, #1
 80053e8:	6123      	str	r3, [r4, #16]
 80053ea:	e7f1      	b.n	80053d0 <_scanf_float+0x2fc>
 80053ec:	46aa      	mov	sl, r5
 80053ee:	9602      	str	r6, [sp, #8]
 80053f0:	e7df      	b.n	80053b2 <_scanf_float+0x2de>
 80053f2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80053f6:	6923      	ldr	r3, [r4, #16]
 80053f8:	2965      	cmp	r1, #101	; 0x65
 80053fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80053fe:	f106 35ff 	add.w	r5, r6, #4294967295
 8005402:	6123      	str	r3, [r4, #16]
 8005404:	d00c      	beq.n	8005420 <_scanf_float+0x34c>
 8005406:	2945      	cmp	r1, #69	; 0x45
 8005408:	d00a      	beq.n	8005420 <_scanf_float+0x34c>
 800540a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800540e:	463a      	mov	r2, r7
 8005410:	4640      	mov	r0, r8
 8005412:	4798      	blx	r3
 8005414:	6923      	ldr	r3, [r4, #16]
 8005416:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800541a:	3b01      	subs	r3, #1
 800541c:	1eb5      	subs	r5, r6, #2
 800541e:	6123      	str	r3, [r4, #16]
 8005420:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005424:	463a      	mov	r2, r7
 8005426:	4640      	mov	r0, r8
 8005428:	4798      	blx	r3
 800542a:	462e      	mov	r6, r5
 800542c:	6825      	ldr	r5, [r4, #0]
 800542e:	f015 0510 	ands.w	r5, r5, #16
 8005432:	d14d      	bne.n	80054d0 <_scanf_float+0x3fc>
 8005434:	7035      	strb	r5, [r6, #0]
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800543c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005440:	d11a      	bne.n	8005478 <_scanf_float+0x3a4>
 8005442:	9b01      	ldr	r3, [sp, #4]
 8005444:	454b      	cmp	r3, r9
 8005446:	eba3 0209 	sub.w	r2, r3, r9
 800544a:	d122      	bne.n	8005492 <_scanf_float+0x3be>
 800544c:	2200      	movs	r2, #0
 800544e:	4659      	mov	r1, fp
 8005450:	4640      	mov	r0, r8
 8005452:	f000 fe5b 	bl	800610c <_strtod_r>
 8005456:	9b03      	ldr	r3, [sp, #12]
 8005458:	6821      	ldr	r1, [r4, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f011 0f02 	tst.w	r1, #2
 8005460:	f103 0204 	add.w	r2, r3, #4
 8005464:	d020      	beq.n	80054a8 <_scanf_float+0x3d4>
 8005466:	9903      	ldr	r1, [sp, #12]
 8005468:	600a      	str	r2, [r1, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	ed83 0b00 	vstr	d0, [r3]
 8005470:	68e3      	ldr	r3, [r4, #12]
 8005472:	3301      	adds	r3, #1
 8005474:	60e3      	str	r3, [r4, #12]
 8005476:	e66e      	b.n	8005156 <_scanf_float+0x82>
 8005478:	9b04      	ldr	r3, [sp, #16]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d0e6      	beq.n	800544c <_scanf_float+0x378>
 800547e:	9905      	ldr	r1, [sp, #20]
 8005480:	230a      	movs	r3, #10
 8005482:	462a      	mov	r2, r5
 8005484:	3101      	adds	r1, #1
 8005486:	4640      	mov	r0, r8
 8005488:	f000 feca 	bl	8006220 <_strtol_r>
 800548c:	9b04      	ldr	r3, [sp, #16]
 800548e:	9e05      	ldr	r6, [sp, #20]
 8005490:	1ac2      	subs	r2, r0, r3
 8005492:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005496:	429e      	cmp	r6, r3
 8005498:	bf28      	it	cs
 800549a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800549e:	490d      	ldr	r1, [pc, #52]	; (80054d4 <_scanf_float+0x400>)
 80054a0:	4630      	mov	r0, r6
 80054a2:	f000 f821 	bl	80054e8 <siprintf>
 80054a6:	e7d1      	b.n	800544c <_scanf_float+0x378>
 80054a8:	f011 0f04 	tst.w	r1, #4
 80054ac:	9903      	ldr	r1, [sp, #12]
 80054ae:	600a      	str	r2, [r1, #0]
 80054b0:	d1db      	bne.n	800546a <_scanf_float+0x396>
 80054b2:	eeb4 0b40 	vcmp.f64	d0, d0
 80054b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ba:	681e      	ldr	r6, [r3, #0]
 80054bc:	d705      	bvc.n	80054ca <_scanf_float+0x3f6>
 80054be:	4806      	ldr	r0, [pc, #24]	; (80054d8 <_scanf_float+0x404>)
 80054c0:	f000 f80c 	bl	80054dc <nanf>
 80054c4:	ed86 0a00 	vstr	s0, [r6]
 80054c8:	e7d2      	b.n	8005470 <_scanf_float+0x39c>
 80054ca:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80054ce:	e7f9      	b.n	80054c4 <_scanf_float+0x3f0>
 80054d0:	2500      	movs	r5, #0
 80054d2:	e640      	b.n	8005156 <_scanf_float+0x82>
 80054d4:	08008f98 	.word	0x08008f98
 80054d8:	080093b0 	.word	0x080093b0

080054dc <nanf>:
 80054dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80054e4 <nanf+0x8>
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	7fc00000 	.word	0x7fc00000

080054e8 <siprintf>:
 80054e8:	b40e      	push	{r1, r2, r3}
 80054ea:	b500      	push	{lr}
 80054ec:	b09c      	sub	sp, #112	; 0x70
 80054ee:	ab1d      	add	r3, sp, #116	; 0x74
 80054f0:	9002      	str	r0, [sp, #8]
 80054f2:	9006      	str	r0, [sp, #24]
 80054f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80054f8:	4809      	ldr	r0, [pc, #36]	; (8005520 <siprintf+0x38>)
 80054fa:	9107      	str	r1, [sp, #28]
 80054fc:	9104      	str	r1, [sp, #16]
 80054fe:	4909      	ldr	r1, [pc, #36]	; (8005524 <siprintf+0x3c>)
 8005500:	f853 2b04 	ldr.w	r2, [r3], #4
 8005504:	9105      	str	r1, [sp, #20]
 8005506:	6800      	ldr	r0, [r0, #0]
 8005508:	9301      	str	r3, [sp, #4]
 800550a:	a902      	add	r1, sp, #8
 800550c:	f002 fe08 	bl	8008120 <_svfiprintf_r>
 8005510:	9b02      	ldr	r3, [sp, #8]
 8005512:	2200      	movs	r2, #0
 8005514:	701a      	strb	r2, [r3, #0]
 8005516:	b01c      	add	sp, #112	; 0x70
 8005518:	f85d eb04 	ldr.w	lr, [sp], #4
 800551c:	b003      	add	sp, #12
 800551e:	4770      	bx	lr
 8005520:	24000014 	.word	0x24000014
 8005524:	ffff0208 	.word	0xffff0208

08005528 <sulp>:
 8005528:	b570      	push	{r4, r5, r6, lr}
 800552a:	4604      	mov	r4, r0
 800552c:	460d      	mov	r5, r1
 800552e:	4616      	mov	r6, r2
 8005530:	ec45 4b10 	vmov	d0, r4, r5
 8005534:	f002 fb8e 	bl	8007c54 <__ulp>
 8005538:	b17e      	cbz	r6, 800555a <sulp+0x32>
 800553a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800553e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005542:	2b00      	cmp	r3, #0
 8005544:	dd09      	ble.n	800555a <sulp+0x32>
 8005546:	051b      	lsls	r3, r3, #20
 8005548:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800554c:	2000      	movs	r0, #0
 800554e:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8005552:	ec41 0b17 	vmov	d7, r0, r1
 8005556:	ee20 0b07 	vmul.f64	d0, d0, d7
 800555a:	bd70      	pop	{r4, r5, r6, pc}
 800555c:	0000      	movs	r0, r0
	...

08005560 <_strtod_l>:
 8005560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005564:	ed2d 8b0c 	vpush	{d8-d13}
 8005568:	b09d      	sub	sp, #116	; 0x74
 800556a:	461f      	mov	r7, r3
 800556c:	2300      	movs	r3, #0
 800556e:	9318      	str	r3, [sp, #96]	; 0x60
 8005570:	4ba6      	ldr	r3, [pc, #664]	; (800580c <_strtod_l+0x2ac>)
 8005572:	9213      	str	r2, [sp, #76]	; 0x4c
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	9308      	str	r3, [sp, #32]
 8005578:	4604      	mov	r4, r0
 800557a:	4618      	mov	r0, r3
 800557c:	468a      	mov	sl, r1
 800557e:	f7fa feaf 	bl	80002e0 <strlen>
 8005582:	f04f 0800 	mov.w	r8, #0
 8005586:	4605      	mov	r5, r0
 8005588:	f04f 0900 	mov.w	r9, #0
 800558c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8005590:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005592:	781a      	ldrb	r2, [r3, #0]
 8005594:	2a2b      	cmp	r2, #43	; 0x2b
 8005596:	d04d      	beq.n	8005634 <_strtod_l+0xd4>
 8005598:	d83a      	bhi.n	8005610 <_strtod_l+0xb0>
 800559a:	2a0d      	cmp	r2, #13
 800559c:	d833      	bhi.n	8005606 <_strtod_l+0xa6>
 800559e:	2a08      	cmp	r2, #8
 80055a0:	d833      	bhi.n	800560a <_strtod_l+0xaa>
 80055a2:	2a00      	cmp	r2, #0
 80055a4:	d03d      	beq.n	8005622 <_strtod_l+0xc2>
 80055a6:	2300      	movs	r3, #0
 80055a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80055aa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80055ac:	7833      	ldrb	r3, [r6, #0]
 80055ae:	2b30      	cmp	r3, #48	; 0x30
 80055b0:	f040 80b6 	bne.w	8005720 <_strtod_l+0x1c0>
 80055b4:	7873      	ldrb	r3, [r6, #1]
 80055b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80055ba:	2b58      	cmp	r3, #88	; 0x58
 80055bc:	d16d      	bne.n	800569a <_strtod_l+0x13a>
 80055be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055c0:	9301      	str	r3, [sp, #4]
 80055c2:	ab18      	add	r3, sp, #96	; 0x60
 80055c4:	9702      	str	r7, [sp, #8]
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	4a91      	ldr	r2, [pc, #580]	; (8005810 <_strtod_l+0x2b0>)
 80055ca:	ab19      	add	r3, sp, #100	; 0x64
 80055cc:	a917      	add	r1, sp, #92	; 0x5c
 80055ce:	4620      	mov	r0, r4
 80055d0:	f001 fca0 	bl	8006f14 <__gethex>
 80055d4:	f010 0507 	ands.w	r5, r0, #7
 80055d8:	4607      	mov	r7, r0
 80055da:	d005      	beq.n	80055e8 <_strtod_l+0x88>
 80055dc:	2d06      	cmp	r5, #6
 80055de:	d12b      	bne.n	8005638 <_strtod_l+0xd8>
 80055e0:	3601      	adds	r6, #1
 80055e2:	2300      	movs	r3, #0
 80055e4:	9617      	str	r6, [sp, #92]	; 0x5c
 80055e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80055e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f040 856e 	bne.w	80060cc <_strtod_l+0xb6c>
 80055f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055f2:	b1e3      	cbz	r3, 800562e <_strtod_l+0xce>
 80055f4:	ec49 8b17 	vmov	d7, r8, r9
 80055f8:	eeb1 0b47 	vneg.f64	d0, d7
 80055fc:	b01d      	add	sp, #116	; 0x74
 80055fe:	ecbd 8b0c 	vpop	{d8-d13}
 8005602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005606:	2a20      	cmp	r2, #32
 8005608:	d1cd      	bne.n	80055a6 <_strtod_l+0x46>
 800560a:	3301      	adds	r3, #1
 800560c:	9317      	str	r3, [sp, #92]	; 0x5c
 800560e:	e7bf      	b.n	8005590 <_strtod_l+0x30>
 8005610:	2a2d      	cmp	r2, #45	; 0x2d
 8005612:	d1c8      	bne.n	80055a6 <_strtod_l+0x46>
 8005614:	2201      	movs	r2, #1
 8005616:	920b      	str	r2, [sp, #44]	; 0x2c
 8005618:	1c5a      	adds	r2, r3, #1
 800561a:	9217      	str	r2, [sp, #92]	; 0x5c
 800561c:	785b      	ldrb	r3, [r3, #1]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1c3      	bne.n	80055aa <_strtod_l+0x4a>
 8005622:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005624:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8005628:	2b00      	cmp	r3, #0
 800562a:	f040 854d 	bne.w	80060c8 <_strtod_l+0xb68>
 800562e:	ec49 8b10 	vmov	d0, r8, r9
 8005632:	e7e3      	b.n	80055fc <_strtod_l+0x9c>
 8005634:	2200      	movs	r2, #0
 8005636:	e7ee      	b.n	8005616 <_strtod_l+0xb6>
 8005638:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800563a:	b13a      	cbz	r2, 800564c <_strtod_l+0xec>
 800563c:	2135      	movs	r1, #53	; 0x35
 800563e:	a81a      	add	r0, sp, #104	; 0x68
 8005640:	f002 fc14 	bl	8007e6c <__copybits>
 8005644:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005646:	4620      	mov	r0, r4
 8005648:	f001 ffd8 	bl	80075fc <_Bfree>
 800564c:	3d01      	subs	r5, #1
 800564e:	2d05      	cmp	r5, #5
 8005650:	d807      	bhi.n	8005662 <_strtod_l+0x102>
 8005652:	e8df f005 	tbb	[pc, r5]
 8005656:	0b0e      	.short	0x0b0e
 8005658:	030e1d18 	.word	0x030e1d18
 800565c:	f04f 0900 	mov.w	r9, #0
 8005660:	46c8      	mov	r8, r9
 8005662:	073b      	lsls	r3, r7, #28
 8005664:	d5c0      	bpl.n	80055e8 <_strtod_l+0x88>
 8005666:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800566a:	e7bd      	b.n	80055e8 <_strtod_l+0x88>
 800566c:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8005670:	e7f7      	b.n	8005662 <_strtod_l+0x102>
 8005672:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8005676:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005678:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800567c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005680:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005684:	e7ed      	b.n	8005662 <_strtod_l+0x102>
 8005686:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8005814 <_strtod_l+0x2b4>
 800568a:	f04f 0800 	mov.w	r8, #0
 800568e:	e7e8      	b.n	8005662 <_strtod_l+0x102>
 8005690:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005694:	f04f 38ff 	mov.w	r8, #4294967295
 8005698:	e7e3      	b.n	8005662 <_strtod_l+0x102>
 800569a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800569c:	1c5a      	adds	r2, r3, #1
 800569e:	9217      	str	r2, [sp, #92]	; 0x5c
 80056a0:	785b      	ldrb	r3, [r3, #1]
 80056a2:	2b30      	cmp	r3, #48	; 0x30
 80056a4:	d0f9      	beq.n	800569a <_strtod_l+0x13a>
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d09e      	beq.n	80055e8 <_strtod_l+0x88>
 80056aa:	2301      	movs	r3, #1
 80056ac:	9306      	str	r3, [sp, #24]
 80056ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056b0:	930c      	str	r3, [sp, #48]	; 0x30
 80056b2:	2300      	movs	r3, #0
 80056b4:	9304      	str	r3, [sp, #16]
 80056b6:	930a      	str	r3, [sp, #40]	; 0x28
 80056b8:	461e      	mov	r6, r3
 80056ba:	220a      	movs	r2, #10
 80056bc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80056be:	f890 b000 	ldrb.w	fp, [r0]
 80056c2:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 80056c6:	b2d9      	uxtb	r1, r3
 80056c8:	2909      	cmp	r1, #9
 80056ca:	d92b      	bls.n	8005724 <_strtod_l+0x1c4>
 80056cc:	9908      	ldr	r1, [sp, #32]
 80056ce:	462a      	mov	r2, r5
 80056d0:	f002 fe3e 	bl	8008350 <strncmp>
 80056d4:	2800      	cmp	r0, #0
 80056d6:	d035      	beq.n	8005744 <_strtod_l+0x1e4>
 80056d8:	2000      	movs	r0, #0
 80056da:	465a      	mov	r2, fp
 80056dc:	4633      	mov	r3, r6
 80056de:	4683      	mov	fp, r0
 80056e0:	4601      	mov	r1, r0
 80056e2:	2a65      	cmp	r2, #101	; 0x65
 80056e4:	d001      	beq.n	80056ea <_strtod_l+0x18a>
 80056e6:	2a45      	cmp	r2, #69	; 0x45
 80056e8:	d118      	bne.n	800571c <_strtod_l+0x1bc>
 80056ea:	b91b      	cbnz	r3, 80056f4 <_strtod_l+0x194>
 80056ec:	9b06      	ldr	r3, [sp, #24]
 80056ee:	4303      	orrs	r3, r0
 80056f0:	d097      	beq.n	8005622 <_strtod_l+0xc2>
 80056f2:	2300      	movs	r3, #0
 80056f4:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 80056f8:	f10a 0201 	add.w	r2, sl, #1
 80056fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80056fe:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8005702:	2a2b      	cmp	r2, #43	; 0x2b
 8005704:	d077      	beq.n	80057f6 <_strtod_l+0x296>
 8005706:	2a2d      	cmp	r2, #45	; 0x2d
 8005708:	d07d      	beq.n	8005806 <_strtod_l+0x2a6>
 800570a:	f04f 0e00 	mov.w	lr, #0
 800570e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8005712:	2d09      	cmp	r5, #9
 8005714:	f240 8084 	bls.w	8005820 <_strtod_l+0x2c0>
 8005718:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800571c:	2500      	movs	r5, #0
 800571e:	e09f      	b.n	8005860 <_strtod_l+0x300>
 8005720:	2300      	movs	r3, #0
 8005722:	e7c3      	b.n	80056ac <_strtod_l+0x14c>
 8005724:	2e08      	cmp	r6, #8
 8005726:	bfd5      	itete	le
 8005728:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800572a:	9904      	ldrgt	r1, [sp, #16]
 800572c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005730:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005734:	f100 0001 	add.w	r0, r0, #1
 8005738:	bfd4      	ite	le
 800573a:	930a      	strle	r3, [sp, #40]	; 0x28
 800573c:	9304      	strgt	r3, [sp, #16]
 800573e:	3601      	adds	r6, #1
 8005740:	9017      	str	r0, [sp, #92]	; 0x5c
 8005742:	e7bb      	b.n	80056bc <_strtod_l+0x15c>
 8005744:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005746:	195a      	adds	r2, r3, r5
 8005748:	9217      	str	r2, [sp, #92]	; 0x5c
 800574a:	5d5a      	ldrb	r2, [r3, r5]
 800574c:	b3ae      	cbz	r6, 80057ba <_strtod_l+0x25a>
 800574e:	4683      	mov	fp, r0
 8005750:	4633      	mov	r3, r6
 8005752:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005756:	2909      	cmp	r1, #9
 8005758:	d912      	bls.n	8005780 <_strtod_l+0x220>
 800575a:	2101      	movs	r1, #1
 800575c:	e7c1      	b.n	80056e2 <_strtod_l+0x182>
 800575e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	9217      	str	r2, [sp, #92]	; 0x5c
 8005764:	785a      	ldrb	r2, [r3, #1]
 8005766:	3001      	adds	r0, #1
 8005768:	2a30      	cmp	r2, #48	; 0x30
 800576a:	d0f8      	beq.n	800575e <_strtod_l+0x1fe>
 800576c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005770:	2b08      	cmp	r3, #8
 8005772:	f200 84b0 	bhi.w	80060d6 <_strtod_l+0xb76>
 8005776:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005778:	930c      	str	r3, [sp, #48]	; 0x30
 800577a:	4683      	mov	fp, r0
 800577c:	2000      	movs	r0, #0
 800577e:	4603      	mov	r3, r0
 8005780:	3a30      	subs	r2, #48	; 0x30
 8005782:	f100 0101 	add.w	r1, r0, #1
 8005786:	d012      	beq.n	80057ae <_strtod_l+0x24e>
 8005788:	448b      	add	fp, r1
 800578a:	eb00 0c03 	add.w	ip, r0, r3
 800578e:	4619      	mov	r1, r3
 8005790:	250a      	movs	r5, #10
 8005792:	4561      	cmp	r1, ip
 8005794:	d113      	bne.n	80057be <_strtod_l+0x25e>
 8005796:	1819      	adds	r1, r3, r0
 8005798:	2908      	cmp	r1, #8
 800579a:	f103 0301 	add.w	r3, r3, #1
 800579e:	4403      	add	r3, r0
 80057a0:	dc1d      	bgt.n	80057de <_strtod_l+0x27e>
 80057a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80057a4:	210a      	movs	r1, #10
 80057a6:	fb01 2200 	mla	r2, r1, r0, r2
 80057aa:	920a      	str	r2, [sp, #40]	; 0x28
 80057ac:	2100      	movs	r1, #0
 80057ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80057b0:	1c50      	adds	r0, r2, #1
 80057b2:	9017      	str	r0, [sp, #92]	; 0x5c
 80057b4:	7852      	ldrb	r2, [r2, #1]
 80057b6:	4608      	mov	r0, r1
 80057b8:	e7cb      	b.n	8005752 <_strtod_l+0x1f2>
 80057ba:	4630      	mov	r0, r6
 80057bc:	e7d4      	b.n	8005768 <_strtod_l+0x208>
 80057be:	2908      	cmp	r1, #8
 80057c0:	dc04      	bgt.n	80057cc <_strtod_l+0x26c>
 80057c2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80057c4:	436f      	muls	r7, r5
 80057c6:	970a      	str	r7, [sp, #40]	; 0x28
 80057c8:	3101      	adds	r1, #1
 80057ca:	e7e2      	b.n	8005792 <_strtod_l+0x232>
 80057cc:	f101 0e01 	add.w	lr, r1, #1
 80057d0:	f1be 0f10 	cmp.w	lr, #16
 80057d4:	bfde      	ittt	le
 80057d6:	9f04      	ldrle	r7, [sp, #16]
 80057d8:	436f      	mulle	r7, r5
 80057da:	9704      	strle	r7, [sp, #16]
 80057dc:	e7f4      	b.n	80057c8 <_strtod_l+0x268>
 80057de:	2b10      	cmp	r3, #16
 80057e0:	bfdf      	itttt	le
 80057e2:	9804      	ldrle	r0, [sp, #16]
 80057e4:	210a      	movle	r1, #10
 80057e6:	fb01 2200 	mlale	r2, r1, r0, r2
 80057ea:	9204      	strle	r2, [sp, #16]
 80057ec:	e7de      	b.n	80057ac <_strtod_l+0x24c>
 80057ee:	f04f 0b00 	mov.w	fp, #0
 80057f2:	2101      	movs	r1, #1
 80057f4:	e77a      	b.n	80056ec <_strtod_l+0x18c>
 80057f6:	f04f 0e00 	mov.w	lr, #0
 80057fa:	f10a 0202 	add.w	r2, sl, #2
 80057fe:	9217      	str	r2, [sp, #92]	; 0x5c
 8005800:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8005804:	e783      	b.n	800570e <_strtod_l+0x1ae>
 8005806:	f04f 0e01 	mov.w	lr, #1
 800580a:	e7f6      	b.n	80057fa <_strtod_l+0x29a>
 800580c:	080091f0 	.word	0x080091f0
 8005810:	08008fa0 	.word	0x08008fa0
 8005814:	7ff00000 	.word	0x7ff00000
 8005818:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800581a:	1c55      	adds	r5, r2, #1
 800581c:	9517      	str	r5, [sp, #92]	; 0x5c
 800581e:	7852      	ldrb	r2, [r2, #1]
 8005820:	2a30      	cmp	r2, #48	; 0x30
 8005822:	d0f9      	beq.n	8005818 <_strtod_l+0x2b8>
 8005824:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8005828:	2d08      	cmp	r5, #8
 800582a:	f63f af77 	bhi.w	800571c <_strtod_l+0x1bc>
 800582e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005832:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005834:	9208      	str	r2, [sp, #32]
 8005836:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005838:	1c55      	adds	r5, r2, #1
 800583a:	9517      	str	r5, [sp, #92]	; 0x5c
 800583c:	7852      	ldrb	r2, [r2, #1]
 800583e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8005842:	2f09      	cmp	r7, #9
 8005844:	d937      	bls.n	80058b6 <_strtod_l+0x356>
 8005846:	9f08      	ldr	r7, [sp, #32]
 8005848:	1bed      	subs	r5, r5, r7
 800584a:	2d08      	cmp	r5, #8
 800584c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005850:	dc02      	bgt.n	8005858 <_strtod_l+0x2f8>
 8005852:	4565      	cmp	r5, ip
 8005854:	bfa8      	it	ge
 8005856:	4665      	movge	r5, ip
 8005858:	f1be 0f00 	cmp.w	lr, #0
 800585c:	d000      	beq.n	8005860 <_strtod_l+0x300>
 800585e:	426d      	negs	r5, r5
 8005860:	2b00      	cmp	r3, #0
 8005862:	d14f      	bne.n	8005904 <_strtod_l+0x3a4>
 8005864:	9b06      	ldr	r3, [sp, #24]
 8005866:	4303      	orrs	r3, r0
 8005868:	f47f aebe 	bne.w	80055e8 <_strtod_l+0x88>
 800586c:	2900      	cmp	r1, #0
 800586e:	f47f aed8 	bne.w	8005622 <_strtod_l+0xc2>
 8005872:	2a69      	cmp	r2, #105	; 0x69
 8005874:	d027      	beq.n	80058c6 <_strtod_l+0x366>
 8005876:	dc24      	bgt.n	80058c2 <_strtod_l+0x362>
 8005878:	2a49      	cmp	r2, #73	; 0x49
 800587a:	d024      	beq.n	80058c6 <_strtod_l+0x366>
 800587c:	2a4e      	cmp	r2, #78	; 0x4e
 800587e:	f47f aed0 	bne.w	8005622 <_strtod_l+0xc2>
 8005882:	499b      	ldr	r1, [pc, #620]	; (8005af0 <_strtod_l+0x590>)
 8005884:	a817      	add	r0, sp, #92	; 0x5c
 8005886:	f001 fd9d 	bl	80073c4 <__match>
 800588a:	2800      	cmp	r0, #0
 800588c:	f43f aec9 	beq.w	8005622 <_strtod_l+0xc2>
 8005890:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	2b28      	cmp	r3, #40	; 0x28
 8005896:	d12d      	bne.n	80058f4 <_strtod_l+0x394>
 8005898:	4996      	ldr	r1, [pc, #600]	; (8005af4 <_strtod_l+0x594>)
 800589a:	aa1a      	add	r2, sp, #104	; 0x68
 800589c:	a817      	add	r0, sp, #92	; 0x5c
 800589e:	f001 fda5 	bl	80073ec <__hexnan>
 80058a2:	2805      	cmp	r0, #5
 80058a4:	d126      	bne.n	80058f4 <_strtod_l+0x394>
 80058a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80058a8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80058ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80058b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80058b4:	e698      	b.n	80055e8 <_strtod_l+0x88>
 80058b6:	250a      	movs	r5, #10
 80058b8:	fb05 250c 	mla	r5, r5, ip, r2
 80058bc:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 80058c0:	e7b9      	b.n	8005836 <_strtod_l+0x2d6>
 80058c2:	2a6e      	cmp	r2, #110	; 0x6e
 80058c4:	e7db      	b.n	800587e <_strtod_l+0x31e>
 80058c6:	498c      	ldr	r1, [pc, #560]	; (8005af8 <_strtod_l+0x598>)
 80058c8:	a817      	add	r0, sp, #92	; 0x5c
 80058ca:	f001 fd7b 	bl	80073c4 <__match>
 80058ce:	2800      	cmp	r0, #0
 80058d0:	f43f aea7 	beq.w	8005622 <_strtod_l+0xc2>
 80058d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80058d6:	4989      	ldr	r1, [pc, #548]	; (8005afc <_strtod_l+0x59c>)
 80058d8:	3b01      	subs	r3, #1
 80058da:	a817      	add	r0, sp, #92	; 0x5c
 80058dc:	9317      	str	r3, [sp, #92]	; 0x5c
 80058de:	f001 fd71 	bl	80073c4 <__match>
 80058e2:	b910      	cbnz	r0, 80058ea <_strtod_l+0x38a>
 80058e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80058e6:	3301      	adds	r3, #1
 80058e8:	9317      	str	r3, [sp, #92]	; 0x5c
 80058ea:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8005b10 <_strtod_l+0x5b0>
 80058ee:	f04f 0800 	mov.w	r8, #0
 80058f2:	e679      	b.n	80055e8 <_strtod_l+0x88>
 80058f4:	4882      	ldr	r0, [pc, #520]	; (8005b00 <_strtod_l+0x5a0>)
 80058f6:	f002 fd13 	bl	8008320 <nan>
 80058fa:	ed8d 0b04 	vstr	d0, [sp, #16]
 80058fe:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005902:	e671      	b.n	80055e8 <_strtod_l+0x88>
 8005904:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8005908:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800590c:	eba5 020b 	sub.w	r2, r5, fp
 8005910:	2e00      	cmp	r6, #0
 8005912:	bf08      	it	eq
 8005914:	461e      	moveq	r6, r3
 8005916:	2b10      	cmp	r3, #16
 8005918:	ed8d 7b08 	vstr	d7, [sp, #32]
 800591c:	9206      	str	r2, [sp, #24]
 800591e:	461a      	mov	r2, r3
 8005920:	bfa8      	it	ge
 8005922:	2210      	movge	r2, #16
 8005924:	2b09      	cmp	r3, #9
 8005926:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800592a:	dd0e      	ble.n	800594a <_strtod_l+0x3ea>
 800592c:	4975      	ldr	r1, [pc, #468]	; (8005b04 <_strtod_l+0x5a4>)
 800592e:	eddd 7a04 	vldr	s15, [sp, #16]
 8005932:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005936:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 800593a:	ed9d 5b08 	vldr	d5, [sp, #32]
 800593e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005942:	eea5 7b06 	vfma.f64	d7, d5, d6
 8005946:	ec59 8b17 	vmov	r8, r9, d7
 800594a:	2b0f      	cmp	r3, #15
 800594c:	dc37      	bgt.n	80059be <_strtod_l+0x45e>
 800594e:	9906      	ldr	r1, [sp, #24]
 8005950:	2900      	cmp	r1, #0
 8005952:	f43f ae49 	beq.w	80055e8 <_strtod_l+0x88>
 8005956:	dd23      	ble.n	80059a0 <_strtod_l+0x440>
 8005958:	2916      	cmp	r1, #22
 800595a:	dc0b      	bgt.n	8005974 <_strtod_l+0x414>
 800595c:	4b69      	ldr	r3, [pc, #420]	; (8005b04 <_strtod_l+0x5a4>)
 800595e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005962:	ed93 7b00 	vldr	d7, [r3]
 8005966:	ec49 8b16 	vmov	d6, r8, r9
 800596a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800596e:	ec59 8b17 	vmov	r8, r9, d7
 8005972:	e639      	b.n	80055e8 <_strtod_l+0x88>
 8005974:	9806      	ldr	r0, [sp, #24]
 8005976:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800597a:	4281      	cmp	r1, r0
 800597c:	db1f      	blt.n	80059be <_strtod_l+0x45e>
 800597e:	4a61      	ldr	r2, [pc, #388]	; (8005b04 <_strtod_l+0x5a4>)
 8005980:	f1c3 030f 	rsb	r3, r3, #15
 8005984:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8005988:	ed91 7b00 	vldr	d7, [r1]
 800598c:	ec49 8b16 	vmov	d6, r8, r9
 8005990:	1ac3      	subs	r3, r0, r3
 8005992:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8005996:	ee27 7b06 	vmul.f64	d7, d7, d6
 800599a:	ed92 6b00 	vldr	d6, [r2]
 800599e:	e7e4      	b.n	800596a <_strtod_l+0x40a>
 80059a0:	9906      	ldr	r1, [sp, #24]
 80059a2:	3116      	adds	r1, #22
 80059a4:	db0b      	blt.n	80059be <_strtod_l+0x45e>
 80059a6:	4b57      	ldr	r3, [pc, #348]	; (8005b04 <_strtod_l+0x5a4>)
 80059a8:	ebab 0505 	sub.w	r5, fp, r5
 80059ac:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80059b0:	ed95 7b00 	vldr	d7, [r5]
 80059b4:	ec49 8b16 	vmov	d6, r8, r9
 80059b8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80059bc:	e7d7      	b.n	800596e <_strtod_l+0x40e>
 80059be:	9906      	ldr	r1, [sp, #24]
 80059c0:	1a9a      	subs	r2, r3, r2
 80059c2:	440a      	add	r2, r1
 80059c4:	2a00      	cmp	r2, #0
 80059c6:	dd74      	ble.n	8005ab2 <_strtod_l+0x552>
 80059c8:	f012 000f 	ands.w	r0, r2, #15
 80059cc:	d00a      	beq.n	80059e4 <_strtod_l+0x484>
 80059ce:	494d      	ldr	r1, [pc, #308]	; (8005b04 <_strtod_l+0x5a4>)
 80059d0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80059d4:	ed91 7b00 	vldr	d7, [r1]
 80059d8:	ec49 8b16 	vmov	d6, r8, r9
 80059dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80059e0:	ec59 8b17 	vmov	r8, r9, d7
 80059e4:	f032 020f 	bics.w	r2, r2, #15
 80059e8:	d04f      	beq.n	8005a8a <_strtod_l+0x52a>
 80059ea:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80059ee:	dd22      	ble.n	8005a36 <_strtod_l+0x4d6>
 80059f0:	2500      	movs	r5, #0
 80059f2:	462e      	mov	r6, r5
 80059f4:	950a      	str	r5, [sp, #40]	; 0x28
 80059f6:	462f      	mov	r7, r5
 80059f8:	2322      	movs	r3, #34	; 0x22
 80059fa:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8005b10 <_strtod_l+0x5b0>
 80059fe:	6023      	str	r3, [r4, #0]
 8005a00:	f04f 0800 	mov.w	r8, #0
 8005a04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	f43f adee 	beq.w	80055e8 <_strtod_l+0x88>
 8005a0c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005a0e:	4620      	mov	r0, r4
 8005a10:	f001 fdf4 	bl	80075fc <_Bfree>
 8005a14:	4639      	mov	r1, r7
 8005a16:	4620      	mov	r0, r4
 8005a18:	f001 fdf0 	bl	80075fc <_Bfree>
 8005a1c:	4631      	mov	r1, r6
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f001 fdec 	bl	80075fc <_Bfree>
 8005a24:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005a26:	4620      	mov	r0, r4
 8005a28:	f001 fde8 	bl	80075fc <_Bfree>
 8005a2c:	4629      	mov	r1, r5
 8005a2e:	4620      	mov	r0, r4
 8005a30:	f001 fde4 	bl	80075fc <_Bfree>
 8005a34:	e5d8      	b.n	80055e8 <_strtod_l+0x88>
 8005a36:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8005a3a:	2000      	movs	r0, #0
 8005a3c:	4f32      	ldr	r7, [pc, #200]	; (8005b08 <_strtod_l+0x5a8>)
 8005a3e:	1112      	asrs	r2, r2, #4
 8005a40:	4601      	mov	r1, r0
 8005a42:	2a01      	cmp	r2, #1
 8005a44:	dc24      	bgt.n	8005a90 <_strtod_l+0x530>
 8005a46:	b108      	cbz	r0, 8005a4c <_strtod_l+0x4ec>
 8005a48:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005a4c:	4a2e      	ldr	r2, [pc, #184]	; (8005b08 <_strtod_l+0x5a8>)
 8005a4e:	482f      	ldr	r0, [pc, #188]	; (8005b0c <_strtod_l+0x5ac>)
 8005a50:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8005a54:	ed91 7b00 	vldr	d7, [r1]
 8005a58:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005a5c:	ec49 8b16 	vmov	d6, r8, r9
 8005a60:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005a64:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005a68:	9905      	ldr	r1, [sp, #20]
 8005a6a:	4a29      	ldr	r2, [pc, #164]	; (8005b10 <_strtod_l+0x5b0>)
 8005a6c:	400a      	ands	r2, r1
 8005a6e:	4282      	cmp	r2, r0
 8005a70:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005a74:	d8bc      	bhi.n	80059f0 <_strtod_l+0x490>
 8005a76:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8005a7a:	4282      	cmp	r2, r0
 8005a7c:	bf86      	itte	hi
 8005a7e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8005b14 <_strtod_l+0x5b4>
 8005a82:	f04f 38ff 	movhi.w	r8, #4294967295
 8005a86:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	9204      	str	r2, [sp, #16]
 8005a8e:	e07f      	b.n	8005b90 <_strtod_l+0x630>
 8005a90:	f012 0f01 	tst.w	r2, #1
 8005a94:	d00a      	beq.n	8005aac <_strtod_l+0x54c>
 8005a96:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8005a9a:	ed90 7b00 	vldr	d7, [r0]
 8005a9e:	ed9d 6b04 	vldr	d6, [sp, #16]
 8005aa2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005aa6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005aaa:	2001      	movs	r0, #1
 8005aac:	3101      	adds	r1, #1
 8005aae:	1052      	asrs	r2, r2, #1
 8005ab0:	e7c7      	b.n	8005a42 <_strtod_l+0x4e2>
 8005ab2:	d0ea      	beq.n	8005a8a <_strtod_l+0x52a>
 8005ab4:	4252      	negs	r2, r2
 8005ab6:	f012 000f 	ands.w	r0, r2, #15
 8005aba:	d00a      	beq.n	8005ad2 <_strtod_l+0x572>
 8005abc:	4911      	ldr	r1, [pc, #68]	; (8005b04 <_strtod_l+0x5a4>)
 8005abe:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005ac2:	ed91 7b00 	vldr	d7, [r1]
 8005ac6:	ec49 8b16 	vmov	d6, r8, r9
 8005aca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005ace:	ec59 8b17 	vmov	r8, r9, d7
 8005ad2:	1112      	asrs	r2, r2, #4
 8005ad4:	d0d9      	beq.n	8005a8a <_strtod_l+0x52a>
 8005ad6:	2a1f      	cmp	r2, #31
 8005ad8:	dd1e      	ble.n	8005b18 <_strtod_l+0x5b8>
 8005ada:	2500      	movs	r5, #0
 8005adc:	462e      	mov	r6, r5
 8005ade:	950a      	str	r5, [sp, #40]	; 0x28
 8005ae0:	462f      	mov	r7, r5
 8005ae2:	2322      	movs	r3, #34	; 0x22
 8005ae4:	f04f 0800 	mov.w	r8, #0
 8005ae8:	f04f 0900 	mov.w	r9, #0
 8005aec:	6023      	str	r3, [r4, #0]
 8005aee:	e789      	b.n	8005a04 <_strtod_l+0x4a4>
 8005af0:	08008f71 	.word	0x08008f71
 8005af4:	08008fb4 	.word	0x08008fb4
 8005af8:	08008f69 	.word	0x08008f69
 8005afc:	080090f4 	.word	0x080090f4
 8005b00:	080093b0 	.word	0x080093b0
 8005b04:	08009290 	.word	0x08009290
 8005b08:	08009268 	.word	0x08009268
 8005b0c:	7ca00000 	.word	0x7ca00000
 8005b10:	7ff00000 	.word	0x7ff00000
 8005b14:	7fefffff 	.word	0x7fefffff
 8005b18:	f012 0110 	ands.w	r1, r2, #16
 8005b1c:	bf18      	it	ne
 8005b1e:	216a      	movne	r1, #106	; 0x6a
 8005b20:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8005b24:	9104      	str	r1, [sp, #16]
 8005b26:	49c0      	ldr	r1, [pc, #768]	; (8005e28 <_strtod_l+0x8c8>)
 8005b28:	2000      	movs	r0, #0
 8005b2a:	07d7      	lsls	r7, r2, #31
 8005b2c:	d508      	bpl.n	8005b40 <_strtod_l+0x5e0>
 8005b2e:	ed9d 6b08 	vldr	d6, [sp, #32]
 8005b32:	ed91 7b00 	vldr	d7, [r1]
 8005b36:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005b3a:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005b3e:	2001      	movs	r0, #1
 8005b40:	1052      	asrs	r2, r2, #1
 8005b42:	f101 0108 	add.w	r1, r1, #8
 8005b46:	d1f0      	bne.n	8005b2a <_strtod_l+0x5ca>
 8005b48:	b108      	cbz	r0, 8005b4e <_strtod_l+0x5ee>
 8005b4a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8005b4e:	9a04      	ldr	r2, [sp, #16]
 8005b50:	b1ba      	cbz	r2, 8005b82 <_strtod_l+0x622>
 8005b52:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005b56:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8005b5a:	2a00      	cmp	r2, #0
 8005b5c:	4649      	mov	r1, r9
 8005b5e:	dd10      	ble.n	8005b82 <_strtod_l+0x622>
 8005b60:	2a1f      	cmp	r2, #31
 8005b62:	f340 8132 	ble.w	8005dca <_strtod_l+0x86a>
 8005b66:	2a34      	cmp	r2, #52	; 0x34
 8005b68:	bfde      	ittt	le
 8005b6a:	3a20      	suble	r2, #32
 8005b6c:	f04f 30ff 	movle.w	r0, #4294967295
 8005b70:	fa00 f202 	lslle.w	r2, r0, r2
 8005b74:	f04f 0800 	mov.w	r8, #0
 8005b78:	bfcc      	ite	gt
 8005b7a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005b7e:	ea02 0901 	andle.w	r9, r2, r1
 8005b82:	ec49 8b17 	vmov	d7, r8, r9
 8005b86:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8e:	d0a4      	beq.n	8005ada <_strtod_l+0x57a>
 8005b90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b92:	9200      	str	r2, [sp, #0]
 8005b94:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005b96:	4632      	mov	r2, r6
 8005b98:	4620      	mov	r0, r4
 8005b9a:	f001 fd9b 	bl	80076d4 <__s2b>
 8005b9e:	900a      	str	r0, [sp, #40]	; 0x28
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	f43f af25 	beq.w	80059f0 <_strtod_l+0x490>
 8005ba6:	9b06      	ldr	r3, [sp, #24]
 8005ba8:	ebab 0505 	sub.w	r5, fp, r5
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	bfb4      	ite	lt
 8005bb0:	462b      	movlt	r3, r5
 8005bb2:	2300      	movge	r3, #0
 8005bb4:	930c      	str	r3, [sp, #48]	; 0x30
 8005bb6:	9b06      	ldr	r3, [sp, #24]
 8005bb8:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8005e10 <_strtod_l+0x8b0>
 8005bbc:	ed9f ab96 	vldr	d10, [pc, #600]	; 8005e18 <_strtod_l+0x8b8>
 8005bc0:	ed9f bb97 	vldr	d11, [pc, #604]	; 8005e20 <_strtod_l+0x8c0>
 8005bc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005bc8:	2500      	movs	r5, #0
 8005bca:	9312      	str	r3, [sp, #72]	; 0x48
 8005bcc:	462e      	mov	r6, r5
 8005bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bd0:	4620      	mov	r0, r4
 8005bd2:	6859      	ldr	r1, [r3, #4]
 8005bd4:	f001 fcd2 	bl	800757c <_Balloc>
 8005bd8:	4607      	mov	r7, r0
 8005bda:	2800      	cmp	r0, #0
 8005bdc:	f43f af0c 	beq.w	80059f8 <_strtod_l+0x498>
 8005be0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005be2:	691a      	ldr	r2, [r3, #16]
 8005be4:	3202      	adds	r2, #2
 8005be6:	f103 010c 	add.w	r1, r3, #12
 8005bea:	0092      	lsls	r2, r2, #2
 8005bec:	300c      	adds	r0, #12
 8005bee:	f001 fcb7 	bl	8007560 <memcpy>
 8005bf2:	ec49 8b10 	vmov	d0, r8, r9
 8005bf6:	aa1a      	add	r2, sp, #104	; 0x68
 8005bf8:	a919      	add	r1, sp, #100	; 0x64
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8005c00:	f002 f8a4 	bl	8007d4c <__d2b>
 8005c04:	9018      	str	r0, [sp, #96]	; 0x60
 8005c06:	2800      	cmp	r0, #0
 8005c08:	f43f aef6 	beq.w	80059f8 <_strtod_l+0x498>
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	4620      	mov	r0, r4
 8005c10:	f001 fdfa 	bl	8007808 <__i2b>
 8005c14:	4606      	mov	r6, r0
 8005c16:	2800      	cmp	r0, #0
 8005c18:	f43f aeee 	beq.w	80059f8 <_strtod_l+0x498>
 8005c1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005c1e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	bfab      	itete	ge
 8005c24:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005c26:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005c28:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 8005c2c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8005c30:	bfac      	ite	ge
 8005c32:	eb03 0b02 	addge.w	fp, r3, r2
 8005c36:	eba2 0a03 	sublt.w	sl, r2, r3
 8005c3a:	9a04      	ldr	r2, [sp, #16]
 8005c3c:	1a9b      	subs	r3, r3, r2
 8005c3e:	440b      	add	r3, r1
 8005c40:	4a7a      	ldr	r2, [pc, #488]	; (8005e2c <_strtod_l+0x8cc>)
 8005c42:	3b01      	subs	r3, #1
 8005c44:	4293      	cmp	r3, r2
 8005c46:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8005c4a:	f280 80d1 	bge.w	8005df0 <_strtod_l+0x890>
 8005c4e:	1ad2      	subs	r2, r2, r3
 8005c50:	2a1f      	cmp	r2, #31
 8005c52:	eba1 0102 	sub.w	r1, r1, r2
 8005c56:	f04f 0001 	mov.w	r0, #1
 8005c5a:	f300 80bd 	bgt.w	8005dd8 <_strtod_l+0x878>
 8005c5e:	fa00 f302 	lsl.w	r3, r0, r2
 8005c62:	930e      	str	r3, [sp, #56]	; 0x38
 8005c64:	2300      	movs	r3, #0
 8005c66:	930d      	str	r3, [sp, #52]	; 0x34
 8005c68:	eb0b 0301 	add.w	r3, fp, r1
 8005c6c:	9a04      	ldr	r2, [sp, #16]
 8005c6e:	459b      	cmp	fp, r3
 8005c70:	448a      	add	sl, r1
 8005c72:	4492      	add	sl, r2
 8005c74:	465a      	mov	r2, fp
 8005c76:	bfa8      	it	ge
 8005c78:	461a      	movge	r2, r3
 8005c7a:	4552      	cmp	r2, sl
 8005c7c:	bfa8      	it	ge
 8005c7e:	4652      	movge	r2, sl
 8005c80:	2a00      	cmp	r2, #0
 8005c82:	bfc2      	ittt	gt
 8005c84:	1a9b      	subgt	r3, r3, r2
 8005c86:	ebaa 0a02 	subgt.w	sl, sl, r2
 8005c8a:	ebab 0b02 	subgt.w	fp, fp, r2
 8005c8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c90:	2a00      	cmp	r2, #0
 8005c92:	dd18      	ble.n	8005cc6 <_strtod_l+0x766>
 8005c94:	4631      	mov	r1, r6
 8005c96:	4620      	mov	r0, r4
 8005c98:	9315      	str	r3, [sp, #84]	; 0x54
 8005c9a:	f001 fe71 	bl	8007980 <__pow5mult>
 8005c9e:	4606      	mov	r6, r0
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	f43f aea9 	beq.w	80059f8 <_strtod_l+0x498>
 8005ca6:	4601      	mov	r1, r0
 8005ca8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005caa:	4620      	mov	r0, r4
 8005cac:	f001 fdc2 	bl	8007834 <__multiply>
 8005cb0:	9014      	str	r0, [sp, #80]	; 0x50
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	f43f aea0 	beq.w	80059f8 <_strtod_l+0x498>
 8005cb8:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005cba:	4620      	mov	r0, r4
 8005cbc:	f001 fc9e 	bl	80075fc <_Bfree>
 8005cc0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005cc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005cc4:	9218      	str	r2, [sp, #96]	; 0x60
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	f300 8097 	bgt.w	8005dfa <_strtod_l+0x89a>
 8005ccc:	9b06      	ldr	r3, [sp, #24]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	dd08      	ble.n	8005ce4 <_strtod_l+0x784>
 8005cd2:	4639      	mov	r1, r7
 8005cd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	f001 fe52 	bl	8007980 <__pow5mult>
 8005cdc:	4607      	mov	r7, r0
 8005cde:	2800      	cmp	r0, #0
 8005ce0:	f43f ae8a 	beq.w	80059f8 <_strtod_l+0x498>
 8005ce4:	f1ba 0f00 	cmp.w	sl, #0
 8005ce8:	dd08      	ble.n	8005cfc <_strtod_l+0x79c>
 8005cea:	4639      	mov	r1, r7
 8005cec:	4652      	mov	r2, sl
 8005cee:	4620      	mov	r0, r4
 8005cf0:	f001 fea0 	bl	8007a34 <__lshift>
 8005cf4:	4607      	mov	r7, r0
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	f43f ae7e 	beq.w	80059f8 <_strtod_l+0x498>
 8005cfc:	f1bb 0f00 	cmp.w	fp, #0
 8005d00:	dd08      	ble.n	8005d14 <_strtod_l+0x7b4>
 8005d02:	4631      	mov	r1, r6
 8005d04:	465a      	mov	r2, fp
 8005d06:	4620      	mov	r0, r4
 8005d08:	f001 fe94 	bl	8007a34 <__lshift>
 8005d0c:	4606      	mov	r6, r0
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	f43f ae72 	beq.w	80059f8 <_strtod_l+0x498>
 8005d14:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005d16:	463a      	mov	r2, r7
 8005d18:	4620      	mov	r0, r4
 8005d1a:	f001 ff13 	bl	8007b44 <__mdiff>
 8005d1e:	4605      	mov	r5, r0
 8005d20:	2800      	cmp	r0, #0
 8005d22:	f43f ae69 	beq.w	80059f8 <_strtod_l+0x498>
 8005d26:	2300      	movs	r3, #0
 8005d28:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8005d2c:	60c3      	str	r3, [r0, #12]
 8005d2e:	4631      	mov	r1, r6
 8005d30:	f001 feec 	bl	8007b0c <__mcmp>
 8005d34:	2800      	cmp	r0, #0
 8005d36:	da7f      	bge.n	8005e38 <_strtod_l+0x8d8>
 8005d38:	ea5a 0308 	orrs.w	r3, sl, r8
 8005d3c:	f040 80a5 	bne.w	8005e8a <_strtod_l+0x92a>
 8005d40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f040 80a0 	bne.w	8005e8a <_strtod_l+0x92a>
 8005d4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005d4e:	0d1b      	lsrs	r3, r3, #20
 8005d50:	051b      	lsls	r3, r3, #20
 8005d52:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005d56:	f240 8098 	bls.w	8005e8a <_strtod_l+0x92a>
 8005d5a:	696b      	ldr	r3, [r5, #20]
 8005d5c:	b91b      	cbnz	r3, 8005d66 <_strtod_l+0x806>
 8005d5e:	692b      	ldr	r3, [r5, #16]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	f340 8092 	ble.w	8005e8a <_strtod_l+0x92a>
 8005d66:	4629      	mov	r1, r5
 8005d68:	2201      	movs	r2, #1
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	f001 fe62 	bl	8007a34 <__lshift>
 8005d70:	4631      	mov	r1, r6
 8005d72:	4605      	mov	r5, r0
 8005d74:	f001 feca 	bl	8007b0c <__mcmp>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	f340 8086 	ble.w	8005e8a <_strtod_l+0x92a>
 8005d7e:	9904      	ldr	r1, [sp, #16]
 8005d80:	4a2b      	ldr	r2, [pc, #172]	; (8005e30 <_strtod_l+0x8d0>)
 8005d82:	464b      	mov	r3, r9
 8005d84:	2900      	cmp	r1, #0
 8005d86:	f000 80a1 	beq.w	8005ecc <_strtod_l+0x96c>
 8005d8a:	ea02 0109 	and.w	r1, r2, r9
 8005d8e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005d92:	f300 809b 	bgt.w	8005ecc <_strtod_l+0x96c>
 8005d96:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005d9a:	f77f aea2 	ble.w	8005ae2 <_strtod_l+0x582>
 8005d9e:	4a25      	ldr	r2, [pc, #148]	; (8005e34 <_strtod_l+0x8d4>)
 8005da0:	2300      	movs	r3, #0
 8005da2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8005da6:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8005daa:	ec49 8b17 	vmov	d7, r8, r9
 8005dae:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005db2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005db6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	bf08      	it	eq
 8005dbe:	2322      	moveq	r3, #34	; 0x22
 8005dc0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005dc4:	bf08      	it	eq
 8005dc6:	6023      	streq	r3, [r4, #0]
 8005dc8:	e620      	b.n	8005a0c <_strtod_l+0x4ac>
 8005dca:	f04f 31ff 	mov.w	r1, #4294967295
 8005dce:	fa01 f202 	lsl.w	r2, r1, r2
 8005dd2:	ea02 0808 	and.w	r8, r2, r8
 8005dd6:	e6d4      	b.n	8005b82 <_strtod_l+0x622>
 8005dd8:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8005ddc:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8005de0:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8005de4:	33e2      	adds	r3, #226	; 0xe2
 8005de6:	fa00 f303 	lsl.w	r3, r0, r3
 8005dea:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8005dee:	e73b      	b.n	8005c68 <_strtod_l+0x708>
 8005df0:	2000      	movs	r0, #0
 8005df2:	2301      	movs	r3, #1
 8005df4:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8005df8:	e736      	b.n	8005c68 <_strtod_l+0x708>
 8005dfa:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	4620      	mov	r0, r4
 8005e00:	f001 fe18 	bl	8007a34 <__lshift>
 8005e04:	9018      	str	r0, [sp, #96]	; 0x60
 8005e06:	2800      	cmp	r0, #0
 8005e08:	f47f af60 	bne.w	8005ccc <_strtod_l+0x76c>
 8005e0c:	e5f4      	b.n	80059f8 <_strtod_l+0x498>
 8005e0e:	bf00      	nop
 8005e10:	94a03595 	.word	0x94a03595
 8005e14:	3fcfffff 	.word	0x3fcfffff
 8005e18:	94a03595 	.word	0x94a03595
 8005e1c:	3fdfffff 	.word	0x3fdfffff
 8005e20:	35afe535 	.word	0x35afe535
 8005e24:	3fe00000 	.word	0x3fe00000
 8005e28:	08008fc8 	.word	0x08008fc8
 8005e2c:	fffffc02 	.word	0xfffffc02
 8005e30:	7ff00000 	.word	0x7ff00000
 8005e34:	39500000 	.word	0x39500000
 8005e38:	46cb      	mov	fp, r9
 8005e3a:	d165      	bne.n	8005f08 <_strtod_l+0x9a8>
 8005e3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e40:	f1ba 0f00 	cmp.w	sl, #0
 8005e44:	d02a      	beq.n	8005e9c <_strtod_l+0x93c>
 8005e46:	4aaa      	ldr	r2, [pc, #680]	; (80060f0 <_strtod_l+0xb90>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d12b      	bne.n	8005ea4 <_strtod_l+0x944>
 8005e4c:	9b04      	ldr	r3, [sp, #16]
 8005e4e:	4641      	mov	r1, r8
 8005e50:	b1fb      	cbz	r3, 8005e92 <_strtod_l+0x932>
 8005e52:	4aa8      	ldr	r2, [pc, #672]	; (80060f4 <_strtod_l+0xb94>)
 8005e54:	ea09 0202 	and.w	r2, r9, r2
 8005e58:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e60:	d81a      	bhi.n	8005e98 <_strtod_l+0x938>
 8005e62:	0d12      	lsrs	r2, r2, #20
 8005e64:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005e68:	fa00 f303 	lsl.w	r3, r0, r3
 8005e6c:	4299      	cmp	r1, r3
 8005e6e:	d119      	bne.n	8005ea4 <_strtod_l+0x944>
 8005e70:	4ba1      	ldr	r3, [pc, #644]	; (80060f8 <_strtod_l+0xb98>)
 8005e72:	459b      	cmp	fp, r3
 8005e74:	d102      	bne.n	8005e7c <_strtod_l+0x91c>
 8005e76:	3101      	adds	r1, #1
 8005e78:	f43f adbe 	beq.w	80059f8 <_strtod_l+0x498>
 8005e7c:	4b9d      	ldr	r3, [pc, #628]	; (80060f4 <_strtod_l+0xb94>)
 8005e7e:	ea0b 0303 	and.w	r3, fp, r3
 8005e82:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8005e86:	f04f 0800 	mov.w	r8, #0
 8005e8a:	9b04      	ldr	r3, [sp, #16]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d186      	bne.n	8005d9e <_strtod_l+0x83e>
 8005e90:	e5bc      	b.n	8005a0c <_strtod_l+0x4ac>
 8005e92:	f04f 33ff 	mov.w	r3, #4294967295
 8005e96:	e7e9      	b.n	8005e6c <_strtod_l+0x90c>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	e7e7      	b.n	8005e6c <_strtod_l+0x90c>
 8005e9c:	ea53 0308 	orrs.w	r3, r3, r8
 8005ea0:	f43f af6d 	beq.w	8005d7e <_strtod_l+0x81e>
 8005ea4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ea6:	b1db      	cbz	r3, 8005ee0 <_strtod_l+0x980>
 8005ea8:	ea13 0f0b 	tst.w	r3, fp
 8005eac:	d0ed      	beq.n	8005e8a <_strtod_l+0x92a>
 8005eae:	9a04      	ldr	r2, [sp, #16]
 8005eb0:	4640      	mov	r0, r8
 8005eb2:	4649      	mov	r1, r9
 8005eb4:	f1ba 0f00 	cmp.w	sl, #0
 8005eb8:	d016      	beq.n	8005ee8 <_strtod_l+0x988>
 8005eba:	f7ff fb35 	bl	8005528 <sulp>
 8005ebe:	ed9d 7b08 	vldr	d7, [sp, #32]
 8005ec2:	ee37 7b00 	vadd.f64	d7, d7, d0
 8005ec6:	ec59 8b17 	vmov	r8, r9, d7
 8005eca:	e7de      	b.n	8005e8a <_strtod_l+0x92a>
 8005ecc:	4013      	ands	r3, r2
 8005ece:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005ed2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005ed6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005eda:	f04f 38ff 	mov.w	r8, #4294967295
 8005ede:	e7d4      	b.n	8005e8a <_strtod_l+0x92a>
 8005ee0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ee2:	ea13 0f08 	tst.w	r3, r8
 8005ee6:	e7e1      	b.n	8005eac <_strtod_l+0x94c>
 8005ee8:	f7ff fb1e 	bl	8005528 <sulp>
 8005eec:	ed9d 7b08 	vldr	d7, [sp, #32]
 8005ef0:	ee37 7b40 	vsub.f64	d7, d7, d0
 8005ef4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005ef8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f00:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8005f04:	d1c1      	bne.n	8005e8a <_strtod_l+0x92a>
 8005f06:	e5ec      	b.n	8005ae2 <_strtod_l+0x582>
 8005f08:	4631      	mov	r1, r6
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	f001 ff7a 	bl	8007e04 <__ratio>
 8005f10:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8005f14:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8005f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f1c:	d867      	bhi.n	8005fee <_strtod_l+0xa8e>
 8005f1e:	f1ba 0f00 	cmp.w	sl, #0
 8005f22:	d044      	beq.n	8005fae <_strtod_l+0xa4e>
 8005f24:	4b75      	ldr	r3, [pc, #468]	; (80060fc <_strtod_l+0xb9c>)
 8005f26:	2200      	movs	r2, #0
 8005f28:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8005f2c:	4971      	ldr	r1, [pc, #452]	; (80060f4 <_strtod_l+0xb94>)
 8005f2e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8006108 <_strtod_l+0xba8>
 8005f32:	ea0b 0001 	and.w	r0, fp, r1
 8005f36:	4560      	cmp	r0, ip
 8005f38:	900d      	str	r0, [sp, #52]	; 0x34
 8005f3a:	f040 808b 	bne.w	8006054 <_strtod_l+0xaf4>
 8005f3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005f42:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8005f46:	ec49 8b10 	vmov	d0, r8, r9
 8005f4a:	ec43 2b1c 	vmov	d12, r2, r3
 8005f4e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f52:	f001 fe7f 	bl	8007c54 <__ulp>
 8005f56:	ec49 8b1d 	vmov	d13, r8, r9
 8005f5a:	eeac db00 	vfma.f64	d13, d12, d0
 8005f5e:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 8005f62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f64:	4963      	ldr	r1, [pc, #396]	; (80060f4 <_strtod_l+0xb94>)
 8005f66:	4a66      	ldr	r2, [pc, #408]	; (8006100 <_strtod_l+0xba0>)
 8005f68:	4019      	ands	r1, r3
 8005f6a:	4291      	cmp	r1, r2
 8005f6c:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8005f70:	d947      	bls.n	8006002 <_strtod_l+0xaa2>
 8005f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f74:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d103      	bne.n	8005f84 <_strtod_l+0xa24>
 8005f7c:	9b08      	ldr	r3, [sp, #32]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	f43f ad3a 	beq.w	80059f8 <_strtod_l+0x498>
 8005f84:	f8df 9170 	ldr.w	r9, [pc, #368]	; 80060f8 <_strtod_l+0xb98>
 8005f88:	f04f 38ff 	mov.w	r8, #4294967295
 8005f8c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005f8e:	4620      	mov	r0, r4
 8005f90:	f001 fb34 	bl	80075fc <_Bfree>
 8005f94:	4639      	mov	r1, r7
 8005f96:	4620      	mov	r0, r4
 8005f98:	f001 fb30 	bl	80075fc <_Bfree>
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	4620      	mov	r0, r4
 8005fa0:	f001 fb2c 	bl	80075fc <_Bfree>
 8005fa4:	4629      	mov	r1, r5
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	f001 fb28 	bl	80075fc <_Bfree>
 8005fac:	e60f      	b.n	8005bce <_strtod_l+0x66e>
 8005fae:	f1b8 0f00 	cmp.w	r8, #0
 8005fb2:	d112      	bne.n	8005fda <_strtod_l+0xa7a>
 8005fb4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005fb8:	b9b3      	cbnz	r3, 8005fe8 <_strtod_l+0xa88>
 8005fba:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8005fbe:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8005fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fc6:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8005fca:	d401      	bmi.n	8005fd0 <_strtod_l+0xa70>
 8005fcc:	ee20 8b08 	vmul.f64	d8, d0, d8
 8005fd0:	eeb1 7b48 	vneg.f64	d7, d8
 8005fd4:	ec53 2b17 	vmov	r2, r3, d7
 8005fd8:	e7a8      	b.n	8005f2c <_strtod_l+0x9cc>
 8005fda:	f1b8 0f01 	cmp.w	r8, #1
 8005fde:	d103      	bne.n	8005fe8 <_strtod_l+0xa88>
 8005fe0:	f1b9 0f00 	cmp.w	r9, #0
 8005fe4:	f43f ad7d 	beq.w	8005ae2 <_strtod_l+0x582>
 8005fe8:	4b46      	ldr	r3, [pc, #280]	; (8006104 <_strtod_l+0xba4>)
 8005fea:	2200      	movs	r2, #0
 8005fec:	e79c      	b.n	8005f28 <_strtod_l+0x9c8>
 8005fee:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8005ff2:	ee20 8b08 	vmul.f64	d8, d0, d8
 8005ff6:	f1ba 0f00 	cmp.w	sl, #0
 8005ffa:	d0e9      	beq.n	8005fd0 <_strtod_l+0xa70>
 8005ffc:	ec53 2b18 	vmov	r2, r3, d8
 8006000:	e794      	b.n	8005f2c <_strtod_l+0x9cc>
 8006002:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006006:	9b04      	ldr	r3, [sp, #16]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1bf      	bne.n	8005f8c <_strtod_l+0xa2c>
 800600c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006010:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006012:	0d1b      	lsrs	r3, r3, #20
 8006014:	051b      	lsls	r3, r3, #20
 8006016:	429a      	cmp	r2, r3
 8006018:	d1b8      	bne.n	8005f8c <_strtod_l+0xa2c>
 800601a:	ec51 0b18 	vmov	r0, r1, d8
 800601e:	f7fa fb73 	bl	8000708 <__aeabi_d2lz>
 8006022:	f7fa fb43 	bl	80006ac <__aeabi_l2d>
 8006026:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800602a:	ec41 0b17 	vmov	d7, r0, r1
 800602e:	ea43 0308 	orr.w	r3, r3, r8
 8006032:	ea53 030a 	orrs.w	r3, r3, sl
 8006036:	ee38 8b47 	vsub.f64	d8, d8, d7
 800603a:	d03e      	beq.n	80060ba <_strtod_l+0xb5a>
 800603c:	eeb4 8bca 	vcmpe.f64	d8, d10
 8006040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006044:	f53f ace2 	bmi.w	8005a0c <_strtod_l+0x4ac>
 8006048:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800604c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006050:	dd9c      	ble.n	8005f8c <_strtod_l+0xa2c>
 8006052:	e4db      	b.n	8005a0c <_strtod_l+0x4ac>
 8006054:	9904      	ldr	r1, [sp, #16]
 8006056:	b301      	cbz	r1, 800609a <_strtod_l+0xb3a>
 8006058:	990d      	ldr	r1, [sp, #52]	; 0x34
 800605a:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800605e:	d81c      	bhi.n	800609a <_strtod_l+0xb3a>
 8006060:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80060e8 <_strtod_l+0xb88>
 8006064:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800606c:	d811      	bhi.n	8006092 <_strtod_l+0xb32>
 800606e:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8006072:	ee18 3a10 	vmov	r3, s16
 8006076:	2b01      	cmp	r3, #1
 8006078:	bf38      	it	cc
 800607a:	2301      	movcc	r3, #1
 800607c:	ee08 3a10 	vmov	s16, r3
 8006080:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8006084:	f1ba 0f00 	cmp.w	sl, #0
 8006088:	d114      	bne.n	80060b4 <_strtod_l+0xb54>
 800608a:	eeb1 7b48 	vneg.f64	d7, d8
 800608e:	ec53 2b17 	vmov	r2, r3, d7
 8006092:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006094:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8006098:	1a0b      	subs	r3, r1, r0
 800609a:	ed9d 0b08 	vldr	d0, [sp, #32]
 800609e:	ec43 2b1c 	vmov	d12, r2, r3
 80060a2:	f001 fdd7 	bl	8007c54 <__ulp>
 80060a6:	ed9d 7b08 	vldr	d7, [sp, #32]
 80060aa:	eeac 7b00 	vfma.f64	d7, d12, d0
 80060ae:	ec59 8b17 	vmov	r8, r9, d7
 80060b2:	e7a8      	b.n	8006006 <_strtod_l+0xaa6>
 80060b4:	ec53 2b18 	vmov	r2, r3, d8
 80060b8:	e7eb      	b.n	8006092 <_strtod_l+0xb32>
 80060ba:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80060be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060c2:	f57f af63 	bpl.w	8005f8c <_strtod_l+0xa2c>
 80060c6:	e4a1      	b.n	8005a0c <_strtod_l+0x4ac>
 80060c8:	2300      	movs	r3, #0
 80060ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80060cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80060ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060d0:	6013      	str	r3, [r2, #0]
 80060d2:	f7ff ba8d 	b.w	80055f0 <_strtod_l+0x90>
 80060d6:	2a65      	cmp	r2, #101	; 0x65
 80060d8:	f43f ab89 	beq.w	80057ee <_strtod_l+0x28e>
 80060dc:	2a45      	cmp	r2, #69	; 0x45
 80060de:	f43f ab86 	beq.w	80057ee <_strtod_l+0x28e>
 80060e2:	2101      	movs	r1, #1
 80060e4:	f7ff bbbe 	b.w	8005864 <_strtod_l+0x304>
 80060e8:	ffc00000 	.word	0xffc00000
 80060ec:	41dfffff 	.word	0x41dfffff
 80060f0:	000fffff 	.word	0x000fffff
 80060f4:	7ff00000 	.word	0x7ff00000
 80060f8:	7fefffff 	.word	0x7fefffff
 80060fc:	3ff00000 	.word	0x3ff00000
 8006100:	7c9fffff 	.word	0x7c9fffff
 8006104:	bff00000 	.word	0xbff00000
 8006108:	7fe00000 	.word	0x7fe00000

0800610c <_strtod_r>:
 800610c:	4b01      	ldr	r3, [pc, #4]	; (8006114 <_strtod_r+0x8>)
 800610e:	f7ff ba27 	b.w	8005560 <_strtod_l>
 8006112:	bf00      	nop
 8006114:	2400007c 	.word	0x2400007c

08006118 <_strtol_l.isra.0>:
 8006118:	2b01      	cmp	r3, #1
 800611a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800611e:	d001      	beq.n	8006124 <_strtol_l.isra.0+0xc>
 8006120:	2b24      	cmp	r3, #36	; 0x24
 8006122:	d906      	bls.n	8006132 <_strtol_l.isra.0+0x1a>
 8006124:	f7fe fb60 	bl	80047e8 <__errno>
 8006128:	2316      	movs	r3, #22
 800612a:	6003      	str	r3, [r0, #0]
 800612c:	2000      	movs	r0, #0
 800612e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006132:	4f3a      	ldr	r7, [pc, #232]	; (800621c <_strtol_l.isra.0+0x104>)
 8006134:	468e      	mov	lr, r1
 8006136:	4676      	mov	r6, lr
 8006138:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800613c:	5de5      	ldrb	r5, [r4, r7]
 800613e:	f015 0508 	ands.w	r5, r5, #8
 8006142:	d1f8      	bne.n	8006136 <_strtol_l.isra.0+0x1e>
 8006144:	2c2d      	cmp	r4, #45	; 0x2d
 8006146:	d134      	bne.n	80061b2 <_strtol_l.isra.0+0x9a>
 8006148:	f89e 4000 	ldrb.w	r4, [lr]
 800614c:	f04f 0801 	mov.w	r8, #1
 8006150:	f106 0e02 	add.w	lr, r6, #2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d05c      	beq.n	8006212 <_strtol_l.isra.0+0xfa>
 8006158:	2b10      	cmp	r3, #16
 800615a:	d10c      	bne.n	8006176 <_strtol_l.isra.0+0x5e>
 800615c:	2c30      	cmp	r4, #48	; 0x30
 800615e:	d10a      	bne.n	8006176 <_strtol_l.isra.0+0x5e>
 8006160:	f89e 4000 	ldrb.w	r4, [lr]
 8006164:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006168:	2c58      	cmp	r4, #88	; 0x58
 800616a:	d14d      	bne.n	8006208 <_strtol_l.isra.0+0xf0>
 800616c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8006170:	2310      	movs	r3, #16
 8006172:	f10e 0e02 	add.w	lr, lr, #2
 8006176:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800617a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800617e:	2600      	movs	r6, #0
 8006180:	fbbc f9f3 	udiv	r9, ip, r3
 8006184:	4635      	mov	r5, r6
 8006186:	fb03 ca19 	mls	sl, r3, r9, ip
 800618a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800618e:	2f09      	cmp	r7, #9
 8006190:	d818      	bhi.n	80061c4 <_strtol_l.isra.0+0xac>
 8006192:	463c      	mov	r4, r7
 8006194:	42a3      	cmp	r3, r4
 8006196:	dd24      	ble.n	80061e2 <_strtol_l.isra.0+0xca>
 8006198:	2e00      	cmp	r6, #0
 800619a:	db1f      	blt.n	80061dc <_strtol_l.isra.0+0xc4>
 800619c:	45a9      	cmp	r9, r5
 800619e:	d31d      	bcc.n	80061dc <_strtol_l.isra.0+0xc4>
 80061a0:	d101      	bne.n	80061a6 <_strtol_l.isra.0+0x8e>
 80061a2:	45a2      	cmp	sl, r4
 80061a4:	db1a      	blt.n	80061dc <_strtol_l.isra.0+0xc4>
 80061a6:	fb05 4503 	mla	r5, r5, r3, r4
 80061aa:	2601      	movs	r6, #1
 80061ac:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80061b0:	e7eb      	b.n	800618a <_strtol_l.isra.0+0x72>
 80061b2:	2c2b      	cmp	r4, #43	; 0x2b
 80061b4:	bf08      	it	eq
 80061b6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80061ba:	46a8      	mov	r8, r5
 80061bc:	bf08      	it	eq
 80061be:	f106 0e02 	addeq.w	lr, r6, #2
 80061c2:	e7c7      	b.n	8006154 <_strtol_l.isra.0+0x3c>
 80061c4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80061c8:	2f19      	cmp	r7, #25
 80061ca:	d801      	bhi.n	80061d0 <_strtol_l.isra.0+0xb8>
 80061cc:	3c37      	subs	r4, #55	; 0x37
 80061ce:	e7e1      	b.n	8006194 <_strtol_l.isra.0+0x7c>
 80061d0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80061d4:	2f19      	cmp	r7, #25
 80061d6:	d804      	bhi.n	80061e2 <_strtol_l.isra.0+0xca>
 80061d8:	3c57      	subs	r4, #87	; 0x57
 80061da:	e7db      	b.n	8006194 <_strtol_l.isra.0+0x7c>
 80061dc:	f04f 36ff 	mov.w	r6, #4294967295
 80061e0:	e7e4      	b.n	80061ac <_strtol_l.isra.0+0x94>
 80061e2:	2e00      	cmp	r6, #0
 80061e4:	da05      	bge.n	80061f2 <_strtol_l.isra.0+0xda>
 80061e6:	2322      	movs	r3, #34	; 0x22
 80061e8:	6003      	str	r3, [r0, #0]
 80061ea:	4665      	mov	r5, ip
 80061ec:	b942      	cbnz	r2, 8006200 <_strtol_l.isra.0+0xe8>
 80061ee:	4628      	mov	r0, r5
 80061f0:	e79d      	b.n	800612e <_strtol_l.isra.0+0x16>
 80061f2:	f1b8 0f00 	cmp.w	r8, #0
 80061f6:	d000      	beq.n	80061fa <_strtol_l.isra.0+0xe2>
 80061f8:	426d      	negs	r5, r5
 80061fa:	2a00      	cmp	r2, #0
 80061fc:	d0f7      	beq.n	80061ee <_strtol_l.isra.0+0xd6>
 80061fe:	b10e      	cbz	r6, 8006204 <_strtol_l.isra.0+0xec>
 8006200:	f10e 31ff 	add.w	r1, lr, #4294967295
 8006204:	6011      	str	r1, [r2, #0]
 8006206:	e7f2      	b.n	80061ee <_strtol_l.isra.0+0xd6>
 8006208:	2430      	movs	r4, #48	; 0x30
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1b3      	bne.n	8006176 <_strtol_l.isra.0+0x5e>
 800620e:	2308      	movs	r3, #8
 8006210:	e7b1      	b.n	8006176 <_strtol_l.isra.0+0x5e>
 8006212:	2c30      	cmp	r4, #48	; 0x30
 8006214:	d0a4      	beq.n	8006160 <_strtol_l.isra.0+0x48>
 8006216:	230a      	movs	r3, #10
 8006218:	e7ad      	b.n	8006176 <_strtol_l.isra.0+0x5e>
 800621a:	bf00      	nop
 800621c:	08008ff1 	.word	0x08008ff1

08006220 <_strtol_r>:
 8006220:	f7ff bf7a 	b.w	8006118 <_strtol_l.isra.0>

08006224 <quorem>:
 8006224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006228:	6903      	ldr	r3, [r0, #16]
 800622a:	690c      	ldr	r4, [r1, #16]
 800622c:	42a3      	cmp	r3, r4
 800622e:	4607      	mov	r7, r0
 8006230:	f2c0 8081 	blt.w	8006336 <quorem+0x112>
 8006234:	3c01      	subs	r4, #1
 8006236:	f101 0814 	add.w	r8, r1, #20
 800623a:	f100 0514 	add.w	r5, r0, #20
 800623e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006242:	9301      	str	r3, [sp, #4]
 8006244:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006248:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800624c:	3301      	adds	r3, #1
 800624e:	429a      	cmp	r2, r3
 8006250:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006254:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006258:	fbb2 f6f3 	udiv	r6, r2, r3
 800625c:	d331      	bcc.n	80062c2 <quorem+0x9e>
 800625e:	f04f 0e00 	mov.w	lr, #0
 8006262:	4640      	mov	r0, r8
 8006264:	46ac      	mov	ip, r5
 8006266:	46f2      	mov	sl, lr
 8006268:	f850 2b04 	ldr.w	r2, [r0], #4
 800626c:	b293      	uxth	r3, r2
 800626e:	fb06 e303 	mla	r3, r6, r3, lr
 8006272:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006276:	b29b      	uxth	r3, r3
 8006278:	ebaa 0303 	sub.w	r3, sl, r3
 800627c:	0c12      	lsrs	r2, r2, #16
 800627e:	f8dc a000 	ldr.w	sl, [ip]
 8006282:	fb06 e202 	mla	r2, r6, r2, lr
 8006286:	fa13 f38a 	uxtah	r3, r3, sl
 800628a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800628e:	fa1f fa82 	uxth.w	sl, r2
 8006292:	f8dc 2000 	ldr.w	r2, [ip]
 8006296:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800629a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800629e:	b29b      	uxth	r3, r3
 80062a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062a4:	4581      	cmp	r9, r0
 80062a6:	f84c 3b04 	str.w	r3, [ip], #4
 80062aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80062ae:	d2db      	bcs.n	8006268 <quorem+0x44>
 80062b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80062b4:	b92b      	cbnz	r3, 80062c2 <quorem+0x9e>
 80062b6:	9b01      	ldr	r3, [sp, #4]
 80062b8:	3b04      	subs	r3, #4
 80062ba:	429d      	cmp	r5, r3
 80062bc:	461a      	mov	r2, r3
 80062be:	d32e      	bcc.n	800631e <quorem+0xfa>
 80062c0:	613c      	str	r4, [r7, #16]
 80062c2:	4638      	mov	r0, r7
 80062c4:	f001 fc22 	bl	8007b0c <__mcmp>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	db24      	blt.n	8006316 <quorem+0xf2>
 80062cc:	3601      	adds	r6, #1
 80062ce:	4628      	mov	r0, r5
 80062d0:	f04f 0c00 	mov.w	ip, #0
 80062d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80062d8:	f8d0 e000 	ldr.w	lr, [r0]
 80062dc:	b293      	uxth	r3, r2
 80062de:	ebac 0303 	sub.w	r3, ip, r3
 80062e2:	0c12      	lsrs	r2, r2, #16
 80062e4:	fa13 f38e 	uxtah	r3, r3, lr
 80062e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80062ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062f6:	45c1      	cmp	r9, r8
 80062f8:	f840 3b04 	str.w	r3, [r0], #4
 80062fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006300:	d2e8      	bcs.n	80062d4 <quorem+0xb0>
 8006302:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800630a:	b922      	cbnz	r2, 8006316 <quorem+0xf2>
 800630c:	3b04      	subs	r3, #4
 800630e:	429d      	cmp	r5, r3
 8006310:	461a      	mov	r2, r3
 8006312:	d30a      	bcc.n	800632a <quorem+0x106>
 8006314:	613c      	str	r4, [r7, #16]
 8006316:	4630      	mov	r0, r6
 8006318:	b003      	add	sp, #12
 800631a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800631e:	6812      	ldr	r2, [r2, #0]
 8006320:	3b04      	subs	r3, #4
 8006322:	2a00      	cmp	r2, #0
 8006324:	d1cc      	bne.n	80062c0 <quorem+0x9c>
 8006326:	3c01      	subs	r4, #1
 8006328:	e7c7      	b.n	80062ba <quorem+0x96>
 800632a:	6812      	ldr	r2, [r2, #0]
 800632c:	3b04      	subs	r3, #4
 800632e:	2a00      	cmp	r2, #0
 8006330:	d1f0      	bne.n	8006314 <quorem+0xf0>
 8006332:	3c01      	subs	r4, #1
 8006334:	e7eb      	b.n	800630e <quorem+0xea>
 8006336:	2000      	movs	r0, #0
 8006338:	e7ee      	b.n	8006318 <quorem+0xf4>
 800633a:	0000      	movs	r0, r0
 800633c:	0000      	movs	r0, r0
	...

08006340 <_dtoa_r>:
 8006340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	ec59 8b10 	vmov	r8, r9, d0
 8006348:	b095      	sub	sp, #84	; 0x54
 800634a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800634c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800634e:	9107      	str	r1, [sp, #28]
 8006350:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006354:	4606      	mov	r6, r0
 8006356:	9209      	str	r2, [sp, #36]	; 0x24
 8006358:	9310      	str	r3, [sp, #64]	; 0x40
 800635a:	b975      	cbnz	r5, 800637a <_dtoa_r+0x3a>
 800635c:	2010      	movs	r0, #16
 800635e:	f001 f8e5 	bl	800752c <malloc>
 8006362:	4602      	mov	r2, r0
 8006364:	6270      	str	r0, [r6, #36]	; 0x24
 8006366:	b920      	cbnz	r0, 8006372 <_dtoa_r+0x32>
 8006368:	4bab      	ldr	r3, [pc, #684]	; (8006618 <_dtoa_r+0x2d8>)
 800636a:	21ea      	movs	r1, #234	; 0xea
 800636c:	48ab      	ldr	r0, [pc, #684]	; (800661c <_dtoa_r+0x2dc>)
 800636e:	f002 f80f 	bl	8008390 <__assert_func>
 8006372:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006376:	6005      	str	r5, [r0, #0]
 8006378:	60c5      	str	r5, [r0, #12]
 800637a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800637c:	6819      	ldr	r1, [r3, #0]
 800637e:	b151      	cbz	r1, 8006396 <_dtoa_r+0x56>
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	604a      	str	r2, [r1, #4]
 8006384:	2301      	movs	r3, #1
 8006386:	4093      	lsls	r3, r2
 8006388:	608b      	str	r3, [r1, #8]
 800638a:	4630      	mov	r0, r6
 800638c:	f001 f936 	bl	80075fc <_Bfree>
 8006390:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006392:	2200      	movs	r2, #0
 8006394:	601a      	str	r2, [r3, #0]
 8006396:	f1b9 0300 	subs.w	r3, r9, #0
 800639a:	bfbb      	ittet	lt
 800639c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80063a0:	9303      	strlt	r3, [sp, #12]
 80063a2:	2300      	movge	r3, #0
 80063a4:	2201      	movlt	r2, #1
 80063a6:	bfac      	ite	ge
 80063a8:	6023      	strge	r3, [r4, #0]
 80063aa:	6022      	strlt	r2, [r4, #0]
 80063ac:	4b9c      	ldr	r3, [pc, #624]	; (8006620 <_dtoa_r+0x2e0>)
 80063ae:	9c03      	ldr	r4, [sp, #12]
 80063b0:	43a3      	bics	r3, r4
 80063b2:	d11a      	bne.n	80063ea <_dtoa_r+0xaa>
 80063b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80063b6:	f242 730f 	movw	r3, #9999	; 0x270f
 80063ba:	6013      	str	r3, [r2, #0]
 80063bc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80063c0:	ea53 0308 	orrs.w	r3, r3, r8
 80063c4:	f000 8512 	beq.w	8006dec <_dtoa_r+0xaac>
 80063c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80063ca:	b953      	cbnz	r3, 80063e2 <_dtoa_r+0xa2>
 80063cc:	4b95      	ldr	r3, [pc, #596]	; (8006624 <_dtoa_r+0x2e4>)
 80063ce:	e01f      	b.n	8006410 <_dtoa_r+0xd0>
 80063d0:	4b95      	ldr	r3, [pc, #596]	; (8006628 <_dtoa_r+0x2e8>)
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	3308      	adds	r3, #8
 80063d6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	9800      	ldr	r0, [sp, #0]
 80063dc:	b015      	add	sp, #84	; 0x54
 80063de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e2:	4b90      	ldr	r3, [pc, #576]	; (8006624 <_dtoa_r+0x2e4>)
 80063e4:	9300      	str	r3, [sp, #0]
 80063e6:	3303      	adds	r3, #3
 80063e8:	e7f5      	b.n	80063d6 <_dtoa_r+0x96>
 80063ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80063f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063f6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80063fa:	d10b      	bne.n	8006414 <_dtoa_r+0xd4>
 80063fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80063fe:	2301      	movs	r3, #1
 8006400:	6013      	str	r3, [r2, #0]
 8006402:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006404:	2b00      	cmp	r3, #0
 8006406:	f000 84ee 	beq.w	8006de6 <_dtoa_r+0xaa6>
 800640a:	4888      	ldr	r0, [pc, #544]	; (800662c <_dtoa_r+0x2ec>)
 800640c:	6018      	str	r0, [r3, #0]
 800640e:	1e43      	subs	r3, r0, #1
 8006410:	9300      	str	r3, [sp, #0]
 8006412:	e7e2      	b.n	80063da <_dtoa_r+0x9a>
 8006414:	a913      	add	r1, sp, #76	; 0x4c
 8006416:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800641a:	aa12      	add	r2, sp, #72	; 0x48
 800641c:	4630      	mov	r0, r6
 800641e:	f001 fc95 	bl	8007d4c <__d2b>
 8006422:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8006426:	4605      	mov	r5, r0
 8006428:	9812      	ldr	r0, [sp, #72]	; 0x48
 800642a:	2900      	cmp	r1, #0
 800642c:	d047      	beq.n	80064be <_dtoa_r+0x17e>
 800642e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006430:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006434:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006438:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800643c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006440:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006444:	2400      	movs	r4, #0
 8006446:	ec43 2b16 	vmov	d6, r2, r3
 800644a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800644e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8006600 <_dtoa_r+0x2c0>
 8006452:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006456:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8006608 <_dtoa_r+0x2c8>
 800645a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800645e:	eeb0 7b46 	vmov.f64	d7, d6
 8006462:	ee06 1a90 	vmov	s13, r1
 8006466:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800646a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8006610 <_dtoa_r+0x2d0>
 800646e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006472:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006476:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800647a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800647e:	ee16 ba90 	vmov	fp, s13
 8006482:	9411      	str	r4, [sp, #68]	; 0x44
 8006484:	d508      	bpl.n	8006498 <_dtoa_r+0x158>
 8006486:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800648a:	eeb4 6b47 	vcmp.f64	d6, d7
 800648e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006492:	bf18      	it	ne
 8006494:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8006498:	f1bb 0f16 	cmp.w	fp, #22
 800649c:	d832      	bhi.n	8006504 <_dtoa_r+0x1c4>
 800649e:	4b64      	ldr	r3, [pc, #400]	; (8006630 <_dtoa_r+0x2f0>)
 80064a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80064a4:	ed93 7b00 	vldr	d7, [r3]
 80064a8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80064ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80064b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064b4:	d501      	bpl.n	80064ba <_dtoa_r+0x17a>
 80064b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80064ba:	2300      	movs	r3, #0
 80064bc:	e023      	b.n	8006506 <_dtoa_r+0x1c6>
 80064be:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80064c0:	4401      	add	r1, r0
 80064c2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80064c6:	2b20      	cmp	r3, #32
 80064c8:	bfc3      	ittte	gt
 80064ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80064ce:	fa04 f303 	lslgt.w	r3, r4, r3
 80064d2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80064d6:	f1c3 0320 	rsble	r3, r3, #32
 80064da:	bfc6      	itte	gt
 80064dc:	fa28 f804 	lsrgt.w	r8, r8, r4
 80064e0:	ea43 0308 	orrgt.w	r3, r3, r8
 80064e4:	fa08 f303 	lslle.w	r3, r8, r3
 80064e8:	ee07 3a90 	vmov	s15, r3
 80064ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80064f0:	3901      	subs	r1, #1
 80064f2:	ed8d 7b00 	vstr	d7, [sp]
 80064f6:	9c01      	ldr	r4, [sp, #4]
 80064f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064fc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8006500:	2401      	movs	r4, #1
 8006502:	e7a0      	b.n	8006446 <_dtoa_r+0x106>
 8006504:	2301      	movs	r3, #1
 8006506:	930f      	str	r3, [sp, #60]	; 0x3c
 8006508:	1a43      	subs	r3, r0, r1
 800650a:	1e5a      	subs	r2, r3, #1
 800650c:	bf45      	ittet	mi
 800650e:	f1c3 0301 	rsbmi	r3, r3, #1
 8006512:	9305      	strmi	r3, [sp, #20]
 8006514:	2300      	movpl	r3, #0
 8006516:	2300      	movmi	r3, #0
 8006518:	9206      	str	r2, [sp, #24]
 800651a:	bf54      	ite	pl
 800651c:	9305      	strpl	r3, [sp, #20]
 800651e:	9306      	strmi	r3, [sp, #24]
 8006520:	f1bb 0f00 	cmp.w	fp, #0
 8006524:	db18      	blt.n	8006558 <_dtoa_r+0x218>
 8006526:	9b06      	ldr	r3, [sp, #24]
 8006528:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800652c:	445b      	add	r3, fp
 800652e:	9306      	str	r3, [sp, #24]
 8006530:	2300      	movs	r3, #0
 8006532:	9a07      	ldr	r2, [sp, #28]
 8006534:	2a09      	cmp	r2, #9
 8006536:	d849      	bhi.n	80065cc <_dtoa_r+0x28c>
 8006538:	2a05      	cmp	r2, #5
 800653a:	bfc4      	itt	gt
 800653c:	3a04      	subgt	r2, #4
 800653e:	9207      	strgt	r2, [sp, #28]
 8006540:	9a07      	ldr	r2, [sp, #28]
 8006542:	f1a2 0202 	sub.w	r2, r2, #2
 8006546:	bfcc      	ite	gt
 8006548:	2400      	movgt	r4, #0
 800654a:	2401      	movle	r4, #1
 800654c:	2a03      	cmp	r2, #3
 800654e:	d848      	bhi.n	80065e2 <_dtoa_r+0x2a2>
 8006550:	e8df f002 	tbb	[pc, r2]
 8006554:	3a2c2e0b 	.word	0x3a2c2e0b
 8006558:	9b05      	ldr	r3, [sp, #20]
 800655a:	2200      	movs	r2, #0
 800655c:	eba3 030b 	sub.w	r3, r3, fp
 8006560:	9305      	str	r3, [sp, #20]
 8006562:	920e      	str	r2, [sp, #56]	; 0x38
 8006564:	f1cb 0300 	rsb	r3, fp, #0
 8006568:	e7e3      	b.n	8006532 <_dtoa_r+0x1f2>
 800656a:	2200      	movs	r2, #0
 800656c:	9208      	str	r2, [sp, #32]
 800656e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006570:	2a00      	cmp	r2, #0
 8006572:	dc39      	bgt.n	80065e8 <_dtoa_r+0x2a8>
 8006574:	f04f 0a01 	mov.w	sl, #1
 8006578:	46d1      	mov	r9, sl
 800657a:	4652      	mov	r2, sl
 800657c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006580:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8006582:	2100      	movs	r1, #0
 8006584:	6079      	str	r1, [r7, #4]
 8006586:	2004      	movs	r0, #4
 8006588:	f100 0c14 	add.w	ip, r0, #20
 800658c:	4594      	cmp	ip, r2
 800658e:	6879      	ldr	r1, [r7, #4]
 8006590:	d92f      	bls.n	80065f2 <_dtoa_r+0x2b2>
 8006592:	4630      	mov	r0, r6
 8006594:	930c      	str	r3, [sp, #48]	; 0x30
 8006596:	f000 fff1 	bl	800757c <_Balloc>
 800659a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800659c:	9000      	str	r0, [sp, #0]
 800659e:	4602      	mov	r2, r0
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d149      	bne.n	8006638 <_dtoa_r+0x2f8>
 80065a4:	4b23      	ldr	r3, [pc, #140]	; (8006634 <_dtoa_r+0x2f4>)
 80065a6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80065aa:	e6df      	b.n	800636c <_dtoa_r+0x2c>
 80065ac:	2201      	movs	r2, #1
 80065ae:	e7dd      	b.n	800656c <_dtoa_r+0x22c>
 80065b0:	2200      	movs	r2, #0
 80065b2:	9208      	str	r2, [sp, #32]
 80065b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065b6:	eb0b 0a02 	add.w	sl, fp, r2
 80065ba:	f10a 0901 	add.w	r9, sl, #1
 80065be:	464a      	mov	r2, r9
 80065c0:	2a01      	cmp	r2, #1
 80065c2:	bfb8      	it	lt
 80065c4:	2201      	movlt	r2, #1
 80065c6:	e7db      	b.n	8006580 <_dtoa_r+0x240>
 80065c8:	2201      	movs	r2, #1
 80065ca:	e7f2      	b.n	80065b2 <_dtoa_r+0x272>
 80065cc:	2401      	movs	r4, #1
 80065ce:	2200      	movs	r2, #0
 80065d0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80065d4:	f04f 3aff 	mov.w	sl, #4294967295
 80065d8:	2100      	movs	r1, #0
 80065da:	46d1      	mov	r9, sl
 80065dc:	2212      	movs	r2, #18
 80065de:	9109      	str	r1, [sp, #36]	; 0x24
 80065e0:	e7ce      	b.n	8006580 <_dtoa_r+0x240>
 80065e2:	2201      	movs	r2, #1
 80065e4:	9208      	str	r2, [sp, #32]
 80065e6:	e7f5      	b.n	80065d4 <_dtoa_r+0x294>
 80065e8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80065ec:	46d1      	mov	r9, sl
 80065ee:	4652      	mov	r2, sl
 80065f0:	e7c6      	b.n	8006580 <_dtoa_r+0x240>
 80065f2:	3101      	adds	r1, #1
 80065f4:	6079      	str	r1, [r7, #4]
 80065f6:	0040      	lsls	r0, r0, #1
 80065f8:	e7c6      	b.n	8006588 <_dtoa_r+0x248>
 80065fa:	bf00      	nop
 80065fc:	f3af 8000 	nop.w
 8006600:	636f4361 	.word	0x636f4361
 8006604:	3fd287a7 	.word	0x3fd287a7
 8006608:	8b60c8b3 	.word	0x8b60c8b3
 800660c:	3fc68a28 	.word	0x3fc68a28
 8006610:	509f79fb 	.word	0x509f79fb
 8006614:	3fd34413 	.word	0x3fd34413
 8006618:	080090fe 	.word	0x080090fe
 800661c:	08009115 	.word	0x08009115
 8006620:	7ff00000 	.word	0x7ff00000
 8006624:	080090fa 	.word	0x080090fa
 8006628:	080090f1 	.word	0x080090f1
 800662c:	08008f75 	.word	0x08008f75
 8006630:	08009290 	.word	0x08009290
 8006634:	08009174 	.word	0x08009174
 8006638:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800663a:	9900      	ldr	r1, [sp, #0]
 800663c:	6011      	str	r1, [r2, #0]
 800663e:	f1b9 0f0e 	cmp.w	r9, #14
 8006642:	d872      	bhi.n	800672a <_dtoa_r+0x3ea>
 8006644:	2c00      	cmp	r4, #0
 8006646:	d070      	beq.n	800672a <_dtoa_r+0x3ea>
 8006648:	f1bb 0f00 	cmp.w	fp, #0
 800664c:	f340 80a6 	ble.w	800679c <_dtoa_r+0x45c>
 8006650:	49ca      	ldr	r1, [pc, #808]	; (800697c <_dtoa_r+0x63c>)
 8006652:	f00b 020f 	and.w	r2, fp, #15
 8006656:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800665a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800665e:	ed92 7b00 	vldr	d7, [r2]
 8006662:	ea4f 112b 	mov.w	r1, fp, asr #4
 8006666:	f000 808d 	beq.w	8006784 <_dtoa_r+0x444>
 800666a:	4ac5      	ldr	r2, [pc, #788]	; (8006980 <_dtoa_r+0x640>)
 800666c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8006670:	ed92 6b08 	vldr	d6, [r2, #32]
 8006674:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8006678:	ed8d 6b02 	vstr	d6, [sp, #8]
 800667c:	f001 010f 	and.w	r1, r1, #15
 8006680:	2203      	movs	r2, #3
 8006682:	48bf      	ldr	r0, [pc, #764]	; (8006980 <_dtoa_r+0x640>)
 8006684:	2900      	cmp	r1, #0
 8006686:	d17f      	bne.n	8006788 <_dtoa_r+0x448>
 8006688:	ed9d 6b02 	vldr	d6, [sp, #8]
 800668c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006690:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006694:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006696:	2900      	cmp	r1, #0
 8006698:	f000 80b2 	beq.w	8006800 <_dtoa_r+0x4c0>
 800669c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80066a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066a4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80066a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066ac:	f140 80a8 	bpl.w	8006800 <_dtoa_r+0x4c0>
 80066b0:	f1b9 0f00 	cmp.w	r9, #0
 80066b4:	f000 80a4 	beq.w	8006800 <_dtoa_r+0x4c0>
 80066b8:	f1ba 0f00 	cmp.w	sl, #0
 80066bc:	dd31      	ble.n	8006722 <_dtoa_r+0x3e2>
 80066be:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80066c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80066c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80066ca:	f10b 37ff 	add.w	r7, fp, #4294967295
 80066ce:	3201      	adds	r2, #1
 80066d0:	4650      	mov	r0, sl
 80066d2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80066d6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80066da:	ee07 2a90 	vmov	s15, r2
 80066de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80066e2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80066e6:	ed8d 5b02 	vstr	d5, [sp, #8]
 80066ea:	9c03      	ldr	r4, [sp, #12]
 80066ec:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80066f0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80066f4:	2800      	cmp	r0, #0
 80066f6:	f040 8086 	bne.w	8006806 <_dtoa_r+0x4c6>
 80066fa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80066fe:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006702:	ec42 1b17 	vmov	d7, r1, r2
 8006706:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800670a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800670e:	f300 8272 	bgt.w	8006bf6 <_dtoa_r+0x8b6>
 8006712:	eeb1 7b47 	vneg.f64	d7, d7
 8006716:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800671a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800671e:	f100 8267 	bmi.w	8006bf0 <_dtoa_r+0x8b0>
 8006722:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8006726:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800672a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800672c:	2a00      	cmp	r2, #0
 800672e:	f2c0 8129 	blt.w	8006984 <_dtoa_r+0x644>
 8006732:	f1bb 0f0e 	cmp.w	fp, #14
 8006736:	f300 8125 	bgt.w	8006984 <_dtoa_r+0x644>
 800673a:	4b90      	ldr	r3, [pc, #576]	; (800697c <_dtoa_r+0x63c>)
 800673c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006740:	ed93 6b00 	vldr	d6, [r3]
 8006744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006746:	2b00      	cmp	r3, #0
 8006748:	f280 80c3 	bge.w	80068d2 <_dtoa_r+0x592>
 800674c:	f1b9 0f00 	cmp.w	r9, #0
 8006750:	f300 80bf 	bgt.w	80068d2 <_dtoa_r+0x592>
 8006754:	f040 824c 	bne.w	8006bf0 <_dtoa_r+0x8b0>
 8006758:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800675c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006760:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006764:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800676c:	464c      	mov	r4, r9
 800676e:	464f      	mov	r7, r9
 8006770:	f280 8222 	bge.w	8006bb8 <_dtoa_r+0x878>
 8006774:	f8dd 8000 	ldr.w	r8, [sp]
 8006778:	2331      	movs	r3, #49	; 0x31
 800677a:	f808 3b01 	strb.w	r3, [r8], #1
 800677e:	f10b 0b01 	add.w	fp, fp, #1
 8006782:	e21e      	b.n	8006bc2 <_dtoa_r+0x882>
 8006784:	2202      	movs	r2, #2
 8006786:	e77c      	b.n	8006682 <_dtoa_r+0x342>
 8006788:	07cc      	lsls	r4, r1, #31
 800678a:	d504      	bpl.n	8006796 <_dtoa_r+0x456>
 800678c:	ed90 6b00 	vldr	d6, [r0]
 8006790:	3201      	adds	r2, #1
 8006792:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006796:	1049      	asrs	r1, r1, #1
 8006798:	3008      	adds	r0, #8
 800679a:	e773      	b.n	8006684 <_dtoa_r+0x344>
 800679c:	d02e      	beq.n	80067fc <_dtoa_r+0x4bc>
 800679e:	f1cb 0100 	rsb	r1, fp, #0
 80067a2:	4a76      	ldr	r2, [pc, #472]	; (800697c <_dtoa_r+0x63c>)
 80067a4:	f001 000f 	and.w	r0, r1, #15
 80067a8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80067ac:	ed92 7b00 	vldr	d7, [r2]
 80067b0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80067b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80067b8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80067bc:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 80067c0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80067c4:	486e      	ldr	r0, [pc, #440]	; (8006980 <_dtoa_r+0x640>)
 80067c6:	1109      	asrs	r1, r1, #4
 80067c8:	2400      	movs	r4, #0
 80067ca:	2202      	movs	r2, #2
 80067cc:	b939      	cbnz	r1, 80067de <_dtoa_r+0x49e>
 80067ce:	2c00      	cmp	r4, #0
 80067d0:	f43f af60 	beq.w	8006694 <_dtoa_r+0x354>
 80067d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067dc:	e75a      	b.n	8006694 <_dtoa_r+0x354>
 80067de:	07cf      	lsls	r7, r1, #31
 80067e0:	d509      	bpl.n	80067f6 <_dtoa_r+0x4b6>
 80067e2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80067e6:	ed90 7b00 	vldr	d7, [r0]
 80067ea:	ee26 7b07 	vmul.f64	d7, d6, d7
 80067ee:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80067f2:	3201      	adds	r2, #1
 80067f4:	2401      	movs	r4, #1
 80067f6:	1049      	asrs	r1, r1, #1
 80067f8:	3008      	adds	r0, #8
 80067fa:	e7e7      	b.n	80067cc <_dtoa_r+0x48c>
 80067fc:	2202      	movs	r2, #2
 80067fe:	e749      	b.n	8006694 <_dtoa_r+0x354>
 8006800:	465f      	mov	r7, fp
 8006802:	4648      	mov	r0, r9
 8006804:	e765      	b.n	80066d2 <_dtoa_r+0x392>
 8006806:	ec42 1b17 	vmov	d7, r1, r2
 800680a:	4a5c      	ldr	r2, [pc, #368]	; (800697c <_dtoa_r+0x63c>)
 800680c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006810:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006814:	9a00      	ldr	r2, [sp, #0]
 8006816:	1814      	adds	r4, r2, r0
 8006818:	9a08      	ldr	r2, [sp, #32]
 800681a:	b352      	cbz	r2, 8006872 <_dtoa_r+0x532>
 800681c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006820:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006824:	f8dd 8000 	ldr.w	r8, [sp]
 8006828:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800682c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006830:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006834:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006838:	ee14 2a90 	vmov	r2, s9
 800683c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006840:	3230      	adds	r2, #48	; 0x30
 8006842:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006846:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800684a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800684e:	f808 2b01 	strb.w	r2, [r8], #1
 8006852:	d439      	bmi.n	80068c8 <_dtoa_r+0x588>
 8006854:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006858:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800685c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006860:	d472      	bmi.n	8006948 <_dtoa_r+0x608>
 8006862:	45a0      	cmp	r8, r4
 8006864:	f43f af5d 	beq.w	8006722 <_dtoa_r+0x3e2>
 8006868:	ee27 7b03 	vmul.f64	d7, d7, d3
 800686c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006870:	e7e0      	b.n	8006834 <_dtoa_r+0x4f4>
 8006872:	f8dd 8000 	ldr.w	r8, [sp]
 8006876:	ee27 7b04 	vmul.f64	d7, d7, d4
 800687a:	4621      	mov	r1, r4
 800687c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006880:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006884:	ee14 2a90 	vmov	r2, s9
 8006888:	3230      	adds	r2, #48	; 0x30
 800688a:	f808 2b01 	strb.w	r2, [r8], #1
 800688e:	45a0      	cmp	r8, r4
 8006890:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006894:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006898:	d118      	bne.n	80068cc <_dtoa_r+0x58c>
 800689a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800689e:	ee37 4b05 	vadd.f64	d4, d7, d5
 80068a2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80068a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068aa:	dc4d      	bgt.n	8006948 <_dtoa_r+0x608>
 80068ac:	ee35 7b47 	vsub.f64	d7, d5, d7
 80068b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80068b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b8:	f57f af33 	bpl.w	8006722 <_dtoa_r+0x3e2>
 80068bc:	4688      	mov	r8, r1
 80068be:	3901      	subs	r1, #1
 80068c0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80068c4:	2b30      	cmp	r3, #48	; 0x30
 80068c6:	d0f9      	beq.n	80068bc <_dtoa_r+0x57c>
 80068c8:	46bb      	mov	fp, r7
 80068ca:	e02a      	b.n	8006922 <_dtoa_r+0x5e2>
 80068cc:	ee26 6b03 	vmul.f64	d6, d6, d3
 80068d0:	e7d6      	b.n	8006880 <_dtoa_r+0x540>
 80068d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80068d6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80068da:	f8dd 8000 	ldr.w	r8, [sp]
 80068de:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80068e2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80068e6:	ee15 3a10 	vmov	r3, s10
 80068ea:	3330      	adds	r3, #48	; 0x30
 80068ec:	f808 3b01 	strb.w	r3, [r8], #1
 80068f0:	9b00      	ldr	r3, [sp, #0]
 80068f2:	eba8 0303 	sub.w	r3, r8, r3
 80068f6:	4599      	cmp	r9, r3
 80068f8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80068fc:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006900:	d133      	bne.n	800696a <_dtoa_r+0x62a>
 8006902:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006906:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800690a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800690e:	dc1a      	bgt.n	8006946 <_dtoa_r+0x606>
 8006910:	eeb4 7b46 	vcmp.f64	d7, d6
 8006914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006918:	d103      	bne.n	8006922 <_dtoa_r+0x5e2>
 800691a:	ee15 3a10 	vmov	r3, s10
 800691e:	07d9      	lsls	r1, r3, #31
 8006920:	d411      	bmi.n	8006946 <_dtoa_r+0x606>
 8006922:	4629      	mov	r1, r5
 8006924:	4630      	mov	r0, r6
 8006926:	f000 fe69 	bl	80075fc <_Bfree>
 800692a:	2300      	movs	r3, #0
 800692c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800692e:	f888 3000 	strb.w	r3, [r8]
 8006932:	f10b 0301 	add.w	r3, fp, #1
 8006936:	6013      	str	r3, [r2, #0]
 8006938:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800693a:	2b00      	cmp	r3, #0
 800693c:	f43f ad4d 	beq.w	80063da <_dtoa_r+0x9a>
 8006940:	f8c3 8000 	str.w	r8, [r3]
 8006944:	e549      	b.n	80063da <_dtoa_r+0x9a>
 8006946:	465f      	mov	r7, fp
 8006948:	4643      	mov	r3, r8
 800694a:	4698      	mov	r8, r3
 800694c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006950:	2a39      	cmp	r2, #57	; 0x39
 8006952:	d106      	bne.n	8006962 <_dtoa_r+0x622>
 8006954:	9a00      	ldr	r2, [sp, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d1f7      	bne.n	800694a <_dtoa_r+0x60a>
 800695a:	9900      	ldr	r1, [sp, #0]
 800695c:	2230      	movs	r2, #48	; 0x30
 800695e:	3701      	adds	r7, #1
 8006960:	700a      	strb	r2, [r1, #0]
 8006962:	781a      	ldrb	r2, [r3, #0]
 8006964:	3201      	adds	r2, #1
 8006966:	701a      	strb	r2, [r3, #0]
 8006968:	e7ae      	b.n	80068c8 <_dtoa_r+0x588>
 800696a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800696e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006976:	d1b2      	bne.n	80068de <_dtoa_r+0x59e>
 8006978:	e7d3      	b.n	8006922 <_dtoa_r+0x5e2>
 800697a:	bf00      	nop
 800697c:	08009290 	.word	0x08009290
 8006980:	08009268 	.word	0x08009268
 8006984:	9908      	ldr	r1, [sp, #32]
 8006986:	2900      	cmp	r1, #0
 8006988:	f000 80d1 	beq.w	8006b2e <_dtoa_r+0x7ee>
 800698c:	9907      	ldr	r1, [sp, #28]
 800698e:	2901      	cmp	r1, #1
 8006990:	f300 80b4 	bgt.w	8006afc <_dtoa_r+0x7bc>
 8006994:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006996:	2900      	cmp	r1, #0
 8006998:	f000 80ac 	beq.w	8006af4 <_dtoa_r+0x7b4>
 800699c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80069a0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80069a4:	461c      	mov	r4, r3
 80069a6:	930a      	str	r3, [sp, #40]	; 0x28
 80069a8:	9b05      	ldr	r3, [sp, #20]
 80069aa:	4413      	add	r3, r2
 80069ac:	9305      	str	r3, [sp, #20]
 80069ae:	9b06      	ldr	r3, [sp, #24]
 80069b0:	2101      	movs	r1, #1
 80069b2:	4413      	add	r3, r2
 80069b4:	4630      	mov	r0, r6
 80069b6:	9306      	str	r3, [sp, #24]
 80069b8:	f000 ff26 	bl	8007808 <__i2b>
 80069bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069be:	4607      	mov	r7, r0
 80069c0:	f1b8 0f00 	cmp.w	r8, #0
 80069c4:	dd0d      	ble.n	80069e2 <_dtoa_r+0x6a2>
 80069c6:	9a06      	ldr	r2, [sp, #24]
 80069c8:	2a00      	cmp	r2, #0
 80069ca:	dd0a      	ble.n	80069e2 <_dtoa_r+0x6a2>
 80069cc:	4542      	cmp	r2, r8
 80069ce:	9905      	ldr	r1, [sp, #20]
 80069d0:	bfa8      	it	ge
 80069d2:	4642      	movge	r2, r8
 80069d4:	1a89      	subs	r1, r1, r2
 80069d6:	9105      	str	r1, [sp, #20]
 80069d8:	9906      	ldr	r1, [sp, #24]
 80069da:	eba8 0802 	sub.w	r8, r8, r2
 80069de:	1a8a      	subs	r2, r1, r2
 80069e0:	9206      	str	r2, [sp, #24]
 80069e2:	b303      	cbz	r3, 8006a26 <_dtoa_r+0x6e6>
 80069e4:	9a08      	ldr	r2, [sp, #32]
 80069e6:	2a00      	cmp	r2, #0
 80069e8:	f000 80a6 	beq.w	8006b38 <_dtoa_r+0x7f8>
 80069ec:	2c00      	cmp	r4, #0
 80069ee:	dd13      	ble.n	8006a18 <_dtoa_r+0x6d8>
 80069f0:	4639      	mov	r1, r7
 80069f2:	4622      	mov	r2, r4
 80069f4:	4630      	mov	r0, r6
 80069f6:	930c      	str	r3, [sp, #48]	; 0x30
 80069f8:	f000 ffc2 	bl	8007980 <__pow5mult>
 80069fc:	462a      	mov	r2, r5
 80069fe:	4601      	mov	r1, r0
 8006a00:	4607      	mov	r7, r0
 8006a02:	4630      	mov	r0, r6
 8006a04:	f000 ff16 	bl	8007834 <__multiply>
 8006a08:	4629      	mov	r1, r5
 8006a0a:	900a      	str	r0, [sp, #40]	; 0x28
 8006a0c:	4630      	mov	r0, r6
 8006a0e:	f000 fdf5 	bl	80075fc <_Bfree>
 8006a12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a16:	4615      	mov	r5, r2
 8006a18:	1b1a      	subs	r2, r3, r4
 8006a1a:	d004      	beq.n	8006a26 <_dtoa_r+0x6e6>
 8006a1c:	4629      	mov	r1, r5
 8006a1e:	4630      	mov	r0, r6
 8006a20:	f000 ffae 	bl	8007980 <__pow5mult>
 8006a24:	4605      	mov	r5, r0
 8006a26:	2101      	movs	r1, #1
 8006a28:	4630      	mov	r0, r6
 8006a2a:	f000 feed 	bl	8007808 <__i2b>
 8006a2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	4604      	mov	r4, r0
 8006a34:	f340 8082 	ble.w	8006b3c <_dtoa_r+0x7fc>
 8006a38:	461a      	mov	r2, r3
 8006a3a:	4601      	mov	r1, r0
 8006a3c:	4630      	mov	r0, r6
 8006a3e:	f000 ff9f 	bl	8007980 <__pow5mult>
 8006a42:	9b07      	ldr	r3, [sp, #28]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	4604      	mov	r4, r0
 8006a48:	dd7b      	ble.n	8006b42 <_dtoa_r+0x802>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	930a      	str	r3, [sp, #40]	; 0x28
 8006a4e:	6922      	ldr	r2, [r4, #16]
 8006a50:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006a54:	6910      	ldr	r0, [r2, #16]
 8006a56:	f000 fe87 	bl	8007768 <__hi0bits>
 8006a5a:	f1c0 0020 	rsb	r0, r0, #32
 8006a5e:	9b06      	ldr	r3, [sp, #24]
 8006a60:	4418      	add	r0, r3
 8006a62:	f010 001f 	ands.w	r0, r0, #31
 8006a66:	f000 808d 	beq.w	8006b84 <_dtoa_r+0x844>
 8006a6a:	f1c0 0220 	rsb	r2, r0, #32
 8006a6e:	2a04      	cmp	r2, #4
 8006a70:	f340 8086 	ble.w	8006b80 <_dtoa_r+0x840>
 8006a74:	f1c0 001c 	rsb	r0, r0, #28
 8006a78:	9b05      	ldr	r3, [sp, #20]
 8006a7a:	4403      	add	r3, r0
 8006a7c:	9305      	str	r3, [sp, #20]
 8006a7e:	9b06      	ldr	r3, [sp, #24]
 8006a80:	4403      	add	r3, r0
 8006a82:	4480      	add	r8, r0
 8006a84:	9306      	str	r3, [sp, #24]
 8006a86:	9b05      	ldr	r3, [sp, #20]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	dd05      	ble.n	8006a98 <_dtoa_r+0x758>
 8006a8c:	4629      	mov	r1, r5
 8006a8e:	461a      	mov	r2, r3
 8006a90:	4630      	mov	r0, r6
 8006a92:	f000 ffcf 	bl	8007a34 <__lshift>
 8006a96:	4605      	mov	r5, r0
 8006a98:	9b06      	ldr	r3, [sp, #24]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	dd05      	ble.n	8006aaa <_dtoa_r+0x76a>
 8006a9e:	4621      	mov	r1, r4
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	f000 ffc6 	bl	8007a34 <__lshift>
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d06b      	beq.n	8006b88 <_dtoa_r+0x848>
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	f001 f82a 	bl	8007b0c <__mcmp>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	da65      	bge.n	8006b88 <_dtoa_r+0x848>
 8006abc:	2300      	movs	r3, #0
 8006abe:	4629      	mov	r1, r5
 8006ac0:	220a      	movs	r2, #10
 8006ac2:	4630      	mov	r0, r6
 8006ac4:	f000 fdbc 	bl	8007640 <__multadd>
 8006ac8:	9b08      	ldr	r3, [sp, #32]
 8006aca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ace:	4605      	mov	r5, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 8192 	beq.w	8006dfa <_dtoa_r+0xaba>
 8006ad6:	4639      	mov	r1, r7
 8006ad8:	2300      	movs	r3, #0
 8006ada:	220a      	movs	r2, #10
 8006adc:	4630      	mov	r0, r6
 8006ade:	f000 fdaf 	bl	8007640 <__multadd>
 8006ae2:	f1ba 0f00 	cmp.w	sl, #0
 8006ae6:	4607      	mov	r7, r0
 8006ae8:	f300 808e 	bgt.w	8006c08 <_dtoa_r+0x8c8>
 8006aec:	9b07      	ldr	r3, [sp, #28]
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	dc51      	bgt.n	8006b96 <_dtoa_r+0x856>
 8006af2:	e089      	b.n	8006c08 <_dtoa_r+0x8c8>
 8006af4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006af6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006afa:	e751      	b.n	80069a0 <_dtoa_r+0x660>
 8006afc:	f109 34ff 	add.w	r4, r9, #4294967295
 8006b00:	42a3      	cmp	r3, r4
 8006b02:	bfbf      	itttt	lt
 8006b04:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8006b06:	1ae3      	sublt	r3, r4, r3
 8006b08:	18d2      	addlt	r2, r2, r3
 8006b0a:	4613      	movlt	r3, r2
 8006b0c:	bfb7      	itett	lt
 8006b0e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006b10:	1b1c      	subge	r4, r3, r4
 8006b12:	4623      	movlt	r3, r4
 8006b14:	2400      	movlt	r4, #0
 8006b16:	f1b9 0f00 	cmp.w	r9, #0
 8006b1a:	bfb5      	itete	lt
 8006b1c:	9a05      	ldrlt	r2, [sp, #20]
 8006b1e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8006b22:	eba2 0809 	sublt.w	r8, r2, r9
 8006b26:	464a      	movge	r2, r9
 8006b28:	bfb8      	it	lt
 8006b2a:	2200      	movlt	r2, #0
 8006b2c:	e73b      	b.n	80069a6 <_dtoa_r+0x666>
 8006b2e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006b32:	9f08      	ldr	r7, [sp, #32]
 8006b34:	461c      	mov	r4, r3
 8006b36:	e743      	b.n	80069c0 <_dtoa_r+0x680>
 8006b38:	461a      	mov	r2, r3
 8006b3a:	e76f      	b.n	8006a1c <_dtoa_r+0x6dc>
 8006b3c:	9b07      	ldr	r3, [sp, #28]
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	dc18      	bgt.n	8006b74 <_dtoa_r+0x834>
 8006b42:	9b02      	ldr	r3, [sp, #8]
 8006b44:	b9b3      	cbnz	r3, 8006b74 <_dtoa_r+0x834>
 8006b46:	9b03      	ldr	r3, [sp, #12]
 8006b48:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006b4c:	b9a2      	cbnz	r2, 8006b78 <_dtoa_r+0x838>
 8006b4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006b52:	0d12      	lsrs	r2, r2, #20
 8006b54:	0512      	lsls	r2, r2, #20
 8006b56:	b18a      	cbz	r2, 8006b7c <_dtoa_r+0x83c>
 8006b58:	9b05      	ldr	r3, [sp, #20]
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	9305      	str	r3, [sp, #20]
 8006b5e:	9b06      	ldr	r3, [sp, #24]
 8006b60:	3301      	adds	r3, #1
 8006b62:	9306      	str	r3, [sp, #24]
 8006b64:	2301      	movs	r3, #1
 8006b66:	930a      	str	r3, [sp, #40]	; 0x28
 8006b68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f47f af6f 	bne.w	8006a4e <_dtoa_r+0x70e>
 8006b70:	2001      	movs	r0, #1
 8006b72:	e774      	b.n	8006a5e <_dtoa_r+0x71e>
 8006b74:	2300      	movs	r3, #0
 8006b76:	e7f6      	b.n	8006b66 <_dtoa_r+0x826>
 8006b78:	9b02      	ldr	r3, [sp, #8]
 8006b7a:	e7f4      	b.n	8006b66 <_dtoa_r+0x826>
 8006b7c:	920a      	str	r2, [sp, #40]	; 0x28
 8006b7e:	e7f3      	b.n	8006b68 <_dtoa_r+0x828>
 8006b80:	d081      	beq.n	8006a86 <_dtoa_r+0x746>
 8006b82:	4610      	mov	r0, r2
 8006b84:	301c      	adds	r0, #28
 8006b86:	e777      	b.n	8006a78 <_dtoa_r+0x738>
 8006b88:	f1b9 0f00 	cmp.w	r9, #0
 8006b8c:	dc37      	bgt.n	8006bfe <_dtoa_r+0x8be>
 8006b8e:	9b07      	ldr	r3, [sp, #28]
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	dd34      	ble.n	8006bfe <_dtoa_r+0x8be>
 8006b94:	46ca      	mov	sl, r9
 8006b96:	f1ba 0f00 	cmp.w	sl, #0
 8006b9a:	d10d      	bne.n	8006bb8 <_dtoa_r+0x878>
 8006b9c:	4621      	mov	r1, r4
 8006b9e:	4653      	mov	r3, sl
 8006ba0:	2205      	movs	r2, #5
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	f000 fd4c 	bl	8007640 <__multadd>
 8006ba8:	4601      	mov	r1, r0
 8006baa:	4604      	mov	r4, r0
 8006bac:	4628      	mov	r0, r5
 8006bae:	f000 ffad 	bl	8007b0c <__mcmp>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	f73f adde 	bgt.w	8006774 <_dtoa_r+0x434>
 8006bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bba:	f8dd 8000 	ldr.w	r8, [sp]
 8006bbe:	ea6f 0b03 	mvn.w	fp, r3
 8006bc2:	f04f 0900 	mov.w	r9, #0
 8006bc6:	4621      	mov	r1, r4
 8006bc8:	4630      	mov	r0, r6
 8006bca:	f000 fd17 	bl	80075fc <_Bfree>
 8006bce:	2f00      	cmp	r7, #0
 8006bd0:	f43f aea7 	beq.w	8006922 <_dtoa_r+0x5e2>
 8006bd4:	f1b9 0f00 	cmp.w	r9, #0
 8006bd8:	d005      	beq.n	8006be6 <_dtoa_r+0x8a6>
 8006bda:	45b9      	cmp	r9, r7
 8006bdc:	d003      	beq.n	8006be6 <_dtoa_r+0x8a6>
 8006bde:	4649      	mov	r1, r9
 8006be0:	4630      	mov	r0, r6
 8006be2:	f000 fd0b 	bl	80075fc <_Bfree>
 8006be6:	4639      	mov	r1, r7
 8006be8:	4630      	mov	r0, r6
 8006bea:	f000 fd07 	bl	80075fc <_Bfree>
 8006bee:	e698      	b.n	8006922 <_dtoa_r+0x5e2>
 8006bf0:	2400      	movs	r4, #0
 8006bf2:	4627      	mov	r7, r4
 8006bf4:	e7e0      	b.n	8006bb8 <_dtoa_r+0x878>
 8006bf6:	46bb      	mov	fp, r7
 8006bf8:	4604      	mov	r4, r0
 8006bfa:	4607      	mov	r7, r0
 8006bfc:	e5ba      	b.n	8006774 <_dtoa_r+0x434>
 8006bfe:	9b08      	ldr	r3, [sp, #32]
 8006c00:	46ca      	mov	sl, r9
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f000 8100 	beq.w	8006e08 <_dtoa_r+0xac8>
 8006c08:	f1b8 0f00 	cmp.w	r8, #0
 8006c0c:	dd05      	ble.n	8006c1a <_dtoa_r+0x8da>
 8006c0e:	4639      	mov	r1, r7
 8006c10:	4642      	mov	r2, r8
 8006c12:	4630      	mov	r0, r6
 8006c14:	f000 ff0e 	bl	8007a34 <__lshift>
 8006c18:	4607      	mov	r7, r0
 8006c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d05d      	beq.n	8006cdc <_dtoa_r+0x99c>
 8006c20:	6879      	ldr	r1, [r7, #4]
 8006c22:	4630      	mov	r0, r6
 8006c24:	f000 fcaa 	bl	800757c <_Balloc>
 8006c28:	4680      	mov	r8, r0
 8006c2a:	b928      	cbnz	r0, 8006c38 <_dtoa_r+0x8f8>
 8006c2c:	4b82      	ldr	r3, [pc, #520]	; (8006e38 <_dtoa_r+0xaf8>)
 8006c2e:	4602      	mov	r2, r0
 8006c30:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006c34:	f7ff bb9a 	b.w	800636c <_dtoa_r+0x2c>
 8006c38:	693a      	ldr	r2, [r7, #16]
 8006c3a:	3202      	adds	r2, #2
 8006c3c:	0092      	lsls	r2, r2, #2
 8006c3e:	f107 010c 	add.w	r1, r7, #12
 8006c42:	300c      	adds	r0, #12
 8006c44:	f000 fc8c 	bl	8007560 <memcpy>
 8006c48:	2201      	movs	r2, #1
 8006c4a:	4641      	mov	r1, r8
 8006c4c:	4630      	mov	r0, r6
 8006c4e:	f000 fef1 	bl	8007a34 <__lshift>
 8006c52:	9b00      	ldr	r3, [sp, #0]
 8006c54:	3301      	adds	r3, #1
 8006c56:	9305      	str	r3, [sp, #20]
 8006c58:	9b00      	ldr	r3, [sp, #0]
 8006c5a:	4453      	add	r3, sl
 8006c5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5e:	9b02      	ldr	r3, [sp, #8]
 8006c60:	f003 0301 	and.w	r3, r3, #1
 8006c64:	46b9      	mov	r9, r7
 8006c66:	9308      	str	r3, [sp, #32]
 8006c68:	4607      	mov	r7, r0
 8006c6a:	9b05      	ldr	r3, [sp, #20]
 8006c6c:	4621      	mov	r1, r4
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	4628      	mov	r0, r5
 8006c72:	9302      	str	r3, [sp, #8]
 8006c74:	f7ff fad6 	bl	8006224 <quorem>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	3330      	adds	r3, #48	; 0x30
 8006c7c:	9006      	str	r0, [sp, #24]
 8006c7e:	4649      	mov	r1, r9
 8006c80:	4628      	mov	r0, r5
 8006c82:	930a      	str	r3, [sp, #40]	; 0x28
 8006c84:	f000 ff42 	bl	8007b0c <__mcmp>
 8006c88:	463a      	mov	r2, r7
 8006c8a:	4682      	mov	sl, r0
 8006c8c:	4621      	mov	r1, r4
 8006c8e:	4630      	mov	r0, r6
 8006c90:	f000 ff58 	bl	8007b44 <__mdiff>
 8006c94:	68c2      	ldr	r2, [r0, #12]
 8006c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c98:	4680      	mov	r8, r0
 8006c9a:	bb0a      	cbnz	r2, 8006ce0 <_dtoa_r+0x9a0>
 8006c9c:	4601      	mov	r1, r0
 8006c9e:	4628      	mov	r0, r5
 8006ca0:	f000 ff34 	bl	8007b0c <__mcmp>
 8006ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	4641      	mov	r1, r8
 8006caa:	4630      	mov	r0, r6
 8006cac:	920e      	str	r2, [sp, #56]	; 0x38
 8006cae:	930a      	str	r3, [sp, #40]	; 0x28
 8006cb0:	f000 fca4 	bl	80075fc <_Bfree>
 8006cb4:	9b07      	ldr	r3, [sp, #28]
 8006cb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cb8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006cbc:	ea43 0102 	orr.w	r1, r3, r2
 8006cc0:	9b08      	ldr	r3, [sp, #32]
 8006cc2:	430b      	orrs	r3, r1
 8006cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cc6:	d10d      	bne.n	8006ce4 <_dtoa_r+0x9a4>
 8006cc8:	2b39      	cmp	r3, #57	; 0x39
 8006cca:	d029      	beq.n	8006d20 <_dtoa_r+0x9e0>
 8006ccc:	f1ba 0f00 	cmp.w	sl, #0
 8006cd0:	dd01      	ble.n	8006cd6 <_dtoa_r+0x996>
 8006cd2:	9b06      	ldr	r3, [sp, #24]
 8006cd4:	3331      	adds	r3, #49	; 0x31
 8006cd6:	9a02      	ldr	r2, [sp, #8]
 8006cd8:	7013      	strb	r3, [r2, #0]
 8006cda:	e774      	b.n	8006bc6 <_dtoa_r+0x886>
 8006cdc:	4638      	mov	r0, r7
 8006cde:	e7b8      	b.n	8006c52 <_dtoa_r+0x912>
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	e7e1      	b.n	8006ca8 <_dtoa_r+0x968>
 8006ce4:	f1ba 0f00 	cmp.w	sl, #0
 8006ce8:	db06      	blt.n	8006cf8 <_dtoa_r+0x9b8>
 8006cea:	9907      	ldr	r1, [sp, #28]
 8006cec:	ea41 0a0a 	orr.w	sl, r1, sl
 8006cf0:	9908      	ldr	r1, [sp, #32]
 8006cf2:	ea5a 0101 	orrs.w	r1, sl, r1
 8006cf6:	d120      	bne.n	8006d3a <_dtoa_r+0x9fa>
 8006cf8:	2a00      	cmp	r2, #0
 8006cfa:	ddec      	ble.n	8006cd6 <_dtoa_r+0x996>
 8006cfc:	4629      	mov	r1, r5
 8006cfe:	2201      	movs	r2, #1
 8006d00:	4630      	mov	r0, r6
 8006d02:	9305      	str	r3, [sp, #20]
 8006d04:	f000 fe96 	bl	8007a34 <__lshift>
 8006d08:	4621      	mov	r1, r4
 8006d0a:	4605      	mov	r5, r0
 8006d0c:	f000 fefe 	bl	8007b0c <__mcmp>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	9b05      	ldr	r3, [sp, #20]
 8006d14:	dc02      	bgt.n	8006d1c <_dtoa_r+0x9dc>
 8006d16:	d1de      	bne.n	8006cd6 <_dtoa_r+0x996>
 8006d18:	07da      	lsls	r2, r3, #31
 8006d1a:	d5dc      	bpl.n	8006cd6 <_dtoa_r+0x996>
 8006d1c:	2b39      	cmp	r3, #57	; 0x39
 8006d1e:	d1d8      	bne.n	8006cd2 <_dtoa_r+0x992>
 8006d20:	9a02      	ldr	r2, [sp, #8]
 8006d22:	2339      	movs	r3, #57	; 0x39
 8006d24:	7013      	strb	r3, [r2, #0]
 8006d26:	4643      	mov	r3, r8
 8006d28:	4698      	mov	r8, r3
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8006d30:	2a39      	cmp	r2, #57	; 0x39
 8006d32:	d051      	beq.n	8006dd8 <_dtoa_r+0xa98>
 8006d34:	3201      	adds	r2, #1
 8006d36:	701a      	strb	r2, [r3, #0]
 8006d38:	e745      	b.n	8006bc6 <_dtoa_r+0x886>
 8006d3a:	2a00      	cmp	r2, #0
 8006d3c:	dd03      	ble.n	8006d46 <_dtoa_r+0xa06>
 8006d3e:	2b39      	cmp	r3, #57	; 0x39
 8006d40:	d0ee      	beq.n	8006d20 <_dtoa_r+0x9e0>
 8006d42:	3301      	adds	r3, #1
 8006d44:	e7c7      	b.n	8006cd6 <_dtoa_r+0x996>
 8006d46:	9a05      	ldr	r2, [sp, #20]
 8006d48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d4a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006d4e:	428a      	cmp	r2, r1
 8006d50:	d02b      	beq.n	8006daa <_dtoa_r+0xa6a>
 8006d52:	4629      	mov	r1, r5
 8006d54:	2300      	movs	r3, #0
 8006d56:	220a      	movs	r2, #10
 8006d58:	4630      	mov	r0, r6
 8006d5a:	f000 fc71 	bl	8007640 <__multadd>
 8006d5e:	45b9      	cmp	r9, r7
 8006d60:	4605      	mov	r5, r0
 8006d62:	f04f 0300 	mov.w	r3, #0
 8006d66:	f04f 020a 	mov.w	r2, #10
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	d107      	bne.n	8006d80 <_dtoa_r+0xa40>
 8006d70:	f000 fc66 	bl	8007640 <__multadd>
 8006d74:	4681      	mov	r9, r0
 8006d76:	4607      	mov	r7, r0
 8006d78:	9b05      	ldr	r3, [sp, #20]
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	9305      	str	r3, [sp, #20]
 8006d7e:	e774      	b.n	8006c6a <_dtoa_r+0x92a>
 8006d80:	f000 fc5e 	bl	8007640 <__multadd>
 8006d84:	4639      	mov	r1, r7
 8006d86:	4681      	mov	r9, r0
 8006d88:	2300      	movs	r3, #0
 8006d8a:	220a      	movs	r2, #10
 8006d8c:	4630      	mov	r0, r6
 8006d8e:	f000 fc57 	bl	8007640 <__multadd>
 8006d92:	4607      	mov	r7, r0
 8006d94:	e7f0      	b.n	8006d78 <_dtoa_r+0xa38>
 8006d96:	f1ba 0f00 	cmp.w	sl, #0
 8006d9a:	9a00      	ldr	r2, [sp, #0]
 8006d9c:	bfcc      	ite	gt
 8006d9e:	46d0      	movgt	r8, sl
 8006da0:	f04f 0801 	movle.w	r8, #1
 8006da4:	4490      	add	r8, r2
 8006da6:	f04f 0900 	mov.w	r9, #0
 8006daa:	4629      	mov	r1, r5
 8006dac:	2201      	movs	r2, #1
 8006dae:	4630      	mov	r0, r6
 8006db0:	9302      	str	r3, [sp, #8]
 8006db2:	f000 fe3f 	bl	8007a34 <__lshift>
 8006db6:	4621      	mov	r1, r4
 8006db8:	4605      	mov	r5, r0
 8006dba:	f000 fea7 	bl	8007b0c <__mcmp>
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	dcb1      	bgt.n	8006d26 <_dtoa_r+0x9e6>
 8006dc2:	d102      	bne.n	8006dca <_dtoa_r+0xa8a>
 8006dc4:	9b02      	ldr	r3, [sp, #8]
 8006dc6:	07db      	lsls	r3, r3, #31
 8006dc8:	d4ad      	bmi.n	8006d26 <_dtoa_r+0x9e6>
 8006dca:	4643      	mov	r3, r8
 8006dcc:	4698      	mov	r8, r3
 8006dce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dd2:	2a30      	cmp	r2, #48	; 0x30
 8006dd4:	d0fa      	beq.n	8006dcc <_dtoa_r+0xa8c>
 8006dd6:	e6f6      	b.n	8006bc6 <_dtoa_r+0x886>
 8006dd8:	9a00      	ldr	r2, [sp, #0]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d1a4      	bne.n	8006d28 <_dtoa_r+0x9e8>
 8006dde:	f10b 0b01 	add.w	fp, fp, #1
 8006de2:	2331      	movs	r3, #49	; 0x31
 8006de4:	e778      	b.n	8006cd8 <_dtoa_r+0x998>
 8006de6:	4b15      	ldr	r3, [pc, #84]	; (8006e3c <_dtoa_r+0xafc>)
 8006de8:	f7ff bb12 	b.w	8006410 <_dtoa_r+0xd0>
 8006dec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	f47f aaee 	bne.w	80063d0 <_dtoa_r+0x90>
 8006df4:	4b12      	ldr	r3, [pc, #72]	; (8006e40 <_dtoa_r+0xb00>)
 8006df6:	f7ff bb0b 	b.w	8006410 <_dtoa_r+0xd0>
 8006dfa:	f1ba 0f00 	cmp.w	sl, #0
 8006dfe:	dc03      	bgt.n	8006e08 <_dtoa_r+0xac8>
 8006e00:	9b07      	ldr	r3, [sp, #28]
 8006e02:	2b02      	cmp	r3, #2
 8006e04:	f73f aec7 	bgt.w	8006b96 <_dtoa_r+0x856>
 8006e08:	f8dd 8000 	ldr.w	r8, [sp]
 8006e0c:	4621      	mov	r1, r4
 8006e0e:	4628      	mov	r0, r5
 8006e10:	f7ff fa08 	bl	8006224 <quorem>
 8006e14:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006e18:	f808 3b01 	strb.w	r3, [r8], #1
 8006e1c:	9a00      	ldr	r2, [sp, #0]
 8006e1e:	eba8 0202 	sub.w	r2, r8, r2
 8006e22:	4592      	cmp	sl, r2
 8006e24:	ddb7      	ble.n	8006d96 <_dtoa_r+0xa56>
 8006e26:	4629      	mov	r1, r5
 8006e28:	2300      	movs	r3, #0
 8006e2a:	220a      	movs	r2, #10
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	f000 fc07 	bl	8007640 <__multadd>
 8006e32:	4605      	mov	r5, r0
 8006e34:	e7ea      	b.n	8006e0c <_dtoa_r+0xacc>
 8006e36:	bf00      	nop
 8006e38:	08009174 	.word	0x08009174
 8006e3c:	08008f74 	.word	0x08008f74
 8006e40:	080090f1 	.word	0x080090f1

08006e44 <rshift>:
 8006e44:	6903      	ldr	r3, [r0, #16]
 8006e46:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006e4a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006e4e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006e52:	f100 0414 	add.w	r4, r0, #20
 8006e56:	dd45      	ble.n	8006ee4 <rshift+0xa0>
 8006e58:	f011 011f 	ands.w	r1, r1, #31
 8006e5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006e60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006e64:	d10c      	bne.n	8006e80 <rshift+0x3c>
 8006e66:	f100 0710 	add.w	r7, r0, #16
 8006e6a:	4629      	mov	r1, r5
 8006e6c:	42b1      	cmp	r1, r6
 8006e6e:	d334      	bcc.n	8006eda <rshift+0x96>
 8006e70:	1a9b      	subs	r3, r3, r2
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	1eea      	subs	r2, r5, #3
 8006e76:	4296      	cmp	r6, r2
 8006e78:	bf38      	it	cc
 8006e7a:	2300      	movcc	r3, #0
 8006e7c:	4423      	add	r3, r4
 8006e7e:	e015      	b.n	8006eac <rshift+0x68>
 8006e80:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006e84:	f1c1 0820 	rsb	r8, r1, #32
 8006e88:	40cf      	lsrs	r7, r1
 8006e8a:	f105 0e04 	add.w	lr, r5, #4
 8006e8e:	46a1      	mov	r9, r4
 8006e90:	4576      	cmp	r6, lr
 8006e92:	46f4      	mov	ip, lr
 8006e94:	d815      	bhi.n	8006ec2 <rshift+0x7e>
 8006e96:	1a9b      	subs	r3, r3, r2
 8006e98:	009a      	lsls	r2, r3, #2
 8006e9a:	3a04      	subs	r2, #4
 8006e9c:	3501      	adds	r5, #1
 8006e9e:	42ae      	cmp	r6, r5
 8006ea0:	bf38      	it	cc
 8006ea2:	2200      	movcc	r2, #0
 8006ea4:	18a3      	adds	r3, r4, r2
 8006ea6:	50a7      	str	r7, [r4, r2]
 8006ea8:	b107      	cbz	r7, 8006eac <rshift+0x68>
 8006eaa:	3304      	adds	r3, #4
 8006eac:	1b1a      	subs	r2, r3, r4
 8006eae:	42a3      	cmp	r3, r4
 8006eb0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006eb4:	bf08      	it	eq
 8006eb6:	2300      	moveq	r3, #0
 8006eb8:	6102      	str	r2, [r0, #16]
 8006eba:	bf08      	it	eq
 8006ebc:	6143      	streq	r3, [r0, #20]
 8006ebe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ec2:	f8dc c000 	ldr.w	ip, [ip]
 8006ec6:	fa0c fc08 	lsl.w	ip, ip, r8
 8006eca:	ea4c 0707 	orr.w	r7, ip, r7
 8006ece:	f849 7b04 	str.w	r7, [r9], #4
 8006ed2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006ed6:	40cf      	lsrs	r7, r1
 8006ed8:	e7da      	b.n	8006e90 <rshift+0x4c>
 8006eda:	f851 cb04 	ldr.w	ip, [r1], #4
 8006ede:	f847 cf04 	str.w	ip, [r7, #4]!
 8006ee2:	e7c3      	b.n	8006e6c <rshift+0x28>
 8006ee4:	4623      	mov	r3, r4
 8006ee6:	e7e1      	b.n	8006eac <rshift+0x68>

08006ee8 <__hexdig_fun>:
 8006ee8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006eec:	2b09      	cmp	r3, #9
 8006eee:	d802      	bhi.n	8006ef6 <__hexdig_fun+0xe>
 8006ef0:	3820      	subs	r0, #32
 8006ef2:	b2c0      	uxtb	r0, r0
 8006ef4:	4770      	bx	lr
 8006ef6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006efa:	2b05      	cmp	r3, #5
 8006efc:	d801      	bhi.n	8006f02 <__hexdig_fun+0x1a>
 8006efe:	3847      	subs	r0, #71	; 0x47
 8006f00:	e7f7      	b.n	8006ef2 <__hexdig_fun+0xa>
 8006f02:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006f06:	2b05      	cmp	r3, #5
 8006f08:	d801      	bhi.n	8006f0e <__hexdig_fun+0x26>
 8006f0a:	3827      	subs	r0, #39	; 0x27
 8006f0c:	e7f1      	b.n	8006ef2 <__hexdig_fun+0xa>
 8006f0e:	2000      	movs	r0, #0
 8006f10:	4770      	bx	lr
	...

08006f14 <__gethex>:
 8006f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f18:	ed2d 8b02 	vpush	{d8}
 8006f1c:	b089      	sub	sp, #36	; 0x24
 8006f1e:	ee08 0a10 	vmov	s16, r0
 8006f22:	9304      	str	r3, [sp, #16]
 8006f24:	4bbc      	ldr	r3, [pc, #752]	; (8007218 <__gethex+0x304>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	9301      	str	r3, [sp, #4]
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	468b      	mov	fp, r1
 8006f2e:	4690      	mov	r8, r2
 8006f30:	f7f9 f9d6 	bl	80002e0 <strlen>
 8006f34:	9b01      	ldr	r3, [sp, #4]
 8006f36:	f8db 2000 	ldr.w	r2, [fp]
 8006f3a:	4403      	add	r3, r0
 8006f3c:	4682      	mov	sl, r0
 8006f3e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006f42:	9305      	str	r3, [sp, #20]
 8006f44:	1c93      	adds	r3, r2, #2
 8006f46:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006f4a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006f4e:	32fe      	adds	r2, #254	; 0xfe
 8006f50:	18d1      	adds	r1, r2, r3
 8006f52:	461f      	mov	r7, r3
 8006f54:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006f58:	9100      	str	r1, [sp, #0]
 8006f5a:	2830      	cmp	r0, #48	; 0x30
 8006f5c:	d0f8      	beq.n	8006f50 <__gethex+0x3c>
 8006f5e:	f7ff ffc3 	bl	8006ee8 <__hexdig_fun>
 8006f62:	4604      	mov	r4, r0
 8006f64:	2800      	cmp	r0, #0
 8006f66:	d13a      	bne.n	8006fde <__gethex+0xca>
 8006f68:	9901      	ldr	r1, [sp, #4]
 8006f6a:	4652      	mov	r2, sl
 8006f6c:	4638      	mov	r0, r7
 8006f6e:	f001 f9ef 	bl	8008350 <strncmp>
 8006f72:	4605      	mov	r5, r0
 8006f74:	2800      	cmp	r0, #0
 8006f76:	d168      	bne.n	800704a <__gethex+0x136>
 8006f78:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006f7c:	eb07 060a 	add.w	r6, r7, sl
 8006f80:	f7ff ffb2 	bl	8006ee8 <__hexdig_fun>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	d062      	beq.n	800704e <__gethex+0x13a>
 8006f88:	4633      	mov	r3, r6
 8006f8a:	7818      	ldrb	r0, [r3, #0]
 8006f8c:	2830      	cmp	r0, #48	; 0x30
 8006f8e:	461f      	mov	r7, r3
 8006f90:	f103 0301 	add.w	r3, r3, #1
 8006f94:	d0f9      	beq.n	8006f8a <__gethex+0x76>
 8006f96:	f7ff ffa7 	bl	8006ee8 <__hexdig_fun>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	fab0 f480 	clz	r4, r0
 8006fa0:	0964      	lsrs	r4, r4, #5
 8006fa2:	4635      	mov	r5, r6
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	463a      	mov	r2, r7
 8006fa8:	4616      	mov	r6, r2
 8006faa:	3201      	adds	r2, #1
 8006fac:	7830      	ldrb	r0, [r6, #0]
 8006fae:	f7ff ff9b 	bl	8006ee8 <__hexdig_fun>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	d1f8      	bne.n	8006fa8 <__gethex+0x94>
 8006fb6:	9901      	ldr	r1, [sp, #4]
 8006fb8:	4652      	mov	r2, sl
 8006fba:	4630      	mov	r0, r6
 8006fbc:	f001 f9c8 	bl	8008350 <strncmp>
 8006fc0:	b980      	cbnz	r0, 8006fe4 <__gethex+0xd0>
 8006fc2:	b94d      	cbnz	r5, 8006fd8 <__gethex+0xc4>
 8006fc4:	eb06 050a 	add.w	r5, r6, sl
 8006fc8:	462a      	mov	r2, r5
 8006fca:	4616      	mov	r6, r2
 8006fcc:	3201      	adds	r2, #1
 8006fce:	7830      	ldrb	r0, [r6, #0]
 8006fd0:	f7ff ff8a 	bl	8006ee8 <__hexdig_fun>
 8006fd4:	2800      	cmp	r0, #0
 8006fd6:	d1f8      	bne.n	8006fca <__gethex+0xb6>
 8006fd8:	1bad      	subs	r5, r5, r6
 8006fda:	00ad      	lsls	r5, r5, #2
 8006fdc:	e004      	b.n	8006fe8 <__gethex+0xd4>
 8006fde:	2400      	movs	r4, #0
 8006fe0:	4625      	mov	r5, r4
 8006fe2:	e7e0      	b.n	8006fa6 <__gethex+0x92>
 8006fe4:	2d00      	cmp	r5, #0
 8006fe6:	d1f7      	bne.n	8006fd8 <__gethex+0xc4>
 8006fe8:	7833      	ldrb	r3, [r6, #0]
 8006fea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006fee:	2b50      	cmp	r3, #80	; 0x50
 8006ff0:	d13b      	bne.n	800706a <__gethex+0x156>
 8006ff2:	7873      	ldrb	r3, [r6, #1]
 8006ff4:	2b2b      	cmp	r3, #43	; 0x2b
 8006ff6:	d02c      	beq.n	8007052 <__gethex+0x13e>
 8006ff8:	2b2d      	cmp	r3, #45	; 0x2d
 8006ffa:	d02e      	beq.n	800705a <__gethex+0x146>
 8006ffc:	1c71      	adds	r1, r6, #1
 8006ffe:	f04f 0900 	mov.w	r9, #0
 8007002:	7808      	ldrb	r0, [r1, #0]
 8007004:	f7ff ff70 	bl	8006ee8 <__hexdig_fun>
 8007008:	1e43      	subs	r3, r0, #1
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b18      	cmp	r3, #24
 800700e:	d82c      	bhi.n	800706a <__gethex+0x156>
 8007010:	f1a0 0210 	sub.w	r2, r0, #16
 8007014:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007018:	f7ff ff66 	bl	8006ee8 <__hexdig_fun>
 800701c:	1e43      	subs	r3, r0, #1
 800701e:	b2db      	uxtb	r3, r3
 8007020:	2b18      	cmp	r3, #24
 8007022:	d91d      	bls.n	8007060 <__gethex+0x14c>
 8007024:	f1b9 0f00 	cmp.w	r9, #0
 8007028:	d000      	beq.n	800702c <__gethex+0x118>
 800702a:	4252      	negs	r2, r2
 800702c:	4415      	add	r5, r2
 800702e:	f8cb 1000 	str.w	r1, [fp]
 8007032:	b1e4      	cbz	r4, 800706e <__gethex+0x15a>
 8007034:	9b00      	ldr	r3, [sp, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	bf14      	ite	ne
 800703a:	2700      	movne	r7, #0
 800703c:	2706      	moveq	r7, #6
 800703e:	4638      	mov	r0, r7
 8007040:	b009      	add	sp, #36	; 0x24
 8007042:	ecbd 8b02 	vpop	{d8}
 8007046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800704a:	463e      	mov	r6, r7
 800704c:	4625      	mov	r5, r4
 800704e:	2401      	movs	r4, #1
 8007050:	e7ca      	b.n	8006fe8 <__gethex+0xd4>
 8007052:	f04f 0900 	mov.w	r9, #0
 8007056:	1cb1      	adds	r1, r6, #2
 8007058:	e7d3      	b.n	8007002 <__gethex+0xee>
 800705a:	f04f 0901 	mov.w	r9, #1
 800705e:	e7fa      	b.n	8007056 <__gethex+0x142>
 8007060:	230a      	movs	r3, #10
 8007062:	fb03 0202 	mla	r2, r3, r2, r0
 8007066:	3a10      	subs	r2, #16
 8007068:	e7d4      	b.n	8007014 <__gethex+0x100>
 800706a:	4631      	mov	r1, r6
 800706c:	e7df      	b.n	800702e <__gethex+0x11a>
 800706e:	1bf3      	subs	r3, r6, r7
 8007070:	3b01      	subs	r3, #1
 8007072:	4621      	mov	r1, r4
 8007074:	2b07      	cmp	r3, #7
 8007076:	dc0b      	bgt.n	8007090 <__gethex+0x17c>
 8007078:	ee18 0a10 	vmov	r0, s16
 800707c:	f000 fa7e 	bl	800757c <_Balloc>
 8007080:	4604      	mov	r4, r0
 8007082:	b940      	cbnz	r0, 8007096 <__gethex+0x182>
 8007084:	4b65      	ldr	r3, [pc, #404]	; (800721c <__gethex+0x308>)
 8007086:	4602      	mov	r2, r0
 8007088:	21de      	movs	r1, #222	; 0xde
 800708a:	4865      	ldr	r0, [pc, #404]	; (8007220 <__gethex+0x30c>)
 800708c:	f001 f980 	bl	8008390 <__assert_func>
 8007090:	3101      	adds	r1, #1
 8007092:	105b      	asrs	r3, r3, #1
 8007094:	e7ee      	b.n	8007074 <__gethex+0x160>
 8007096:	f100 0914 	add.w	r9, r0, #20
 800709a:	f04f 0b00 	mov.w	fp, #0
 800709e:	f1ca 0301 	rsb	r3, sl, #1
 80070a2:	f8cd 9008 	str.w	r9, [sp, #8]
 80070a6:	f8cd b000 	str.w	fp, [sp]
 80070aa:	9306      	str	r3, [sp, #24]
 80070ac:	42b7      	cmp	r7, r6
 80070ae:	d340      	bcc.n	8007132 <__gethex+0x21e>
 80070b0:	9802      	ldr	r0, [sp, #8]
 80070b2:	9b00      	ldr	r3, [sp, #0]
 80070b4:	f840 3b04 	str.w	r3, [r0], #4
 80070b8:	eba0 0009 	sub.w	r0, r0, r9
 80070bc:	1080      	asrs	r0, r0, #2
 80070be:	0146      	lsls	r6, r0, #5
 80070c0:	6120      	str	r0, [r4, #16]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 fb50 	bl	8007768 <__hi0bits>
 80070c8:	1a30      	subs	r0, r6, r0
 80070ca:	f8d8 6000 	ldr.w	r6, [r8]
 80070ce:	42b0      	cmp	r0, r6
 80070d0:	dd63      	ble.n	800719a <__gethex+0x286>
 80070d2:	1b87      	subs	r7, r0, r6
 80070d4:	4639      	mov	r1, r7
 80070d6:	4620      	mov	r0, r4
 80070d8:	f000 feeb 	bl	8007eb2 <__any_on>
 80070dc:	4682      	mov	sl, r0
 80070de:	b1a8      	cbz	r0, 800710c <__gethex+0x1f8>
 80070e0:	1e7b      	subs	r3, r7, #1
 80070e2:	1159      	asrs	r1, r3, #5
 80070e4:	f003 021f 	and.w	r2, r3, #31
 80070e8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80070ec:	f04f 0a01 	mov.w	sl, #1
 80070f0:	fa0a f202 	lsl.w	r2, sl, r2
 80070f4:	420a      	tst	r2, r1
 80070f6:	d009      	beq.n	800710c <__gethex+0x1f8>
 80070f8:	4553      	cmp	r3, sl
 80070fa:	dd05      	ble.n	8007108 <__gethex+0x1f4>
 80070fc:	1eb9      	subs	r1, r7, #2
 80070fe:	4620      	mov	r0, r4
 8007100:	f000 fed7 	bl	8007eb2 <__any_on>
 8007104:	2800      	cmp	r0, #0
 8007106:	d145      	bne.n	8007194 <__gethex+0x280>
 8007108:	f04f 0a02 	mov.w	sl, #2
 800710c:	4639      	mov	r1, r7
 800710e:	4620      	mov	r0, r4
 8007110:	f7ff fe98 	bl	8006e44 <rshift>
 8007114:	443d      	add	r5, r7
 8007116:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800711a:	42ab      	cmp	r3, r5
 800711c:	da4c      	bge.n	80071b8 <__gethex+0x2a4>
 800711e:	ee18 0a10 	vmov	r0, s16
 8007122:	4621      	mov	r1, r4
 8007124:	f000 fa6a 	bl	80075fc <_Bfree>
 8007128:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800712a:	2300      	movs	r3, #0
 800712c:	6013      	str	r3, [r2, #0]
 800712e:	27a3      	movs	r7, #163	; 0xa3
 8007130:	e785      	b.n	800703e <__gethex+0x12a>
 8007132:	1e73      	subs	r3, r6, #1
 8007134:	9a05      	ldr	r2, [sp, #20]
 8007136:	9303      	str	r3, [sp, #12]
 8007138:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800713c:	4293      	cmp	r3, r2
 800713e:	d019      	beq.n	8007174 <__gethex+0x260>
 8007140:	f1bb 0f20 	cmp.w	fp, #32
 8007144:	d107      	bne.n	8007156 <__gethex+0x242>
 8007146:	9b02      	ldr	r3, [sp, #8]
 8007148:	9a00      	ldr	r2, [sp, #0]
 800714a:	f843 2b04 	str.w	r2, [r3], #4
 800714e:	9302      	str	r3, [sp, #8]
 8007150:	2300      	movs	r3, #0
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	469b      	mov	fp, r3
 8007156:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800715a:	f7ff fec5 	bl	8006ee8 <__hexdig_fun>
 800715e:	9b00      	ldr	r3, [sp, #0]
 8007160:	f000 000f 	and.w	r0, r0, #15
 8007164:	fa00 f00b 	lsl.w	r0, r0, fp
 8007168:	4303      	orrs	r3, r0
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	f10b 0b04 	add.w	fp, fp, #4
 8007170:	9b03      	ldr	r3, [sp, #12]
 8007172:	e00d      	b.n	8007190 <__gethex+0x27c>
 8007174:	9b03      	ldr	r3, [sp, #12]
 8007176:	9a06      	ldr	r2, [sp, #24]
 8007178:	4413      	add	r3, r2
 800717a:	42bb      	cmp	r3, r7
 800717c:	d3e0      	bcc.n	8007140 <__gethex+0x22c>
 800717e:	4618      	mov	r0, r3
 8007180:	9901      	ldr	r1, [sp, #4]
 8007182:	9307      	str	r3, [sp, #28]
 8007184:	4652      	mov	r2, sl
 8007186:	f001 f8e3 	bl	8008350 <strncmp>
 800718a:	9b07      	ldr	r3, [sp, #28]
 800718c:	2800      	cmp	r0, #0
 800718e:	d1d7      	bne.n	8007140 <__gethex+0x22c>
 8007190:	461e      	mov	r6, r3
 8007192:	e78b      	b.n	80070ac <__gethex+0x198>
 8007194:	f04f 0a03 	mov.w	sl, #3
 8007198:	e7b8      	b.n	800710c <__gethex+0x1f8>
 800719a:	da0a      	bge.n	80071b2 <__gethex+0x29e>
 800719c:	1a37      	subs	r7, r6, r0
 800719e:	4621      	mov	r1, r4
 80071a0:	ee18 0a10 	vmov	r0, s16
 80071a4:	463a      	mov	r2, r7
 80071a6:	f000 fc45 	bl	8007a34 <__lshift>
 80071aa:	1bed      	subs	r5, r5, r7
 80071ac:	4604      	mov	r4, r0
 80071ae:	f100 0914 	add.w	r9, r0, #20
 80071b2:	f04f 0a00 	mov.w	sl, #0
 80071b6:	e7ae      	b.n	8007116 <__gethex+0x202>
 80071b8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80071bc:	42a8      	cmp	r0, r5
 80071be:	dd72      	ble.n	80072a6 <__gethex+0x392>
 80071c0:	1b45      	subs	r5, r0, r5
 80071c2:	42ae      	cmp	r6, r5
 80071c4:	dc36      	bgt.n	8007234 <__gethex+0x320>
 80071c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80071ca:	2b02      	cmp	r3, #2
 80071cc:	d02a      	beq.n	8007224 <__gethex+0x310>
 80071ce:	2b03      	cmp	r3, #3
 80071d0:	d02c      	beq.n	800722c <__gethex+0x318>
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d115      	bne.n	8007202 <__gethex+0x2ee>
 80071d6:	42ae      	cmp	r6, r5
 80071d8:	d113      	bne.n	8007202 <__gethex+0x2ee>
 80071da:	2e01      	cmp	r6, #1
 80071dc:	d10b      	bne.n	80071f6 <__gethex+0x2e2>
 80071de:	9a04      	ldr	r2, [sp, #16]
 80071e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80071e4:	6013      	str	r3, [r2, #0]
 80071e6:	2301      	movs	r3, #1
 80071e8:	6123      	str	r3, [r4, #16]
 80071ea:	f8c9 3000 	str.w	r3, [r9]
 80071ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80071f0:	2762      	movs	r7, #98	; 0x62
 80071f2:	601c      	str	r4, [r3, #0]
 80071f4:	e723      	b.n	800703e <__gethex+0x12a>
 80071f6:	1e71      	subs	r1, r6, #1
 80071f8:	4620      	mov	r0, r4
 80071fa:	f000 fe5a 	bl	8007eb2 <__any_on>
 80071fe:	2800      	cmp	r0, #0
 8007200:	d1ed      	bne.n	80071de <__gethex+0x2ca>
 8007202:	ee18 0a10 	vmov	r0, s16
 8007206:	4621      	mov	r1, r4
 8007208:	f000 f9f8 	bl	80075fc <_Bfree>
 800720c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800720e:	2300      	movs	r3, #0
 8007210:	6013      	str	r3, [r2, #0]
 8007212:	2750      	movs	r7, #80	; 0x50
 8007214:	e713      	b.n	800703e <__gethex+0x12a>
 8007216:	bf00      	nop
 8007218:	080091f0 	.word	0x080091f0
 800721c:	08009174 	.word	0x08009174
 8007220:	08009185 	.word	0x08009185
 8007224:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1eb      	bne.n	8007202 <__gethex+0x2ee>
 800722a:	e7d8      	b.n	80071de <__gethex+0x2ca>
 800722c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1d5      	bne.n	80071de <__gethex+0x2ca>
 8007232:	e7e6      	b.n	8007202 <__gethex+0x2ee>
 8007234:	1e6f      	subs	r7, r5, #1
 8007236:	f1ba 0f00 	cmp.w	sl, #0
 800723a:	d131      	bne.n	80072a0 <__gethex+0x38c>
 800723c:	b127      	cbz	r7, 8007248 <__gethex+0x334>
 800723e:	4639      	mov	r1, r7
 8007240:	4620      	mov	r0, r4
 8007242:	f000 fe36 	bl	8007eb2 <__any_on>
 8007246:	4682      	mov	sl, r0
 8007248:	117b      	asrs	r3, r7, #5
 800724a:	2101      	movs	r1, #1
 800724c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007250:	f007 071f 	and.w	r7, r7, #31
 8007254:	fa01 f707 	lsl.w	r7, r1, r7
 8007258:	421f      	tst	r7, r3
 800725a:	4629      	mov	r1, r5
 800725c:	4620      	mov	r0, r4
 800725e:	bf18      	it	ne
 8007260:	f04a 0a02 	orrne.w	sl, sl, #2
 8007264:	1b76      	subs	r6, r6, r5
 8007266:	f7ff fded 	bl	8006e44 <rshift>
 800726a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800726e:	2702      	movs	r7, #2
 8007270:	f1ba 0f00 	cmp.w	sl, #0
 8007274:	d048      	beq.n	8007308 <__gethex+0x3f4>
 8007276:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800727a:	2b02      	cmp	r3, #2
 800727c:	d015      	beq.n	80072aa <__gethex+0x396>
 800727e:	2b03      	cmp	r3, #3
 8007280:	d017      	beq.n	80072b2 <__gethex+0x39e>
 8007282:	2b01      	cmp	r3, #1
 8007284:	d109      	bne.n	800729a <__gethex+0x386>
 8007286:	f01a 0f02 	tst.w	sl, #2
 800728a:	d006      	beq.n	800729a <__gethex+0x386>
 800728c:	f8d9 0000 	ldr.w	r0, [r9]
 8007290:	ea4a 0a00 	orr.w	sl, sl, r0
 8007294:	f01a 0f01 	tst.w	sl, #1
 8007298:	d10e      	bne.n	80072b8 <__gethex+0x3a4>
 800729a:	f047 0710 	orr.w	r7, r7, #16
 800729e:	e033      	b.n	8007308 <__gethex+0x3f4>
 80072a0:	f04f 0a01 	mov.w	sl, #1
 80072a4:	e7d0      	b.n	8007248 <__gethex+0x334>
 80072a6:	2701      	movs	r7, #1
 80072a8:	e7e2      	b.n	8007270 <__gethex+0x35c>
 80072aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072ac:	f1c3 0301 	rsb	r3, r3, #1
 80072b0:	9315      	str	r3, [sp, #84]	; 0x54
 80072b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0f0      	beq.n	800729a <__gethex+0x386>
 80072b8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80072bc:	f104 0314 	add.w	r3, r4, #20
 80072c0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80072c4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80072c8:	f04f 0c00 	mov.w	ip, #0
 80072cc:	4618      	mov	r0, r3
 80072ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80072d2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80072d6:	d01c      	beq.n	8007312 <__gethex+0x3fe>
 80072d8:	3201      	adds	r2, #1
 80072da:	6002      	str	r2, [r0, #0]
 80072dc:	2f02      	cmp	r7, #2
 80072de:	f104 0314 	add.w	r3, r4, #20
 80072e2:	d13f      	bne.n	8007364 <__gethex+0x450>
 80072e4:	f8d8 2000 	ldr.w	r2, [r8]
 80072e8:	3a01      	subs	r2, #1
 80072ea:	42b2      	cmp	r2, r6
 80072ec:	d10a      	bne.n	8007304 <__gethex+0x3f0>
 80072ee:	1171      	asrs	r1, r6, #5
 80072f0:	2201      	movs	r2, #1
 80072f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072f6:	f006 061f 	and.w	r6, r6, #31
 80072fa:	fa02 f606 	lsl.w	r6, r2, r6
 80072fe:	421e      	tst	r6, r3
 8007300:	bf18      	it	ne
 8007302:	4617      	movne	r7, r2
 8007304:	f047 0720 	orr.w	r7, r7, #32
 8007308:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800730a:	601c      	str	r4, [r3, #0]
 800730c:	9b04      	ldr	r3, [sp, #16]
 800730e:	601d      	str	r5, [r3, #0]
 8007310:	e695      	b.n	800703e <__gethex+0x12a>
 8007312:	4299      	cmp	r1, r3
 8007314:	f843 cc04 	str.w	ip, [r3, #-4]
 8007318:	d8d8      	bhi.n	80072cc <__gethex+0x3b8>
 800731a:	68a3      	ldr	r3, [r4, #8]
 800731c:	459b      	cmp	fp, r3
 800731e:	db19      	blt.n	8007354 <__gethex+0x440>
 8007320:	6861      	ldr	r1, [r4, #4]
 8007322:	ee18 0a10 	vmov	r0, s16
 8007326:	3101      	adds	r1, #1
 8007328:	f000 f928 	bl	800757c <_Balloc>
 800732c:	4681      	mov	r9, r0
 800732e:	b918      	cbnz	r0, 8007338 <__gethex+0x424>
 8007330:	4b1a      	ldr	r3, [pc, #104]	; (800739c <__gethex+0x488>)
 8007332:	4602      	mov	r2, r0
 8007334:	2184      	movs	r1, #132	; 0x84
 8007336:	e6a8      	b.n	800708a <__gethex+0x176>
 8007338:	6922      	ldr	r2, [r4, #16]
 800733a:	3202      	adds	r2, #2
 800733c:	f104 010c 	add.w	r1, r4, #12
 8007340:	0092      	lsls	r2, r2, #2
 8007342:	300c      	adds	r0, #12
 8007344:	f000 f90c 	bl	8007560 <memcpy>
 8007348:	4621      	mov	r1, r4
 800734a:	ee18 0a10 	vmov	r0, s16
 800734e:	f000 f955 	bl	80075fc <_Bfree>
 8007352:	464c      	mov	r4, r9
 8007354:	6923      	ldr	r3, [r4, #16]
 8007356:	1c5a      	adds	r2, r3, #1
 8007358:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800735c:	6122      	str	r2, [r4, #16]
 800735e:	2201      	movs	r2, #1
 8007360:	615a      	str	r2, [r3, #20]
 8007362:	e7bb      	b.n	80072dc <__gethex+0x3c8>
 8007364:	6922      	ldr	r2, [r4, #16]
 8007366:	455a      	cmp	r2, fp
 8007368:	dd0b      	ble.n	8007382 <__gethex+0x46e>
 800736a:	2101      	movs	r1, #1
 800736c:	4620      	mov	r0, r4
 800736e:	f7ff fd69 	bl	8006e44 <rshift>
 8007372:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007376:	3501      	adds	r5, #1
 8007378:	42ab      	cmp	r3, r5
 800737a:	f6ff aed0 	blt.w	800711e <__gethex+0x20a>
 800737e:	2701      	movs	r7, #1
 8007380:	e7c0      	b.n	8007304 <__gethex+0x3f0>
 8007382:	f016 061f 	ands.w	r6, r6, #31
 8007386:	d0fa      	beq.n	800737e <__gethex+0x46a>
 8007388:	449a      	add	sl, r3
 800738a:	f1c6 0620 	rsb	r6, r6, #32
 800738e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007392:	f000 f9e9 	bl	8007768 <__hi0bits>
 8007396:	42b0      	cmp	r0, r6
 8007398:	dbe7      	blt.n	800736a <__gethex+0x456>
 800739a:	e7f0      	b.n	800737e <__gethex+0x46a>
 800739c:	08009174 	.word	0x08009174

080073a0 <L_shift>:
 80073a0:	f1c2 0208 	rsb	r2, r2, #8
 80073a4:	0092      	lsls	r2, r2, #2
 80073a6:	b570      	push	{r4, r5, r6, lr}
 80073a8:	f1c2 0620 	rsb	r6, r2, #32
 80073ac:	6843      	ldr	r3, [r0, #4]
 80073ae:	6804      	ldr	r4, [r0, #0]
 80073b0:	fa03 f506 	lsl.w	r5, r3, r6
 80073b4:	432c      	orrs	r4, r5
 80073b6:	40d3      	lsrs	r3, r2
 80073b8:	6004      	str	r4, [r0, #0]
 80073ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80073be:	4288      	cmp	r0, r1
 80073c0:	d3f4      	bcc.n	80073ac <L_shift+0xc>
 80073c2:	bd70      	pop	{r4, r5, r6, pc}

080073c4 <__match>:
 80073c4:	b530      	push	{r4, r5, lr}
 80073c6:	6803      	ldr	r3, [r0, #0]
 80073c8:	3301      	adds	r3, #1
 80073ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073ce:	b914      	cbnz	r4, 80073d6 <__match+0x12>
 80073d0:	6003      	str	r3, [r0, #0]
 80073d2:	2001      	movs	r0, #1
 80073d4:	bd30      	pop	{r4, r5, pc}
 80073d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80073de:	2d19      	cmp	r5, #25
 80073e0:	bf98      	it	ls
 80073e2:	3220      	addls	r2, #32
 80073e4:	42a2      	cmp	r2, r4
 80073e6:	d0f0      	beq.n	80073ca <__match+0x6>
 80073e8:	2000      	movs	r0, #0
 80073ea:	e7f3      	b.n	80073d4 <__match+0x10>

080073ec <__hexnan>:
 80073ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f0:	680b      	ldr	r3, [r1, #0]
 80073f2:	6801      	ldr	r1, [r0, #0]
 80073f4:	115e      	asrs	r6, r3, #5
 80073f6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80073fa:	f013 031f 	ands.w	r3, r3, #31
 80073fe:	b087      	sub	sp, #28
 8007400:	bf18      	it	ne
 8007402:	3604      	addne	r6, #4
 8007404:	2500      	movs	r5, #0
 8007406:	1f37      	subs	r7, r6, #4
 8007408:	4682      	mov	sl, r0
 800740a:	4690      	mov	r8, r2
 800740c:	9301      	str	r3, [sp, #4]
 800740e:	f846 5c04 	str.w	r5, [r6, #-4]
 8007412:	46b9      	mov	r9, r7
 8007414:	463c      	mov	r4, r7
 8007416:	9502      	str	r5, [sp, #8]
 8007418:	46ab      	mov	fp, r5
 800741a:	784a      	ldrb	r2, [r1, #1]
 800741c:	1c4b      	adds	r3, r1, #1
 800741e:	9303      	str	r3, [sp, #12]
 8007420:	b342      	cbz	r2, 8007474 <__hexnan+0x88>
 8007422:	4610      	mov	r0, r2
 8007424:	9105      	str	r1, [sp, #20]
 8007426:	9204      	str	r2, [sp, #16]
 8007428:	f7ff fd5e 	bl	8006ee8 <__hexdig_fun>
 800742c:	2800      	cmp	r0, #0
 800742e:	d14f      	bne.n	80074d0 <__hexnan+0xe4>
 8007430:	9a04      	ldr	r2, [sp, #16]
 8007432:	9905      	ldr	r1, [sp, #20]
 8007434:	2a20      	cmp	r2, #32
 8007436:	d818      	bhi.n	800746a <__hexnan+0x7e>
 8007438:	9b02      	ldr	r3, [sp, #8]
 800743a:	459b      	cmp	fp, r3
 800743c:	dd13      	ble.n	8007466 <__hexnan+0x7a>
 800743e:	454c      	cmp	r4, r9
 8007440:	d206      	bcs.n	8007450 <__hexnan+0x64>
 8007442:	2d07      	cmp	r5, #7
 8007444:	dc04      	bgt.n	8007450 <__hexnan+0x64>
 8007446:	462a      	mov	r2, r5
 8007448:	4649      	mov	r1, r9
 800744a:	4620      	mov	r0, r4
 800744c:	f7ff ffa8 	bl	80073a0 <L_shift>
 8007450:	4544      	cmp	r4, r8
 8007452:	d950      	bls.n	80074f6 <__hexnan+0x10a>
 8007454:	2300      	movs	r3, #0
 8007456:	f1a4 0904 	sub.w	r9, r4, #4
 800745a:	f844 3c04 	str.w	r3, [r4, #-4]
 800745e:	f8cd b008 	str.w	fp, [sp, #8]
 8007462:	464c      	mov	r4, r9
 8007464:	461d      	mov	r5, r3
 8007466:	9903      	ldr	r1, [sp, #12]
 8007468:	e7d7      	b.n	800741a <__hexnan+0x2e>
 800746a:	2a29      	cmp	r2, #41	; 0x29
 800746c:	d156      	bne.n	800751c <__hexnan+0x130>
 800746e:	3102      	adds	r1, #2
 8007470:	f8ca 1000 	str.w	r1, [sl]
 8007474:	f1bb 0f00 	cmp.w	fp, #0
 8007478:	d050      	beq.n	800751c <__hexnan+0x130>
 800747a:	454c      	cmp	r4, r9
 800747c:	d206      	bcs.n	800748c <__hexnan+0xa0>
 800747e:	2d07      	cmp	r5, #7
 8007480:	dc04      	bgt.n	800748c <__hexnan+0xa0>
 8007482:	462a      	mov	r2, r5
 8007484:	4649      	mov	r1, r9
 8007486:	4620      	mov	r0, r4
 8007488:	f7ff ff8a 	bl	80073a0 <L_shift>
 800748c:	4544      	cmp	r4, r8
 800748e:	d934      	bls.n	80074fa <__hexnan+0x10e>
 8007490:	f1a8 0204 	sub.w	r2, r8, #4
 8007494:	4623      	mov	r3, r4
 8007496:	f853 1b04 	ldr.w	r1, [r3], #4
 800749a:	f842 1f04 	str.w	r1, [r2, #4]!
 800749e:	429f      	cmp	r7, r3
 80074a0:	d2f9      	bcs.n	8007496 <__hexnan+0xaa>
 80074a2:	1b3b      	subs	r3, r7, r4
 80074a4:	f023 0303 	bic.w	r3, r3, #3
 80074a8:	3304      	adds	r3, #4
 80074aa:	3401      	adds	r4, #1
 80074ac:	3e03      	subs	r6, #3
 80074ae:	42b4      	cmp	r4, r6
 80074b0:	bf88      	it	hi
 80074b2:	2304      	movhi	r3, #4
 80074b4:	4443      	add	r3, r8
 80074b6:	2200      	movs	r2, #0
 80074b8:	f843 2b04 	str.w	r2, [r3], #4
 80074bc:	429f      	cmp	r7, r3
 80074be:	d2fb      	bcs.n	80074b8 <__hexnan+0xcc>
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	b91b      	cbnz	r3, 80074cc <__hexnan+0xe0>
 80074c4:	4547      	cmp	r7, r8
 80074c6:	d127      	bne.n	8007518 <__hexnan+0x12c>
 80074c8:	2301      	movs	r3, #1
 80074ca:	603b      	str	r3, [r7, #0]
 80074cc:	2005      	movs	r0, #5
 80074ce:	e026      	b.n	800751e <__hexnan+0x132>
 80074d0:	3501      	adds	r5, #1
 80074d2:	2d08      	cmp	r5, #8
 80074d4:	f10b 0b01 	add.w	fp, fp, #1
 80074d8:	dd06      	ble.n	80074e8 <__hexnan+0xfc>
 80074da:	4544      	cmp	r4, r8
 80074dc:	d9c3      	bls.n	8007466 <__hexnan+0x7a>
 80074de:	2300      	movs	r3, #0
 80074e0:	f844 3c04 	str.w	r3, [r4, #-4]
 80074e4:	2501      	movs	r5, #1
 80074e6:	3c04      	subs	r4, #4
 80074e8:	6822      	ldr	r2, [r4, #0]
 80074ea:	f000 000f 	and.w	r0, r0, #15
 80074ee:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80074f2:	6022      	str	r2, [r4, #0]
 80074f4:	e7b7      	b.n	8007466 <__hexnan+0x7a>
 80074f6:	2508      	movs	r5, #8
 80074f8:	e7b5      	b.n	8007466 <__hexnan+0x7a>
 80074fa:	9b01      	ldr	r3, [sp, #4]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d0df      	beq.n	80074c0 <__hexnan+0xd4>
 8007500:	f04f 32ff 	mov.w	r2, #4294967295
 8007504:	f1c3 0320 	rsb	r3, r3, #32
 8007508:	fa22 f303 	lsr.w	r3, r2, r3
 800750c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007510:	401a      	ands	r2, r3
 8007512:	f846 2c04 	str.w	r2, [r6, #-4]
 8007516:	e7d3      	b.n	80074c0 <__hexnan+0xd4>
 8007518:	3f04      	subs	r7, #4
 800751a:	e7d1      	b.n	80074c0 <__hexnan+0xd4>
 800751c:	2004      	movs	r0, #4
 800751e:	b007      	add	sp, #28
 8007520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007524 <_localeconv_r>:
 8007524:	4800      	ldr	r0, [pc, #0]	; (8007528 <_localeconv_r+0x4>)
 8007526:	4770      	bx	lr
 8007528:	2400016c 	.word	0x2400016c

0800752c <malloc>:
 800752c:	4b02      	ldr	r3, [pc, #8]	; (8007538 <malloc+0xc>)
 800752e:	4601      	mov	r1, r0
 8007530:	6818      	ldr	r0, [r3, #0]
 8007532:	f000 bd3f 	b.w	8007fb4 <_malloc_r>
 8007536:	bf00      	nop
 8007538:	24000014 	.word	0x24000014

0800753c <__ascii_mbtowc>:
 800753c:	b082      	sub	sp, #8
 800753e:	b901      	cbnz	r1, 8007542 <__ascii_mbtowc+0x6>
 8007540:	a901      	add	r1, sp, #4
 8007542:	b142      	cbz	r2, 8007556 <__ascii_mbtowc+0x1a>
 8007544:	b14b      	cbz	r3, 800755a <__ascii_mbtowc+0x1e>
 8007546:	7813      	ldrb	r3, [r2, #0]
 8007548:	600b      	str	r3, [r1, #0]
 800754a:	7812      	ldrb	r2, [r2, #0]
 800754c:	1e10      	subs	r0, r2, #0
 800754e:	bf18      	it	ne
 8007550:	2001      	movne	r0, #1
 8007552:	b002      	add	sp, #8
 8007554:	4770      	bx	lr
 8007556:	4610      	mov	r0, r2
 8007558:	e7fb      	b.n	8007552 <__ascii_mbtowc+0x16>
 800755a:	f06f 0001 	mvn.w	r0, #1
 800755e:	e7f8      	b.n	8007552 <__ascii_mbtowc+0x16>

08007560 <memcpy>:
 8007560:	440a      	add	r2, r1
 8007562:	4291      	cmp	r1, r2
 8007564:	f100 33ff 	add.w	r3, r0, #4294967295
 8007568:	d100      	bne.n	800756c <memcpy+0xc>
 800756a:	4770      	bx	lr
 800756c:	b510      	push	{r4, lr}
 800756e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007576:	4291      	cmp	r1, r2
 8007578:	d1f9      	bne.n	800756e <memcpy+0xe>
 800757a:	bd10      	pop	{r4, pc}

0800757c <_Balloc>:
 800757c:	b570      	push	{r4, r5, r6, lr}
 800757e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007580:	4604      	mov	r4, r0
 8007582:	460d      	mov	r5, r1
 8007584:	b976      	cbnz	r6, 80075a4 <_Balloc+0x28>
 8007586:	2010      	movs	r0, #16
 8007588:	f7ff ffd0 	bl	800752c <malloc>
 800758c:	4602      	mov	r2, r0
 800758e:	6260      	str	r0, [r4, #36]	; 0x24
 8007590:	b920      	cbnz	r0, 800759c <_Balloc+0x20>
 8007592:	4b18      	ldr	r3, [pc, #96]	; (80075f4 <_Balloc+0x78>)
 8007594:	4818      	ldr	r0, [pc, #96]	; (80075f8 <_Balloc+0x7c>)
 8007596:	2166      	movs	r1, #102	; 0x66
 8007598:	f000 fefa 	bl	8008390 <__assert_func>
 800759c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075a0:	6006      	str	r6, [r0, #0]
 80075a2:	60c6      	str	r6, [r0, #12]
 80075a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80075a6:	68f3      	ldr	r3, [r6, #12]
 80075a8:	b183      	cbz	r3, 80075cc <_Balloc+0x50>
 80075aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075b2:	b9b8      	cbnz	r0, 80075e4 <_Balloc+0x68>
 80075b4:	2101      	movs	r1, #1
 80075b6:	fa01 f605 	lsl.w	r6, r1, r5
 80075ba:	1d72      	adds	r2, r6, #5
 80075bc:	0092      	lsls	r2, r2, #2
 80075be:	4620      	mov	r0, r4
 80075c0:	f000 fc98 	bl	8007ef4 <_calloc_r>
 80075c4:	b160      	cbz	r0, 80075e0 <_Balloc+0x64>
 80075c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075ca:	e00e      	b.n	80075ea <_Balloc+0x6e>
 80075cc:	2221      	movs	r2, #33	; 0x21
 80075ce:	2104      	movs	r1, #4
 80075d0:	4620      	mov	r0, r4
 80075d2:	f000 fc8f 	bl	8007ef4 <_calloc_r>
 80075d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075d8:	60f0      	str	r0, [r6, #12]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d1e4      	bne.n	80075aa <_Balloc+0x2e>
 80075e0:	2000      	movs	r0, #0
 80075e2:	bd70      	pop	{r4, r5, r6, pc}
 80075e4:	6802      	ldr	r2, [r0, #0]
 80075e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80075ea:	2300      	movs	r3, #0
 80075ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075f0:	e7f7      	b.n	80075e2 <_Balloc+0x66>
 80075f2:	bf00      	nop
 80075f4:	080090fe 	.word	0x080090fe
 80075f8:	08009204 	.word	0x08009204

080075fc <_Bfree>:
 80075fc:	b570      	push	{r4, r5, r6, lr}
 80075fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007600:	4605      	mov	r5, r0
 8007602:	460c      	mov	r4, r1
 8007604:	b976      	cbnz	r6, 8007624 <_Bfree+0x28>
 8007606:	2010      	movs	r0, #16
 8007608:	f7ff ff90 	bl	800752c <malloc>
 800760c:	4602      	mov	r2, r0
 800760e:	6268      	str	r0, [r5, #36]	; 0x24
 8007610:	b920      	cbnz	r0, 800761c <_Bfree+0x20>
 8007612:	4b09      	ldr	r3, [pc, #36]	; (8007638 <_Bfree+0x3c>)
 8007614:	4809      	ldr	r0, [pc, #36]	; (800763c <_Bfree+0x40>)
 8007616:	218a      	movs	r1, #138	; 0x8a
 8007618:	f000 feba 	bl	8008390 <__assert_func>
 800761c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007620:	6006      	str	r6, [r0, #0]
 8007622:	60c6      	str	r6, [r0, #12]
 8007624:	b13c      	cbz	r4, 8007636 <_Bfree+0x3a>
 8007626:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007628:	6862      	ldr	r2, [r4, #4]
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007630:	6021      	str	r1, [r4, #0]
 8007632:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007636:	bd70      	pop	{r4, r5, r6, pc}
 8007638:	080090fe 	.word	0x080090fe
 800763c:	08009204 	.word	0x08009204

08007640 <__multadd>:
 8007640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007644:	690e      	ldr	r6, [r1, #16]
 8007646:	4607      	mov	r7, r0
 8007648:	4698      	mov	r8, r3
 800764a:	460c      	mov	r4, r1
 800764c:	f101 0014 	add.w	r0, r1, #20
 8007650:	2300      	movs	r3, #0
 8007652:	6805      	ldr	r5, [r0, #0]
 8007654:	b2a9      	uxth	r1, r5
 8007656:	fb02 8101 	mla	r1, r2, r1, r8
 800765a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800765e:	0c2d      	lsrs	r5, r5, #16
 8007660:	fb02 c505 	mla	r5, r2, r5, ip
 8007664:	b289      	uxth	r1, r1
 8007666:	3301      	adds	r3, #1
 8007668:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800766c:	429e      	cmp	r6, r3
 800766e:	f840 1b04 	str.w	r1, [r0], #4
 8007672:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007676:	dcec      	bgt.n	8007652 <__multadd+0x12>
 8007678:	f1b8 0f00 	cmp.w	r8, #0
 800767c:	d022      	beq.n	80076c4 <__multadd+0x84>
 800767e:	68a3      	ldr	r3, [r4, #8]
 8007680:	42b3      	cmp	r3, r6
 8007682:	dc19      	bgt.n	80076b8 <__multadd+0x78>
 8007684:	6861      	ldr	r1, [r4, #4]
 8007686:	4638      	mov	r0, r7
 8007688:	3101      	adds	r1, #1
 800768a:	f7ff ff77 	bl	800757c <_Balloc>
 800768e:	4605      	mov	r5, r0
 8007690:	b928      	cbnz	r0, 800769e <__multadd+0x5e>
 8007692:	4602      	mov	r2, r0
 8007694:	4b0d      	ldr	r3, [pc, #52]	; (80076cc <__multadd+0x8c>)
 8007696:	480e      	ldr	r0, [pc, #56]	; (80076d0 <__multadd+0x90>)
 8007698:	21b5      	movs	r1, #181	; 0xb5
 800769a:	f000 fe79 	bl	8008390 <__assert_func>
 800769e:	6922      	ldr	r2, [r4, #16]
 80076a0:	3202      	adds	r2, #2
 80076a2:	f104 010c 	add.w	r1, r4, #12
 80076a6:	0092      	lsls	r2, r2, #2
 80076a8:	300c      	adds	r0, #12
 80076aa:	f7ff ff59 	bl	8007560 <memcpy>
 80076ae:	4621      	mov	r1, r4
 80076b0:	4638      	mov	r0, r7
 80076b2:	f7ff ffa3 	bl	80075fc <_Bfree>
 80076b6:	462c      	mov	r4, r5
 80076b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80076bc:	3601      	adds	r6, #1
 80076be:	f8c3 8014 	str.w	r8, [r3, #20]
 80076c2:	6126      	str	r6, [r4, #16]
 80076c4:	4620      	mov	r0, r4
 80076c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076ca:	bf00      	nop
 80076cc:	08009174 	.word	0x08009174
 80076d0:	08009204 	.word	0x08009204

080076d4 <__s2b>:
 80076d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076d8:	460c      	mov	r4, r1
 80076da:	4615      	mov	r5, r2
 80076dc:	461f      	mov	r7, r3
 80076de:	2209      	movs	r2, #9
 80076e0:	3308      	adds	r3, #8
 80076e2:	4606      	mov	r6, r0
 80076e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80076e8:	2100      	movs	r1, #0
 80076ea:	2201      	movs	r2, #1
 80076ec:	429a      	cmp	r2, r3
 80076ee:	db09      	blt.n	8007704 <__s2b+0x30>
 80076f0:	4630      	mov	r0, r6
 80076f2:	f7ff ff43 	bl	800757c <_Balloc>
 80076f6:	b940      	cbnz	r0, 800770a <__s2b+0x36>
 80076f8:	4602      	mov	r2, r0
 80076fa:	4b19      	ldr	r3, [pc, #100]	; (8007760 <__s2b+0x8c>)
 80076fc:	4819      	ldr	r0, [pc, #100]	; (8007764 <__s2b+0x90>)
 80076fe:	21ce      	movs	r1, #206	; 0xce
 8007700:	f000 fe46 	bl	8008390 <__assert_func>
 8007704:	0052      	lsls	r2, r2, #1
 8007706:	3101      	adds	r1, #1
 8007708:	e7f0      	b.n	80076ec <__s2b+0x18>
 800770a:	9b08      	ldr	r3, [sp, #32]
 800770c:	6143      	str	r3, [r0, #20]
 800770e:	2d09      	cmp	r5, #9
 8007710:	f04f 0301 	mov.w	r3, #1
 8007714:	6103      	str	r3, [r0, #16]
 8007716:	dd16      	ble.n	8007746 <__s2b+0x72>
 8007718:	f104 0909 	add.w	r9, r4, #9
 800771c:	46c8      	mov	r8, r9
 800771e:	442c      	add	r4, r5
 8007720:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007724:	4601      	mov	r1, r0
 8007726:	3b30      	subs	r3, #48	; 0x30
 8007728:	220a      	movs	r2, #10
 800772a:	4630      	mov	r0, r6
 800772c:	f7ff ff88 	bl	8007640 <__multadd>
 8007730:	45a0      	cmp	r8, r4
 8007732:	d1f5      	bne.n	8007720 <__s2b+0x4c>
 8007734:	f1a5 0408 	sub.w	r4, r5, #8
 8007738:	444c      	add	r4, r9
 800773a:	1b2d      	subs	r5, r5, r4
 800773c:	1963      	adds	r3, r4, r5
 800773e:	42bb      	cmp	r3, r7
 8007740:	db04      	blt.n	800774c <__s2b+0x78>
 8007742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007746:	340a      	adds	r4, #10
 8007748:	2509      	movs	r5, #9
 800774a:	e7f6      	b.n	800773a <__s2b+0x66>
 800774c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007750:	4601      	mov	r1, r0
 8007752:	3b30      	subs	r3, #48	; 0x30
 8007754:	220a      	movs	r2, #10
 8007756:	4630      	mov	r0, r6
 8007758:	f7ff ff72 	bl	8007640 <__multadd>
 800775c:	e7ee      	b.n	800773c <__s2b+0x68>
 800775e:	bf00      	nop
 8007760:	08009174 	.word	0x08009174
 8007764:	08009204 	.word	0x08009204

08007768 <__hi0bits>:
 8007768:	0c03      	lsrs	r3, r0, #16
 800776a:	041b      	lsls	r3, r3, #16
 800776c:	b9d3      	cbnz	r3, 80077a4 <__hi0bits+0x3c>
 800776e:	0400      	lsls	r0, r0, #16
 8007770:	2310      	movs	r3, #16
 8007772:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007776:	bf04      	itt	eq
 8007778:	0200      	lsleq	r0, r0, #8
 800777a:	3308      	addeq	r3, #8
 800777c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007780:	bf04      	itt	eq
 8007782:	0100      	lsleq	r0, r0, #4
 8007784:	3304      	addeq	r3, #4
 8007786:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800778a:	bf04      	itt	eq
 800778c:	0080      	lsleq	r0, r0, #2
 800778e:	3302      	addeq	r3, #2
 8007790:	2800      	cmp	r0, #0
 8007792:	db05      	blt.n	80077a0 <__hi0bits+0x38>
 8007794:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007798:	f103 0301 	add.w	r3, r3, #1
 800779c:	bf08      	it	eq
 800779e:	2320      	moveq	r3, #32
 80077a0:	4618      	mov	r0, r3
 80077a2:	4770      	bx	lr
 80077a4:	2300      	movs	r3, #0
 80077a6:	e7e4      	b.n	8007772 <__hi0bits+0xa>

080077a8 <__lo0bits>:
 80077a8:	6803      	ldr	r3, [r0, #0]
 80077aa:	f013 0207 	ands.w	r2, r3, #7
 80077ae:	4601      	mov	r1, r0
 80077b0:	d00b      	beq.n	80077ca <__lo0bits+0x22>
 80077b2:	07da      	lsls	r2, r3, #31
 80077b4:	d424      	bmi.n	8007800 <__lo0bits+0x58>
 80077b6:	0798      	lsls	r0, r3, #30
 80077b8:	bf49      	itett	mi
 80077ba:	085b      	lsrmi	r3, r3, #1
 80077bc:	089b      	lsrpl	r3, r3, #2
 80077be:	2001      	movmi	r0, #1
 80077c0:	600b      	strmi	r3, [r1, #0]
 80077c2:	bf5c      	itt	pl
 80077c4:	600b      	strpl	r3, [r1, #0]
 80077c6:	2002      	movpl	r0, #2
 80077c8:	4770      	bx	lr
 80077ca:	b298      	uxth	r0, r3
 80077cc:	b9b0      	cbnz	r0, 80077fc <__lo0bits+0x54>
 80077ce:	0c1b      	lsrs	r3, r3, #16
 80077d0:	2010      	movs	r0, #16
 80077d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80077d6:	bf04      	itt	eq
 80077d8:	0a1b      	lsreq	r3, r3, #8
 80077da:	3008      	addeq	r0, #8
 80077dc:	071a      	lsls	r2, r3, #28
 80077de:	bf04      	itt	eq
 80077e0:	091b      	lsreq	r3, r3, #4
 80077e2:	3004      	addeq	r0, #4
 80077e4:	079a      	lsls	r2, r3, #30
 80077e6:	bf04      	itt	eq
 80077e8:	089b      	lsreq	r3, r3, #2
 80077ea:	3002      	addeq	r0, #2
 80077ec:	07da      	lsls	r2, r3, #31
 80077ee:	d403      	bmi.n	80077f8 <__lo0bits+0x50>
 80077f0:	085b      	lsrs	r3, r3, #1
 80077f2:	f100 0001 	add.w	r0, r0, #1
 80077f6:	d005      	beq.n	8007804 <__lo0bits+0x5c>
 80077f8:	600b      	str	r3, [r1, #0]
 80077fa:	4770      	bx	lr
 80077fc:	4610      	mov	r0, r2
 80077fe:	e7e8      	b.n	80077d2 <__lo0bits+0x2a>
 8007800:	2000      	movs	r0, #0
 8007802:	4770      	bx	lr
 8007804:	2020      	movs	r0, #32
 8007806:	4770      	bx	lr

08007808 <__i2b>:
 8007808:	b510      	push	{r4, lr}
 800780a:	460c      	mov	r4, r1
 800780c:	2101      	movs	r1, #1
 800780e:	f7ff feb5 	bl	800757c <_Balloc>
 8007812:	4602      	mov	r2, r0
 8007814:	b928      	cbnz	r0, 8007822 <__i2b+0x1a>
 8007816:	4b05      	ldr	r3, [pc, #20]	; (800782c <__i2b+0x24>)
 8007818:	4805      	ldr	r0, [pc, #20]	; (8007830 <__i2b+0x28>)
 800781a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800781e:	f000 fdb7 	bl	8008390 <__assert_func>
 8007822:	2301      	movs	r3, #1
 8007824:	6144      	str	r4, [r0, #20]
 8007826:	6103      	str	r3, [r0, #16]
 8007828:	bd10      	pop	{r4, pc}
 800782a:	bf00      	nop
 800782c:	08009174 	.word	0x08009174
 8007830:	08009204 	.word	0x08009204

08007834 <__multiply>:
 8007834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	4614      	mov	r4, r2
 800783a:	690a      	ldr	r2, [r1, #16]
 800783c:	6923      	ldr	r3, [r4, #16]
 800783e:	429a      	cmp	r2, r3
 8007840:	bfb8      	it	lt
 8007842:	460b      	movlt	r3, r1
 8007844:	460d      	mov	r5, r1
 8007846:	bfbc      	itt	lt
 8007848:	4625      	movlt	r5, r4
 800784a:	461c      	movlt	r4, r3
 800784c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007850:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007854:	68ab      	ldr	r3, [r5, #8]
 8007856:	6869      	ldr	r1, [r5, #4]
 8007858:	eb0a 0709 	add.w	r7, sl, r9
 800785c:	42bb      	cmp	r3, r7
 800785e:	b085      	sub	sp, #20
 8007860:	bfb8      	it	lt
 8007862:	3101      	addlt	r1, #1
 8007864:	f7ff fe8a 	bl	800757c <_Balloc>
 8007868:	b930      	cbnz	r0, 8007878 <__multiply+0x44>
 800786a:	4602      	mov	r2, r0
 800786c:	4b42      	ldr	r3, [pc, #264]	; (8007978 <__multiply+0x144>)
 800786e:	4843      	ldr	r0, [pc, #268]	; (800797c <__multiply+0x148>)
 8007870:	f240 115d 	movw	r1, #349	; 0x15d
 8007874:	f000 fd8c 	bl	8008390 <__assert_func>
 8007878:	f100 0614 	add.w	r6, r0, #20
 800787c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007880:	4633      	mov	r3, r6
 8007882:	2200      	movs	r2, #0
 8007884:	4543      	cmp	r3, r8
 8007886:	d31e      	bcc.n	80078c6 <__multiply+0x92>
 8007888:	f105 0c14 	add.w	ip, r5, #20
 800788c:	f104 0314 	add.w	r3, r4, #20
 8007890:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007894:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007898:	9202      	str	r2, [sp, #8]
 800789a:	ebac 0205 	sub.w	r2, ip, r5
 800789e:	3a15      	subs	r2, #21
 80078a0:	f022 0203 	bic.w	r2, r2, #3
 80078a4:	3204      	adds	r2, #4
 80078a6:	f105 0115 	add.w	r1, r5, #21
 80078aa:	458c      	cmp	ip, r1
 80078ac:	bf38      	it	cc
 80078ae:	2204      	movcc	r2, #4
 80078b0:	9201      	str	r2, [sp, #4]
 80078b2:	9a02      	ldr	r2, [sp, #8]
 80078b4:	9303      	str	r3, [sp, #12]
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d808      	bhi.n	80078cc <__multiply+0x98>
 80078ba:	2f00      	cmp	r7, #0
 80078bc:	dc55      	bgt.n	800796a <__multiply+0x136>
 80078be:	6107      	str	r7, [r0, #16]
 80078c0:	b005      	add	sp, #20
 80078c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c6:	f843 2b04 	str.w	r2, [r3], #4
 80078ca:	e7db      	b.n	8007884 <__multiply+0x50>
 80078cc:	f8b3 a000 	ldrh.w	sl, [r3]
 80078d0:	f1ba 0f00 	cmp.w	sl, #0
 80078d4:	d020      	beq.n	8007918 <__multiply+0xe4>
 80078d6:	f105 0e14 	add.w	lr, r5, #20
 80078da:	46b1      	mov	r9, r6
 80078dc:	2200      	movs	r2, #0
 80078de:	f85e 4b04 	ldr.w	r4, [lr], #4
 80078e2:	f8d9 b000 	ldr.w	fp, [r9]
 80078e6:	b2a1      	uxth	r1, r4
 80078e8:	fa1f fb8b 	uxth.w	fp, fp
 80078ec:	fb0a b101 	mla	r1, sl, r1, fp
 80078f0:	4411      	add	r1, r2
 80078f2:	f8d9 2000 	ldr.w	r2, [r9]
 80078f6:	0c24      	lsrs	r4, r4, #16
 80078f8:	0c12      	lsrs	r2, r2, #16
 80078fa:	fb0a 2404 	mla	r4, sl, r4, r2
 80078fe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007902:	b289      	uxth	r1, r1
 8007904:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007908:	45f4      	cmp	ip, lr
 800790a:	f849 1b04 	str.w	r1, [r9], #4
 800790e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007912:	d8e4      	bhi.n	80078de <__multiply+0xaa>
 8007914:	9901      	ldr	r1, [sp, #4]
 8007916:	5072      	str	r2, [r6, r1]
 8007918:	9a03      	ldr	r2, [sp, #12]
 800791a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800791e:	3304      	adds	r3, #4
 8007920:	f1b9 0f00 	cmp.w	r9, #0
 8007924:	d01f      	beq.n	8007966 <__multiply+0x132>
 8007926:	6834      	ldr	r4, [r6, #0]
 8007928:	f105 0114 	add.w	r1, r5, #20
 800792c:	46b6      	mov	lr, r6
 800792e:	f04f 0a00 	mov.w	sl, #0
 8007932:	880a      	ldrh	r2, [r1, #0]
 8007934:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007938:	fb09 b202 	mla	r2, r9, r2, fp
 800793c:	4492      	add	sl, r2
 800793e:	b2a4      	uxth	r4, r4
 8007940:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007944:	f84e 4b04 	str.w	r4, [lr], #4
 8007948:	f851 4b04 	ldr.w	r4, [r1], #4
 800794c:	f8be 2000 	ldrh.w	r2, [lr]
 8007950:	0c24      	lsrs	r4, r4, #16
 8007952:	fb09 2404 	mla	r4, r9, r4, r2
 8007956:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800795a:	458c      	cmp	ip, r1
 800795c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007960:	d8e7      	bhi.n	8007932 <__multiply+0xfe>
 8007962:	9a01      	ldr	r2, [sp, #4]
 8007964:	50b4      	str	r4, [r6, r2]
 8007966:	3604      	adds	r6, #4
 8007968:	e7a3      	b.n	80078b2 <__multiply+0x7e>
 800796a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1a5      	bne.n	80078be <__multiply+0x8a>
 8007972:	3f01      	subs	r7, #1
 8007974:	e7a1      	b.n	80078ba <__multiply+0x86>
 8007976:	bf00      	nop
 8007978:	08009174 	.word	0x08009174
 800797c:	08009204 	.word	0x08009204

08007980 <__pow5mult>:
 8007980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007984:	4615      	mov	r5, r2
 8007986:	f012 0203 	ands.w	r2, r2, #3
 800798a:	4606      	mov	r6, r0
 800798c:	460f      	mov	r7, r1
 800798e:	d007      	beq.n	80079a0 <__pow5mult+0x20>
 8007990:	4c25      	ldr	r4, [pc, #148]	; (8007a28 <__pow5mult+0xa8>)
 8007992:	3a01      	subs	r2, #1
 8007994:	2300      	movs	r3, #0
 8007996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800799a:	f7ff fe51 	bl	8007640 <__multadd>
 800799e:	4607      	mov	r7, r0
 80079a0:	10ad      	asrs	r5, r5, #2
 80079a2:	d03d      	beq.n	8007a20 <__pow5mult+0xa0>
 80079a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80079a6:	b97c      	cbnz	r4, 80079c8 <__pow5mult+0x48>
 80079a8:	2010      	movs	r0, #16
 80079aa:	f7ff fdbf 	bl	800752c <malloc>
 80079ae:	4602      	mov	r2, r0
 80079b0:	6270      	str	r0, [r6, #36]	; 0x24
 80079b2:	b928      	cbnz	r0, 80079c0 <__pow5mult+0x40>
 80079b4:	4b1d      	ldr	r3, [pc, #116]	; (8007a2c <__pow5mult+0xac>)
 80079b6:	481e      	ldr	r0, [pc, #120]	; (8007a30 <__pow5mult+0xb0>)
 80079b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80079bc:	f000 fce8 	bl	8008390 <__assert_func>
 80079c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079c4:	6004      	str	r4, [r0, #0]
 80079c6:	60c4      	str	r4, [r0, #12]
 80079c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80079cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079d0:	b94c      	cbnz	r4, 80079e6 <__pow5mult+0x66>
 80079d2:	f240 2171 	movw	r1, #625	; 0x271
 80079d6:	4630      	mov	r0, r6
 80079d8:	f7ff ff16 	bl	8007808 <__i2b>
 80079dc:	2300      	movs	r3, #0
 80079de:	f8c8 0008 	str.w	r0, [r8, #8]
 80079e2:	4604      	mov	r4, r0
 80079e4:	6003      	str	r3, [r0, #0]
 80079e6:	f04f 0900 	mov.w	r9, #0
 80079ea:	07eb      	lsls	r3, r5, #31
 80079ec:	d50a      	bpl.n	8007a04 <__pow5mult+0x84>
 80079ee:	4639      	mov	r1, r7
 80079f0:	4622      	mov	r2, r4
 80079f2:	4630      	mov	r0, r6
 80079f4:	f7ff ff1e 	bl	8007834 <__multiply>
 80079f8:	4639      	mov	r1, r7
 80079fa:	4680      	mov	r8, r0
 80079fc:	4630      	mov	r0, r6
 80079fe:	f7ff fdfd 	bl	80075fc <_Bfree>
 8007a02:	4647      	mov	r7, r8
 8007a04:	106d      	asrs	r5, r5, #1
 8007a06:	d00b      	beq.n	8007a20 <__pow5mult+0xa0>
 8007a08:	6820      	ldr	r0, [r4, #0]
 8007a0a:	b938      	cbnz	r0, 8007a1c <__pow5mult+0x9c>
 8007a0c:	4622      	mov	r2, r4
 8007a0e:	4621      	mov	r1, r4
 8007a10:	4630      	mov	r0, r6
 8007a12:	f7ff ff0f 	bl	8007834 <__multiply>
 8007a16:	6020      	str	r0, [r4, #0]
 8007a18:	f8c0 9000 	str.w	r9, [r0]
 8007a1c:	4604      	mov	r4, r0
 8007a1e:	e7e4      	b.n	80079ea <__pow5mult+0x6a>
 8007a20:	4638      	mov	r0, r7
 8007a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a26:	bf00      	nop
 8007a28:	08009358 	.word	0x08009358
 8007a2c:	080090fe 	.word	0x080090fe
 8007a30:	08009204 	.word	0x08009204

08007a34 <__lshift>:
 8007a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a38:	460c      	mov	r4, r1
 8007a3a:	6849      	ldr	r1, [r1, #4]
 8007a3c:	6923      	ldr	r3, [r4, #16]
 8007a3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a42:	68a3      	ldr	r3, [r4, #8]
 8007a44:	4607      	mov	r7, r0
 8007a46:	4691      	mov	r9, r2
 8007a48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a4c:	f108 0601 	add.w	r6, r8, #1
 8007a50:	42b3      	cmp	r3, r6
 8007a52:	db0b      	blt.n	8007a6c <__lshift+0x38>
 8007a54:	4638      	mov	r0, r7
 8007a56:	f7ff fd91 	bl	800757c <_Balloc>
 8007a5a:	4605      	mov	r5, r0
 8007a5c:	b948      	cbnz	r0, 8007a72 <__lshift+0x3e>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	4b28      	ldr	r3, [pc, #160]	; (8007b04 <__lshift+0xd0>)
 8007a62:	4829      	ldr	r0, [pc, #164]	; (8007b08 <__lshift+0xd4>)
 8007a64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007a68:	f000 fc92 	bl	8008390 <__assert_func>
 8007a6c:	3101      	adds	r1, #1
 8007a6e:	005b      	lsls	r3, r3, #1
 8007a70:	e7ee      	b.n	8007a50 <__lshift+0x1c>
 8007a72:	2300      	movs	r3, #0
 8007a74:	f100 0114 	add.w	r1, r0, #20
 8007a78:	f100 0210 	add.w	r2, r0, #16
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	4553      	cmp	r3, sl
 8007a80:	db33      	blt.n	8007aea <__lshift+0xb6>
 8007a82:	6920      	ldr	r0, [r4, #16]
 8007a84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a88:	f104 0314 	add.w	r3, r4, #20
 8007a8c:	f019 091f 	ands.w	r9, r9, #31
 8007a90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a98:	d02b      	beq.n	8007af2 <__lshift+0xbe>
 8007a9a:	f1c9 0e20 	rsb	lr, r9, #32
 8007a9e:	468a      	mov	sl, r1
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	6818      	ldr	r0, [r3, #0]
 8007aa4:	fa00 f009 	lsl.w	r0, r0, r9
 8007aa8:	4302      	orrs	r2, r0
 8007aaa:	f84a 2b04 	str.w	r2, [sl], #4
 8007aae:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ab2:	459c      	cmp	ip, r3
 8007ab4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ab8:	d8f3      	bhi.n	8007aa2 <__lshift+0x6e>
 8007aba:	ebac 0304 	sub.w	r3, ip, r4
 8007abe:	3b15      	subs	r3, #21
 8007ac0:	f023 0303 	bic.w	r3, r3, #3
 8007ac4:	3304      	adds	r3, #4
 8007ac6:	f104 0015 	add.w	r0, r4, #21
 8007aca:	4584      	cmp	ip, r0
 8007acc:	bf38      	it	cc
 8007ace:	2304      	movcc	r3, #4
 8007ad0:	50ca      	str	r2, [r1, r3]
 8007ad2:	b10a      	cbz	r2, 8007ad8 <__lshift+0xa4>
 8007ad4:	f108 0602 	add.w	r6, r8, #2
 8007ad8:	3e01      	subs	r6, #1
 8007ada:	4638      	mov	r0, r7
 8007adc:	612e      	str	r6, [r5, #16]
 8007ade:	4621      	mov	r1, r4
 8007ae0:	f7ff fd8c 	bl	80075fc <_Bfree>
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aea:	f842 0f04 	str.w	r0, [r2, #4]!
 8007aee:	3301      	adds	r3, #1
 8007af0:	e7c5      	b.n	8007a7e <__lshift+0x4a>
 8007af2:	3904      	subs	r1, #4
 8007af4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007af8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007afc:	459c      	cmp	ip, r3
 8007afe:	d8f9      	bhi.n	8007af4 <__lshift+0xc0>
 8007b00:	e7ea      	b.n	8007ad8 <__lshift+0xa4>
 8007b02:	bf00      	nop
 8007b04:	08009174 	.word	0x08009174
 8007b08:	08009204 	.word	0x08009204

08007b0c <__mcmp>:
 8007b0c:	b530      	push	{r4, r5, lr}
 8007b0e:	6902      	ldr	r2, [r0, #16]
 8007b10:	690c      	ldr	r4, [r1, #16]
 8007b12:	1b12      	subs	r2, r2, r4
 8007b14:	d10e      	bne.n	8007b34 <__mcmp+0x28>
 8007b16:	f100 0314 	add.w	r3, r0, #20
 8007b1a:	3114      	adds	r1, #20
 8007b1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007b20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007b24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007b28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007b2c:	42a5      	cmp	r5, r4
 8007b2e:	d003      	beq.n	8007b38 <__mcmp+0x2c>
 8007b30:	d305      	bcc.n	8007b3e <__mcmp+0x32>
 8007b32:	2201      	movs	r2, #1
 8007b34:	4610      	mov	r0, r2
 8007b36:	bd30      	pop	{r4, r5, pc}
 8007b38:	4283      	cmp	r3, r0
 8007b3a:	d3f3      	bcc.n	8007b24 <__mcmp+0x18>
 8007b3c:	e7fa      	b.n	8007b34 <__mcmp+0x28>
 8007b3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b42:	e7f7      	b.n	8007b34 <__mcmp+0x28>

08007b44 <__mdiff>:
 8007b44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b48:	460c      	mov	r4, r1
 8007b4a:	4606      	mov	r6, r0
 8007b4c:	4611      	mov	r1, r2
 8007b4e:	4620      	mov	r0, r4
 8007b50:	4617      	mov	r7, r2
 8007b52:	f7ff ffdb 	bl	8007b0c <__mcmp>
 8007b56:	1e05      	subs	r5, r0, #0
 8007b58:	d110      	bne.n	8007b7c <__mdiff+0x38>
 8007b5a:	4629      	mov	r1, r5
 8007b5c:	4630      	mov	r0, r6
 8007b5e:	f7ff fd0d 	bl	800757c <_Balloc>
 8007b62:	b930      	cbnz	r0, 8007b72 <__mdiff+0x2e>
 8007b64:	4b39      	ldr	r3, [pc, #228]	; (8007c4c <__mdiff+0x108>)
 8007b66:	4602      	mov	r2, r0
 8007b68:	f240 2132 	movw	r1, #562	; 0x232
 8007b6c:	4838      	ldr	r0, [pc, #224]	; (8007c50 <__mdiff+0x10c>)
 8007b6e:	f000 fc0f 	bl	8008390 <__assert_func>
 8007b72:	2301      	movs	r3, #1
 8007b74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b7c:	bfa4      	itt	ge
 8007b7e:	463b      	movge	r3, r7
 8007b80:	4627      	movge	r7, r4
 8007b82:	4630      	mov	r0, r6
 8007b84:	6879      	ldr	r1, [r7, #4]
 8007b86:	bfa6      	itte	ge
 8007b88:	461c      	movge	r4, r3
 8007b8a:	2500      	movge	r5, #0
 8007b8c:	2501      	movlt	r5, #1
 8007b8e:	f7ff fcf5 	bl	800757c <_Balloc>
 8007b92:	b920      	cbnz	r0, 8007b9e <__mdiff+0x5a>
 8007b94:	4b2d      	ldr	r3, [pc, #180]	; (8007c4c <__mdiff+0x108>)
 8007b96:	4602      	mov	r2, r0
 8007b98:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007b9c:	e7e6      	b.n	8007b6c <__mdiff+0x28>
 8007b9e:	693e      	ldr	r6, [r7, #16]
 8007ba0:	60c5      	str	r5, [r0, #12]
 8007ba2:	6925      	ldr	r5, [r4, #16]
 8007ba4:	f107 0114 	add.w	r1, r7, #20
 8007ba8:	f104 0914 	add.w	r9, r4, #20
 8007bac:	f100 0e14 	add.w	lr, r0, #20
 8007bb0:	f107 0210 	add.w	r2, r7, #16
 8007bb4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007bb8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007bbc:	46f2      	mov	sl, lr
 8007bbe:	2700      	movs	r7, #0
 8007bc0:	f859 3b04 	ldr.w	r3, [r9], #4
 8007bc4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007bc8:	fa1f f883 	uxth.w	r8, r3
 8007bcc:	fa17 f78b 	uxtah	r7, r7, fp
 8007bd0:	0c1b      	lsrs	r3, r3, #16
 8007bd2:	eba7 0808 	sub.w	r8, r7, r8
 8007bd6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007bda:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007bde:	fa1f f888 	uxth.w	r8, r8
 8007be2:	141f      	asrs	r7, r3, #16
 8007be4:	454d      	cmp	r5, r9
 8007be6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007bea:	f84a 3b04 	str.w	r3, [sl], #4
 8007bee:	d8e7      	bhi.n	8007bc0 <__mdiff+0x7c>
 8007bf0:	1b2b      	subs	r3, r5, r4
 8007bf2:	3b15      	subs	r3, #21
 8007bf4:	f023 0303 	bic.w	r3, r3, #3
 8007bf8:	3304      	adds	r3, #4
 8007bfa:	3415      	adds	r4, #21
 8007bfc:	42a5      	cmp	r5, r4
 8007bfe:	bf38      	it	cc
 8007c00:	2304      	movcc	r3, #4
 8007c02:	4419      	add	r1, r3
 8007c04:	4473      	add	r3, lr
 8007c06:	469e      	mov	lr, r3
 8007c08:	460d      	mov	r5, r1
 8007c0a:	4565      	cmp	r5, ip
 8007c0c:	d30e      	bcc.n	8007c2c <__mdiff+0xe8>
 8007c0e:	f10c 0203 	add.w	r2, ip, #3
 8007c12:	1a52      	subs	r2, r2, r1
 8007c14:	f022 0203 	bic.w	r2, r2, #3
 8007c18:	3903      	subs	r1, #3
 8007c1a:	458c      	cmp	ip, r1
 8007c1c:	bf38      	it	cc
 8007c1e:	2200      	movcc	r2, #0
 8007c20:	441a      	add	r2, r3
 8007c22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007c26:	b17b      	cbz	r3, 8007c48 <__mdiff+0x104>
 8007c28:	6106      	str	r6, [r0, #16]
 8007c2a:	e7a5      	b.n	8007b78 <__mdiff+0x34>
 8007c2c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007c30:	fa17 f488 	uxtah	r4, r7, r8
 8007c34:	1422      	asrs	r2, r4, #16
 8007c36:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007c3a:	b2a4      	uxth	r4, r4
 8007c3c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007c40:	f84e 4b04 	str.w	r4, [lr], #4
 8007c44:	1417      	asrs	r7, r2, #16
 8007c46:	e7e0      	b.n	8007c0a <__mdiff+0xc6>
 8007c48:	3e01      	subs	r6, #1
 8007c4a:	e7ea      	b.n	8007c22 <__mdiff+0xde>
 8007c4c:	08009174 	.word	0x08009174
 8007c50:	08009204 	.word	0x08009204

08007c54 <__ulp>:
 8007c54:	b082      	sub	sp, #8
 8007c56:	ed8d 0b00 	vstr	d0, [sp]
 8007c5a:	9b01      	ldr	r3, [sp, #4]
 8007c5c:	4912      	ldr	r1, [pc, #72]	; (8007ca8 <__ulp+0x54>)
 8007c5e:	4019      	ands	r1, r3
 8007c60:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007c64:	2900      	cmp	r1, #0
 8007c66:	dd05      	ble.n	8007c74 <__ulp+0x20>
 8007c68:	2200      	movs	r2, #0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	ec43 2b10 	vmov	d0, r2, r3
 8007c70:	b002      	add	sp, #8
 8007c72:	4770      	bx	lr
 8007c74:	4249      	negs	r1, r1
 8007c76:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007c7a:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007c7e:	f04f 0200 	mov.w	r2, #0
 8007c82:	f04f 0300 	mov.w	r3, #0
 8007c86:	da04      	bge.n	8007c92 <__ulp+0x3e>
 8007c88:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007c8c:	fa41 f300 	asr.w	r3, r1, r0
 8007c90:	e7ec      	b.n	8007c6c <__ulp+0x18>
 8007c92:	f1a0 0114 	sub.w	r1, r0, #20
 8007c96:	291e      	cmp	r1, #30
 8007c98:	bfda      	itte	le
 8007c9a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007c9e:	fa20 f101 	lsrle.w	r1, r0, r1
 8007ca2:	2101      	movgt	r1, #1
 8007ca4:	460a      	mov	r2, r1
 8007ca6:	e7e1      	b.n	8007c6c <__ulp+0x18>
 8007ca8:	7ff00000 	.word	0x7ff00000

08007cac <__b2d>:
 8007cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cae:	6905      	ldr	r5, [r0, #16]
 8007cb0:	f100 0714 	add.w	r7, r0, #20
 8007cb4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007cb8:	1f2e      	subs	r6, r5, #4
 8007cba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	f7ff fd52 	bl	8007768 <__hi0bits>
 8007cc4:	f1c0 0320 	rsb	r3, r0, #32
 8007cc8:	280a      	cmp	r0, #10
 8007cca:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007d48 <__b2d+0x9c>
 8007cce:	600b      	str	r3, [r1, #0]
 8007cd0:	dc14      	bgt.n	8007cfc <__b2d+0x50>
 8007cd2:	f1c0 0e0b 	rsb	lr, r0, #11
 8007cd6:	fa24 f10e 	lsr.w	r1, r4, lr
 8007cda:	42b7      	cmp	r7, r6
 8007cdc:	ea41 030c 	orr.w	r3, r1, ip
 8007ce0:	bf34      	ite	cc
 8007ce2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007ce6:	2100      	movcs	r1, #0
 8007ce8:	3015      	adds	r0, #21
 8007cea:	fa04 f000 	lsl.w	r0, r4, r0
 8007cee:	fa21 f10e 	lsr.w	r1, r1, lr
 8007cf2:	ea40 0201 	orr.w	r2, r0, r1
 8007cf6:	ec43 2b10 	vmov	d0, r2, r3
 8007cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cfc:	42b7      	cmp	r7, r6
 8007cfe:	bf3a      	itte	cc
 8007d00:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007d04:	f1a5 0608 	subcc.w	r6, r5, #8
 8007d08:	2100      	movcs	r1, #0
 8007d0a:	380b      	subs	r0, #11
 8007d0c:	d017      	beq.n	8007d3e <__b2d+0x92>
 8007d0e:	f1c0 0c20 	rsb	ip, r0, #32
 8007d12:	fa04 f500 	lsl.w	r5, r4, r0
 8007d16:	42be      	cmp	r6, r7
 8007d18:	fa21 f40c 	lsr.w	r4, r1, ip
 8007d1c:	ea45 0504 	orr.w	r5, r5, r4
 8007d20:	bf8c      	ite	hi
 8007d22:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007d26:	2400      	movls	r4, #0
 8007d28:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007d2c:	fa01 f000 	lsl.w	r0, r1, r0
 8007d30:	fa24 f40c 	lsr.w	r4, r4, ip
 8007d34:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007d38:	ea40 0204 	orr.w	r2, r0, r4
 8007d3c:	e7db      	b.n	8007cf6 <__b2d+0x4a>
 8007d3e:	ea44 030c 	orr.w	r3, r4, ip
 8007d42:	460a      	mov	r2, r1
 8007d44:	e7d7      	b.n	8007cf6 <__b2d+0x4a>
 8007d46:	bf00      	nop
 8007d48:	3ff00000 	.word	0x3ff00000

08007d4c <__d2b>:
 8007d4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d50:	4689      	mov	r9, r1
 8007d52:	2101      	movs	r1, #1
 8007d54:	ec57 6b10 	vmov	r6, r7, d0
 8007d58:	4690      	mov	r8, r2
 8007d5a:	f7ff fc0f 	bl	800757c <_Balloc>
 8007d5e:	4604      	mov	r4, r0
 8007d60:	b930      	cbnz	r0, 8007d70 <__d2b+0x24>
 8007d62:	4602      	mov	r2, r0
 8007d64:	4b25      	ldr	r3, [pc, #148]	; (8007dfc <__d2b+0xb0>)
 8007d66:	4826      	ldr	r0, [pc, #152]	; (8007e00 <__d2b+0xb4>)
 8007d68:	f240 310a 	movw	r1, #778	; 0x30a
 8007d6c:	f000 fb10 	bl	8008390 <__assert_func>
 8007d70:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007d74:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d78:	bb35      	cbnz	r5, 8007dc8 <__d2b+0x7c>
 8007d7a:	2e00      	cmp	r6, #0
 8007d7c:	9301      	str	r3, [sp, #4]
 8007d7e:	d028      	beq.n	8007dd2 <__d2b+0x86>
 8007d80:	4668      	mov	r0, sp
 8007d82:	9600      	str	r6, [sp, #0]
 8007d84:	f7ff fd10 	bl	80077a8 <__lo0bits>
 8007d88:	9900      	ldr	r1, [sp, #0]
 8007d8a:	b300      	cbz	r0, 8007dce <__d2b+0x82>
 8007d8c:	9a01      	ldr	r2, [sp, #4]
 8007d8e:	f1c0 0320 	rsb	r3, r0, #32
 8007d92:	fa02 f303 	lsl.w	r3, r2, r3
 8007d96:	430b      	orrs	r3, r1
 8007d98:	40c2      	lsrs	r2, r0
 8007d9a:	6163      	str	r3, [r4, #20]
 8007d9c:	9201      	str	r2, [sp, #4]
 8007d9e:	9b01      	ldr	r3, [sp, #4]
 8007da0:	61a3      	str	r3, [r4, #24]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	bf14      	ite	ne
 8007da6:	2202      	movne	r2, #2
 8007da8:	2201      	moveq	r2, #1
 8007daa:	6122      	str	r2, [r4, #16]
 8007dac:	b1d5      	cbz	r5, 8007de4 <__d2b+0x98>
 8007dae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007db2:	4405      	add	r5, r0
 8007db4:	f8c9 5000 	str.w	r5, [r9]
 8007db8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007dbc:	f8c8 0000 	str.w	r0, [r8]
 8007dc0:	4620      	mov	r0, r4
 8007dc2:	b003      	add	sp, #12
 8007dc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007dcc:	e7d5      	b.n	8007d7a <__d2b+0x2e>
 8007dce:	6161      	str	r1, [r4, #20]
 8007dd0:	e7e5      	b.n	8007d9e <__d2b+0x52>
 8007dd2:	a801      	add	r0, sp, #4
 8007dd4:	f7ff fce8 	bl	80077a8 <__lo0bits>
 8007dd8:	9b01      	ldr	r3, [sp, #4]
 8007dda:	6163      	str	r3, [r4, #20]
 8007ddc:	2201      	movs	r2, #1
 8007dde:	6122      	str	r2, [r4, #16]
 8007de0:	3020      	adds	r0, #32
 8007de2:	e7e3      	b.n	8007dac <__d2b+0x60>
 8007de4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007de8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007dec:	f8c9 0000 	str.w	r0, [r9]
 8007df0:	6918      	ldr	r0, [r3, #16]
 8007df2:	f7ff fcb9 	bl	8007768 <__hi0bits>
 8007df6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007dfa:	e7df      	b.n	8007dbc <__d2b+0x70>
 8007dfc:	08009174 	.word	0x08009174
 8007e00:	08009204 	.word	0x08009204

08007e04 <__ratio>:
 8007e04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e08:	468a      	mov	sl, r1
 8007e0a:	4669      	mov	r1, sp
 8007e0c:	4683      	mov	fp, r0
 8007e0e:	f7ff ff4d 	bl	8007cac <__b2d>
 8007e12:	a901      	add	r1, sp, #4
 8007e14:	4650      	mov	r0, sl
 8007e16:	ec59 8b10 	vmov	r8, r9, d0
 8007e1a:	ee10 6a10 	vmov	r6, s0
 8007e1e:	f7ff ff45 	bl	8007cac <__b2d>
 8007e22:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007e26:	f8da 2010 	ldr.w	r2, [sl, #16]
 8007e2a:	eba3 0c02 	sub.w	ip, r3, r2
 8007e2e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007e32:	1a9b      	subs	r3, r3, r2
 8007e34:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007e38:	ec55 4b10 	vmov	r4, r5, d0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	ee10 0a10 	vmov	r0, s0
 8007e42:	bfce      	itee	gt
 8007e44:	464a      	movgt	r2, r9
 8007e46:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007e4a:	462a      	movle	r2, r5
 8007e4c:	464f      	mov	r7, r9
 8007e4e:	4629      	mov	r1, r5
 8007e50:	bfcc      	ite	gt
 8007e52:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007e56:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8007e5a:	ec47 6b17 	vmov	d7, r6, r7
 8007e5e:	ec41 0b16 	vmov	d6, r0, r1
 8007e62:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8007e66:	b003      	add	sp, #12
 8007e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007e6c <__copybits>:
 8007e6c:	3901      	subs	r1, #1
 8007e6e:	b570      	push	{r4, r5, r6, lr}
 8007e70:	1149      	asrs	r1, r1, #5
 8007e72:	6914      	ldr	r4, [r2, #16]
 8007e74:	3101      	adds	r1, #1
 8007e76:	f102 0314 	add.w	r3, r2, #20
 8007e7a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007e7e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007e82:	1f05      	subs	r5, r0, #4
 8007e84:	42a3      	cmp	r3, r4
 8007e86:	d30c      	bcc.n	8007ea2 <__copybits+0x36>
 8007e88:	1aa3      	subs	r3, r4, r2
 8007e8a:	3b11      	subs	r3, #17
 8007e8c:	f023 0303 	bic.w	r3, r3, #3
 8007e90:	3211      	adds	r2, #17
 8007e92:	42a2      	cmp	r2, r4
 8007e94:	bf88      	it	hi
 8007e96:	2300      	movhi	r3, #0
 8007e98:	4418      	add	r0, r3
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	4288      	cmp	r0, r1
 8007e9e:	d305      	bcc.n	8007eac <__copybits+0x40>
 8007ea0:	bd70      	pop	{r4, r5, r6, pc}
 8007ea2:	f853 6b04 	ldr.w	r6, [r3], #4
 8007ea6:	f845 6f04 	str.w	r6, [r5, #4]!
 8007eaa:	e7eb      	b.n	8007e84 <__copybits+0x18>
 8007eac:	f840 3b04 	str.w	r3, [r0], #4
 8007eb0:	e7f4      	b.n	8007e9c <__copybits+0x30>

08007eb2 <__any_on>:
 8007eb2:	f100 0214 	add.w	r2, r0, #20
 8007eb6:	6900      	ldr	r0, [r0, #16]
 8007eb8:	114b      	asrs	r3, r1, #5
 8007eba:	4298      	cmp	r0, r3
 8007ebc:	b510      	push	{r4, lr}
 8007ebe:	db11      	blt.n	8007ee4 <__any_on+0x32>
 8007ec0:	dd0a      	ble.n	8007ed8 <__any_on+0x26>
 8007ec2:	f011 011f 	ands.w	r1, r1, #31
 8007ec6:	d007      	beq.n	8007ed8 <__any_on+0x26>
 8007ec8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007ecc:	fa24 f001 	lsr.w	r0, r4, r1
 8007ed0:	fa00 f101 	lsl.w	r1, r0, r1
 8007ed4:	428c      	cmp	r4, r1
 8007ed6:	d10b      	bne.n	8007ef0 <__any_on+0x3e>
 8007ed8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d803      	bhi.n	8007ee8 <__any_on+0x36>
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	bd10      	pop	{r4, pc}
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	e7f7      	b.n	8007ed8 <__any_on+0x26>
 8007ee8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007eec:	2900      	cmp	r1, #0
 8007eee:	d0f5      	beq.n	8007edc <__any_on+0x2a>
 8007ef0:	2001      	movs	r0, #1
 8007ef2:	e7f6      	b.n	8007ee2 <__any_on+0x30>

08007ef4 <_calloc_r>:
 8007ef4:	b513      	push	{r0, r1, r4, lr}
 8007ef6:	434a      	muls	r2, r1
 8007ef8:	4611      	mov	r1, r2
 8007efa:	9201      	str	r2, [sp, #4]
 8007efc:	f000 f85a 	bl	8007fb4 <_malloc_r>
 8007f00:	4604      	mov	r4, r0
 8007f02:	b118      	cbz	r0, 8007f0c <_calloc_r+0x18>
 8007f04:	9a01      	ldr	r2, [sp, #4]
 8007f06:	2100      	movs	r1, #0
 8007f08:	f7fc fc98 	bl	800483c <memset>
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	b002      	add	sp, #8
 8007f10:	bd10      	pop	{r4, pc}
	...

08007f14 <_free_r>:
 8007f14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f16:	2900      	cmp	r1, #0
 8007f18:	d048      	beq.n	8007fac <_free_r+0x98>
 8007f1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f1e:	9001      	str	r0, [sp, #4]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f1a1 0404 	sub.w	r4, r1, #4
 8007f26:	bfb8      	it	lt
 8007f28:	18e4      	addlt	r4, r4, r3
 8007f2a:	f000 fa7b 	bl	8008424 <__malloc_lock>
 8007f2e:	4a20      	ldr	r2, [pc, #128]	; (8007fb0 <_free_r+0x9c>)
 8007f30:	9801      	ldr	r0, [sp, #4]
 8007f32:	6813      	ldr	r3, [r2, #0]
 8007f34:	4615      	mov	r5, r2
 8007f36:	b933      	cbnz	r3, 8007f46 <_free_r+0x32>
 8007f38:	6063      	str	r3, [r4, #4]
 8007f3a:	6014      	str	r4, [r2, #0]
 8007f3c:	b003      	add	sp, #12
 8007f3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f42:	f000 ba75 	b.w	8008430 <__malloc_unlock>
 8007f46:	42a3      	cmp	r3, r4
 8007f48:	d90b      	bls.n	8007f62 <_free_r+0x4e>
 8007f4a:	6821      	ldr	r1, [r4, #0]
 8007f4c:	1862      	adds	r2, r4, r1
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	bf04      	itt	eq
 8007f52:	681a      	ldreq	r2, [r3, #0]
 8007f54:	685b      	ldreq	r3, [r3, #4]
 8007f56:	6063      	str	r3, [r4, #4]
 8007f58:	bf04      	itt	eq
 8007f5a:	1852      	addeq	r2, r2, r1
 8007f5c:	6022      	streq	r2, [r4, #0]
 8007f5e:	602c      	str	r4, [r5, #0]
 8007f60:	e7ec      	b.n	8007f3c <_free_r+0x28>
 8007f62:	461a      	mov	r2, r3
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	b10b      	cbz	r3, 8007f6c <_free_r+0x58>
 8007f68:	42a3      	cmp	r3, r4
 8007f6a:	d9fa      	bls.n	8007f62 <_free_r+0x4e>
 8007f6c:	6811      	ldr	r1, [r2, #0]
 8007f6e:	1855      	adds	r5, r2, r1
 8007f70:	42a5      	cmp	r5, r4
 8007f72:	d10b      	bne.n	8007f8c <_free_r+0x78>
 8007f74:	6824      	ldr	r4, [r4, #0]
 8007f76:	4421      	add	r1, r4
 8007f78:	1854      	adds	r4, r2, r1
 8007f7a:	42a3      	cmp	r3, r4
 8007f7c:	6011      	str	r1, [r2, #0]
 8007f7e:	d1dd      	bne.n	8007f3c <_free_r+0x28>
 8007f80:	681c      	ldr	r4, [r3, #0]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	6053      	str	r3, [r2, #4]
 8007f86:	4421      	add	r1, r4
 8007f88:	6011      	str	r1, [r2, #0]
 8007f8a:	e7d7      	b.n	8007f3c <_free_r+0x28>
 8007f8c:	d902      	bls.n	8007f94 <_free_r+0x80>
 8007f8e:	230c      	movs	r3, #12
 8007f90:	6003      	str	r3, [r0, #0]
 8007f92:	e7d3      	b.n	8007f3c <_free_r+0x28>
 8007f94:	6825      	ldr	r5, [r4, #0]
 8007f96:	1961      	adds	r1, r4, r5
 8007f98:	428b      	cmp	r3, r1
 8007f9a:	bf04      	itt	eq
 8007f9c:	6819      	ldreq	r1, [r3, #0]
 8007f9e:	685b      	ldreq	r3, [r3, #4]
 8007fa0:	6063      	str	r3, [r4, #4]
 8007fa2:	bf04      	itt	eq
 8007fa4:	1949      	addeq	r1, r1, r5
 8007fa6:	6021      	streq	r1, [r4, #0]
 8007fa8:	6054      	str	r4, [r2, #4]
 8007faa:	e7c7      	b.n	8007f3c <_free_r+0x28>
 8007fac:	b003      	add	sp, #12
 8007fae:	bd30      	pop	{r4, r5, pc}
 8007fb0:	24000208 	.word	0x24000208

08007fb4 <_malloc_r>:
 8007fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fb6:	1ccd      	adds	r5, r1, #3
 8007fb8:	f025 0503 	bic.w	r5, r5, #3
 8007fbc:	3508      	adds	r5, #8
 8007fbe:	2d0c      	cmp	r5, #12
 8007fc0:	bf38      	it	cc
 8007fc2:	250c      	movcc	r5, #12
 8007fc4:	2d00      	cmp	r5, #0
 8007fc6:	4606      	mov	r6, r0
 8007fc8:	db01      	blt.n	8007fce <_malloc_r+0x1a>
 8007fca:	42a9      	cmp	r1, r5
 8007fcc:	d903      	bls.n	8007fd6 <_malloc_r+0x22>
 8007fce:	230c      	movs	r3, #12
 8007fd0:	6033      	str	r3, [r6, #0]
 8007fd2:	2000      	movs	r0, #0
 8007fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fd6:	f000 fa25 	bl	8008424 <__malloc_lock>
 8007fda:	4921      	ldr	r1, [pc, #132]	; (8008060 <_malloc_r+0xac>)
 8007fdc:	680a      	ldr	r2, [r1, #0]
 8007fde:	4614      	mov	r4, r2
 8007fe0:	b99c      	cbnz	r4, 800800a <_malloc_r+0x56>
 8007fe2:	4f20      	ldr	r7, [pc, #128]	; (8008064 <_malloc_r+0xb0>)
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	b923      	cbnz	r3, 8007ff2 <_malloc_r+0x3e>
 8007fe8:	4621      	mov	r1, r4
 8007fea:	4630      	mov	r0, r6
 8007fec:	f000 f9a0 	bl	8008330 <_sbrk_r>
 8007ff0:	6038      	str	r0, [r7, #0]
 8007ff2:	4629      	mov	r1, r5
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	f000 f99b 	bl	8008330 <_sbrk_r>
 8007ffa:	1c43      	adds	r3, r0, #1
 8007ffc:	d123      	bne.n	8008046 <_malloc_r+0x92>
 8007ffe:	230c      	movs	r3, #12
 8008000:	6033      	str	r3, [r6, #0]
 8008002:	4630      	mov	r0, r6
 8008004:	f000 fa14 	bl	8008430 <__malloc_unlock>
 8008008:	e7e3      	b.n	8007fd2 <_malloc_r+0x1e>
 800800a:	6823      	ldr	r3, [r4, #0]
 800800c:	1b5b      	subs	r3, r3, r5
 800800e:	d417      	bmi.n	8008040 <_malloc_r+0x8c>
 8008010:	2b0b      	cmp	r3, #11
 8008012:	d903      	bls.n	800801c <_malloc_r+0x68>
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	441c      	add	r4, r3
 8008018:	6025      	str	r5, [r4, #0]
 800801a:	e004      	b.n	8008026 <_malloc_r+0x72>
 800801c:	6863      	ldr	r3, [r4, #4]
 800801e:	42a2      	cmp	r2, r4
 8008020:	bf0c      	ite	eq
 8008022:	600b      	streq	r3, [r1, #0]
 8008024:	6053      	strne	r3, [r2, #4]
 8008026:	4630      	mov	r0, r6
 8008028:	f000 fa02 	bl	8008430 <__malloc_unlock>
 800802c:	f104 000b 	add.w	r0, r4, #11
 8008030:	1d23      	adds	r3, r4, #4
 8008032:	f020 0007 	bic.w	r0, r0, #7
 8008036:	1ac2      	subs	r2, r0, r3
 8008038:	d0cc      	beq.n	8007fd4 <_malloc_r+0x20>
 800803a:	1a1b      	subs	r3, r3, r0
 800803c:	50a3      	str	r3, [r4, r2]
 800803e:	e7c9      	b.n	8007fd4 <_malloc_r+0x20>
 8008040:	4622      	mov	r2, r4
 8008042:	6864      	ldr	r4, [r4, #4]
 8008044:	e7cc      	b.n	8007fe0 <_malloc_r+0x2c>
 8008046:	1cc4      	adds	r4, r0, #3
 8008048:	f024 0403 	bic.w	r4, r4, #3
 800804c:	42a0      	cmp	r0, r4
 800804e:	d0e3      	beq.n	8008018 <_malloc_r+0x64>
 8008050:	1a21      	subs	r1, r4, r0
 8008052:	4630      	mov	r0, r6
 8008054:	f000 f96c 	bl	8008330 <_sbrk_r>
 8008058:	3001      	adds	r0, #1
 800805a:	d1dd      	bne.n	8008018 <_malloc_r+0x64>
 800805c:	e7cf      	b.n	8007ffe <_malloc_r+0x4a>
 800805e:	bf00      	nop
 8008060:	24000208 	.word	0x24000208
 8008064:	2400020c 	.word	0x2400020c

08008068 <__ssputs_r>:
 8008068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800806c:	688e      	ldr	r6, [r1, #8]
 800806e:	429e      	cmp	r6, r3
 8008070:	4682      	mov	sl, r0
 8008072:	460c      	mov	r4, r1
 8008074:	4690      	mov	r8, r2
 8008076:	461f      	mov	r7, r3
 8008078:	d838      	bhi.n	80080ec <__ssputs_r+0x84>
 800807a:	898a      	ldrh	r2, [r1, #12]
 800807c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008080:	d032      	beq.n	80080e8 <__ssputs_r+0x80>
 8008082:	6825      	ldr	r5, [r4, #0]
 8008084:	6909      	ldr	r1, [r1, #16]
 8008086:	eba5 0901 	sub.w	r9, r5, r1
 800808a:	6965      	ldr	r5, [r4, #20]
 800808c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008090:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008094:	3301      	adds	r3, #1
 8008096:	444b      	add	r3, r9
 8008098:	106d      	asrs	r5, r5, #1
 800809a:	429d      	cmp	r5, r3
 800809c:	bf38      	it	cc
 800809e:	461d      	movcc	r5, r3
 80080a0:	0553      	lsls	r3, r2, #21
 80080a2:	d531      	bpl.n	8008108 <__ssputs_r+0xa0>
 80080a4:	4629      	mov	r1, r5
 80080a6:	f7ff ff85 	bl	8007fb4 <_malloc_r>
 80080aa:	4606      	mov	r6, r0
 80080ac:	b950      	cbnz	r0, 80080c4 <__ssputs_r+0x5c>
 80080ae:	230c      	movs	r3, #12
 80080b0:	f8ca 3000 	str.w	r3, [sl]
 80080b4:	89a3      	ldrh	r3, [r4, #12]
 80080b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080ba:	81a3      	strh	r3, [r4, #12]
 80080bc:	f04f 30ff 	mov.w	r0, #4294967295
 80080c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080c4:	6921      	ldr	r1, [r4, #16]
 80080c6:	464a      	mov	r2, r9
 80080c8:	f7ff fa4a 	bl	8007560 <memcpy>
 80080cc:	89a3      	ldrh	r3, [r4, #12]
 80080ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80080d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080d6:	81a3      	strh	r3, [r4, #12]
 80080d8:	6126      	str	r6, [r4, #16]
 80080da:	6165      	str	r5, [r4, #20]
 80080dc:	444e      	add	r6, r9
 80080de:	eba5 0509 	sub.w	r5, r5, r9
 80080e2:	6026      	str	r6, [r4, #0]
 80080e4:	60a5      	str	r5, [r4, #8]
 80080e6:	463e      	mov	r6, r7
 80080e8:	42be      	cmp	r6, r7
 80080ea:	d900      	bls.n	80080ee <__ssputs_r+0x86>
 80080ec:	463e      	mov	r6, r7
 80080ee:	4632      	mov	r2, r6
 80080f0:	6820      	ldr	r0, [r4, #0]
 80080f2:	4641      	mov	r1, r8
 80080f4:	f000 f97c 	bl	80083f0 <memmove>
 80080f8:	68a3      	ldr	r3, [r4, #8]
 80080fa:	6822      	ldr	r2, [r4, #0]
 80080fc:	1b9b      	subs	r3, r3, r6
 80080fe:	4432      	add	r2, r6
 8008100:	60a3      	str	r3, [r4, #8]
 8008102:	6022      	str	r2, [r4, #0]
 8008104:	2000      	movs	r0, #0
 8008106:	e7db      	b.n	80080c0 <__ssputs_r+0x58>
 8008108:	462a      	mov	r2, r5
 800810a:	f000 f997 	bl	800843c <_realloc_r>
 800810e:	4606      	mov	r6, r0
 8008110:	2800      	cmp	r0, #0
 8008112:	d1e1      	bne.n	80080d8 <__ssputs_r+0x70>
 8008114:	6921      	ldr	r1, [r4, #16]
 8008116:	4650      	mov	r0, sl
 8008118:	f7ff fefc 	bl	8007f14 <_free_r>
 800811c:	e7c7      	b.n	80080ae <__ssputs_r+0x46>
	...

08008120 <_svfiprintf_r>:
 8008120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008124:	4698      	mov	r8, r3
 8008126:	898b      	ldrh	r3, [r1, #12]
 8008128:	061b      	lsls	r3, r3, #24
 800812a:	b09d      	sub	sp, #116	; 0x74
 800812c:	4607      	mov	r7, r0
 800812e:	460d      	mov	r5, r1
 8008130:	4614      	mov	r4, r2
 8008132:	d50e      	bpl.n	8008152 <_svfiprintf_r+0x32>
 8008134:	690b      	ldr	r3, [r1, #16]
 8008136:	b963      	cbnz	r3, 8008152 <_svfiprintf_r+0x32>
 8008138:	2140      	movs	r1, #64	; 0x40
 800813a:	f7ff ff3b 	bl	8007fb4 <_malloc_r>
 800813e:	6028      	str	r0, [r5, #0]
 8008140:	6128      	str	r0, [r5, #16]
 8008142:	b920      	cbnz	r0, 800814e <_svfiprintf_r+0x2e>
 8008144:	230c      	movs	r3, #12
 8008146:	603b      	str	r3, [r7, #0]
 8008148:	f04f 30ff 	mov.w	r0, #4294967295
 800814c:	e0d1      	b.n	80082f2 <_svfiprintf_r+0x1d2>
 800814e:	2340      	movs	r3, #64	; 0x40
 8008150:	616b      	str	r3, [r5, #20]
 8008152:	2300      	movs	r3, #0
 8008154:	9309      	str	r3, [sp, #36]	; 0x24
 8008156:	2320      	movs	r3, #32
 8008158:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800815c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008160:	2330      	movs	r3, #48	; 0x30
 8008162:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800830c <_svfiprintf_r+0x1ec>
 8008166:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800816a:	f04f 0901 	mov.w	r9, #1
 800816e:	4623      	mov	r3, r4
 8008170:	469a      	mov	sl, r3
 8008172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008176:	b10a      	cbz	r2, 800817c <_svfiprintf_r+0x5c>
 8008178:	2a25      	cmp	r2, #37	; 0x25
 800817a:	d1f9      	bne.n	8008170 <_svfiprintf_r+0x50>
 800817c:	ebba 0b04 	subs.w	fp, sl, r4
 8008180:	d00b      	beq.n	800819a <_svfiprintf_r+0x7a>
 8008182:	465b      	mov	r3, fp
 8008184:	4622      	mov	r2, r4
 8008186:	4629      	mov	r1, r5
 8008188:	4638      	mov	r0, r7
 800818a:	f7ff ff6d 	bl	8008068 <__ssputs_r>
 800818e:	3001      	adds	r0, #1
 8008190:	f000 80aa 	beq.w	80082e8 <_svfiprintf_r+0x1c8>
 8008194:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008196:	445a      	add	r2, fp
 8008198:	9209      	str	r2, [sp, #36]	; 0x24
 800819a:	f89a 3000 	ldrb.w	r3, [sl]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 80a2 	beq.w	80082e8 <_svfiprintf_r+0x1c8>
 80081a4:	2300      	movs	r3, #0
 80081a6:	f04f 32ff 	mov.w	r2, #4294967295
 80081aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081ae:	f10a 0a01 	add.w	sl, sl, #1
 80081b2:	9304      	str	r3, [sp, #16]
 80081b4:	9307      	str	r3, [sp, #28]
 80081b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081ba:	931a      	str	r3, [sp, #104]	; 0x68
 80081bc:	4654      	mov	r4, sl
 80081be:	2205      	movs	r2, #5
 80081c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081c4:	4851      	ldr	r0, [pc, #324]	; (800830c <_svfiprintf_r+0x1ec>)
 80081c6:	f7f8 f893 	bl	80002f0 <memchr>
 80081ca:	9a04      	ldr	r2, [sp, #16]
 80081cc:	b9d8      	cbnz	r0, 8008206 <_svfiprintf_r+0xe6>
 80081ce:	06d0      	lsls	r0, r2, #27
 80081d0:	bf44      	itt	mi
 80081d2:	2320      	movmi	r3, #32
 80081d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081d8:	0711      	lsls	r1, r2, #28
 80081da:	bf44      	itt	mi
 80081dc:	232b      	movmi	r3, #43	; 0x2b
 80081de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081e2:	f89a 3000 	ldrb.w	r3, [sl]
 80081e6:	2b2a      	cmp	r3, #42	; 0x2a
 80081e8:	d015      	beq.n	8008216 <_svfiprintf_r+0xf6>
 80081ea:	9a07      	ldr	r2, [sp, #28]
 80081ec:	4654      	mov	r4, sl
 80081ee:	2000      	movs	r0, #0
 80081f0:	f04f 0c0a 	mov.w	ip, #10
 80081f4:	4621      	mov	r1, r4
 80081f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081fa:	3b30      	subs	r3, #48	; 0x30
 80081fc:	2b09      	cmp	r3, #9
 80081fe:	d94e      	bls.n	800829e <_svfiprintf_r+0x17e>
 8008200:	b1b0      	cbz	r0, 8008230 <_svfiprintf_r+0x110>
 8008202:	9207      	str	r2, [sp, #28]
 8008204:	e014      	b.n	8008230 <_svfiprintf_r+0x110>
 8008206:	eba0 0308 	sub.w	r3, r0, r8
 800820a:	fa09 f303 	lsl.w	r3, r9, r3
 800820e:	4313      	orrs	r3, r2
 8008210:	9304      	str	r3, [sp, #16]
 8008212:	46a2      	mov	sl, r4
 8008214:	e7d2      	b.n	80081bc <_svfiprintf_r+0x9c>
 8008216:	9b03      	ldr	r3, [sp, #12]
 8008218:	1d19      	adds	r1, r3, #4
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	9103      	str	r1, [sp, #12]
 800821e:	2b00      	cmp	r3, #0
 8008220:	bfbb      	ittet	lt
 8008222:	425b      	neglt	r3, r3
 8008224:	f042 0202 	orrlt.w	r2, r2, #2
 8008228:	9307      	strge	r3, [sp, #28]
 800822a:	9307      	strlt	r3, [sp, #28]
 800822c:	bfb8      	it	lt
 800822e:	9204      	strlt	r2, [sp, #16]
 8008230:	7823      	ldrb	r3, [r4, #0]
 8008232:	2b2e      	cmp	r3, #46	; 0x2e
 8008234:	d10c      	bne.n	8008250 <_svfiprintf_r+0x130>
 8008236:	7863      	ldrb	r3, [r4, #1]
 8008238:	2b2a      	cmp	r3, #42	; 0x2a
 800823a:	d135      	bne.n	80082a8 <_svfiprintf_r+0x188>
 800823c:	9b03      	ldr	r3, [sp, #12]
 800823e:	1d1a      	adds	r2, r3, #4
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	9203      	str	r2, [sp, #12]
 8008244:	2b00      	cmp	r3, #0
 8008246:	bfb8      	it	lt
 8008248:	f04f 33ff 	movlt.w	r3, #4294967295
 800824c:	3402      	adds	r4, #2
 800824e:	9305      	str	r3, [sp, #20]
 8008250:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800831c <_svfiprintf_r+0x1fc>
 8008254:	7821      	ldrb	r1, [r4, #0]
 8008256:	2203      	movs	r2, #3
 8008258:	4650      	mov	r0, sl
 800825a:	f7f8 f849 	bl	80002f0 <memchr>
 800825e:	b140      	cbz	r0, 8008272 <_svfiprintf_r+0x152>
 8008260:	2340      	movs	r3, #64	; 0x40
 8008262:	eba0 000a 	sub.w	r0, r0, sl
 8008266:	fa03 f000 	lsl.w	r0, r3, r0
 800826a:	9b04      	ldr	r3, [sp, #16]
 800826c:	4303      	orrs	r3, r0
 800826e:	3401      	adds	r4, #1
 8008270:	9304      	str	r3, [sp, #16]
 8008272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008276:	4826      	ldr	r0, [pc, #152]	; (8008310 <_svfiprintf_r+0x1f0>)
 8008278:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800827c:	2206      	movs	r2, #6
 800827e:	f7f8 f837 	bl	80002f0 <memchr>
 8008282:	2800      	cmp	r0, #0
 8008284:	d038      	beq.n	80082f8 <_svfiprintf_r+0x1d8>
 8008286:	4b23      	ldr	r3, [pc, #140]	; (8008314 <_svfiprintf_r+0x1f4>)
 8008288:	bb1b      	cbnz	r3, 80082d2 <_svfiprintf_r+0x1b2>
 800828a:	9b03      	ldr	r3, [sp, #12]
 800828c:	3307      	adds	r3, #7
 800828e:	f023 0307 	bic.w	r3, r3, #7
 8008292:	3308      	adds	r3, #8
 8008294:	9303      	str	r3, [sp, #12]
 8008296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008298:	4433      	add	r3, r6
 800829a:	9309      	str	r3, [sp, #36]	; 0x24
 800829c:	e767      	b.n	800816e <_svfiprintf_r+0x4e>
 800829e:	fb0c 3202 	mla	r2, ip, r2, r3
 80082a2:	460c      	mov	r4, r1
 80082a4:	2001      	movs	r0, #1
 80082a6:	e7a5      	b.n	80081f4 <_svfiprintf_r+0xd4>
 80082a8:	2300      	movs	r3, #0
 80082aa:	3401      	adds	r4, #1
 80082ac:	9305      	str	r3, [sp, #20]
 80082ae:	4619      	mov	r1, r3
 80082b0:	f04f 0c0a 	mov.w	ip, #10
 80082b4:	4620      	mov	r0, r4
 80082b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082ba:	3a30      	subs	r2, #48	; 0x30
 80082bc:	2a09      	cmp	r2, #9
 80082be:	d903      	bls.n	80082c8 <_svfiprintf_r+0x1a8>
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d0c5      	beq.n	8008250 <_svfiprintf_r+0x130>
 80082c4:	9105      	str	r1, [sp, #20]
 80082c6:	e7c3      	b.n	8008250 <_svfiprintf_r+0x130>
 80082c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80082cc:	4604      	mov	r4, r0
 80082ce:	2301      	movs	r3, #1
 80082d0:	e7f0      	b.n	80082b4 <_svfiprintf_r+0x194>
 80082d2:	ab03      	add	r3, sp, #12
 80082d4:	9300      	str	r3, [sp, #0]
 80082d6:	462a      	mov	r2, r5
 80082d8:	4b0f      	ldr	r3, [pc, #60]	; (8008318 <_svfiprintf_r+0x1f8>)
 80082da:	a904      	add	r1, sp, #16
 80082dc:	4638      	mov	r0, r7
 80082de:	f7fc fb47 	bl	8004970 <_printf_float>
 80082e2:	1c42      	adds	r2, r0, #1
 80082e4:	4606      	mov	r6, r0
 80082e6:	d1d6      	bne.n	8008296 <_svfiprintf_r+0x176>
 80082e8:	89ab      	ldrh	r3, [r5, #12]
 80082ea:	065b      	lsls	r3, r3, #25
 80082ec:	f53f af2c 	bmi.w	8008148 <_svfiprintf_r+0x28>
 80082f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082f2:	b01d      	add	sp, #116	; 0x74
 80082f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f8:	ab03      	add	r3, sp, #12
 80082fa:	9300      	str	r3, [sp, #0]
 80082fc:	462a      	mov	r2, r5
 80082fe:	4b06      	ldr	r3, [pc, #24]	; (8008318 <_svfiprintf_r+0x1f8>)
 8008300:	a904      	add	r1, sp, #16
 8008302:	4638      	mov	r0, r7
 8008304:	f7fc fdc0 	bl	8004e88 <_printf_i>
 8008308:	e7eb      	b.n	80082e2 <_svfiprintf_r+0x1c2>
 800830a:	bf00      	nop
 800830c:	08009364 	.word	0x08009364
 8008310:	0800936e 	.word	0x0800936e
 8008314:	08004971 	.word	0x08004971
 8008318:	08008069 	.word	0x08008069
 800831c:	0800936a 	.word	0x0800936a

08008320 <nan>:
 8008320:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008328 <nan+0x8>
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	00000000 	.word	0x00000000
 800832c:	7ff80000 	.word	0x7ff80000

08008330 <_sbrk_r>:
 8008330:	b538      	push	{r3, r4, r5, lr}
 8008332:	4d06      	ldr	r5, [pc, #24]	; (800834c <_sbrk_r+0x1c>)
 8008334:	2300      	movs	r3, #0
 8008336:	4604      	mov	r4, r0
 8008338:	4608      	mov	r0, r1
 800833a:	602b      	str	r3, [r5, #0]
 800833c:	f7f8 fd5a 	bl	8000df4 <_sbrk>
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	d102      	bne.n	800834a <_sbrk_r+0x1a>
 8008344:	682b      	ldr	r3, [r5, #0]
 8008346:	b103      	cbz	r3, 800834a <_sbrk_r+0x1a>
 8008348:	6023      	str	r3, [r4, #0]
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	24000268 	.word	0x24000268

08008350 <strncmp>:
 8008350:	b510      	push	{r4, lr}
 8008352:	b16a      	cbz	r2, 8008370 <strncmp+0x20>
 8008354:	3901      	subs	r1, #1
 8008356:	1884      	adds	r4, r0, r2
 8008358:	f810 3b01 	ldrb.w	r3, [r0], #1
 800835c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008360:	4293      	cmp	r3, r2
 8008362:	d103      	bne.n	800836c <strncmp+0x1c>
 8008364:	42a0      	cmp	r0, r4
 8008366:	d001      	beq.n	800836c <strncmp+0x1c>
 8008368:	2b00      	cmp	r3, #0
 800836a:	d1f5      	bne.n	8008358 <strncmp+0x8>
 800836c:	1a98      	subs	r0, r3, r2
 800836e:	bd10      	pop	{r4, pc}
 8008370:	4610      	mov	r0, r2
 8008372:	e7fc      	b.n	800836e <strncmp+0x1e>

08008374 <__ascii_wctomb>:
 8008374:	b149      	cbz	r1, 800838a <__ascii_wctomb+0x16>
 8008376:	2aff      	cmp	r2, #255	; 0xff
 8008378:	bf85      	ittet	hi
 800837a:	238a      	movhi	r3, #138	; 0x8a
 800837c:	6003      	strhi	r3, [r0, #0]
 800837e:	700a      	strbls	r2, [r1, #0]
 8008380:	f04f 30ff 	movhi.w	r0, #4294967295
 8008384:	bf98      	it	ls
 8008386:	2001      	movls	r0, #1
 8008388:	4770      	bx	lr
 800838a:	4608      	mov	r0, r1
 800838c:	4770      	bx	lr
	...

08008390 <__assert_func>:
 8008390:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008392:	4614      	mov	r4, r2
 8008394:	461a      	mov	r2, r3
 8008396:	4b09      	ldr	r3, [pc, #36]	; (80083bc <__assert_func+0x2c>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4605      	mov	r5, r0
 800839c:	68d8      	ldr	r0, [r3, #12]
 800839e:	b14c      	cbz	r4, 80083b4 <__assert_func+0x24>
 80083a0:	4b07      	ldr	r3, [pc, #28]	; (80083c0 <__assert_func+0x30>)
 80083a2:	9100      	str	r1, [sp, #0]
 80083a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083a8:	4906      	ldr	r1, [pc, #24]	; (80083c4 <__assert_func+0x34>)
 80083aa:	462b      	mov	r3, r5
 80083ac:	f000 f80e 	bl	80083cc <fiprintf>
 80083b0:	f000 fa84 	bl	80088bc <abort>
 80083b4:	4b04      	ldr	r3, [pc, #16]	; (80083c8 <__assert_func+0x38>)
 80083b6:	461c      	mov	r4, r3
 80083b8:	e7f3      	b.n	80083a2 <__assert_func+0x12>
 80083ba:	bf00      	nop
 80083bc:	24000014 	.word	0x24000014
 80083c0:	08009375 	.word	0x08009375
 80083c4:	08009382 	.word	0x08009382
 80083c8:	080093b0 	.word	0x080093b0

080083cc <fiprintf>:
 80083cc:	b40e      	push	{r1, r2, r3}
 80083ce:	b503      	push	{r0, r1, lr}
 80083d0:	4601      	mov	r1, r0
 80083d2:	ab03      	add	r3, sp, #12
 80083d4:	4805      	ldr	r0, [pc, #20]	; (80083ec <fiprintf+0x20>)
 80083d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80083da:	6800      	ldr	r0, [r0, #0]
 80083dc:	9301      	str	r3, [sp, #4]
 80083de:	f000 f87d 	bl	80084dc <_vfiprintf_r>
 80083e2:	b002      	add	sp, #8
 80083e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80083e8:	b003      	add	sp, #12
 80083ea:	4770      	bx	lr
 80083ec:	24000014 	.word	0x24000014

080083f0 <memmove>:
 80083f0:	4288      	cmp	r0, r1
 80083f2:	b510      	push	{r4, lr}
 80083f4:	eb01 0402 	add.w	r4, r1, r2
 80083f8:	d902      	bls.n	8008400 <memmove+0x10>
 80083fa:	4284      	cmp	r4, r0
 80083fc:	4623      	mov	r3, r4
 80083fe:	d807      	bhi.n	8008410 <memmove+0x20>
 8008400:	1e43      	subs	r3, r0, #1
 8008402:	42a1      	cmp	r1, r4
 8008404:	d008      	beq.n	8008418 <memmove+0x28>
 8008406:	f811 2b01 	ldrb.w	r2, [r1], #1
 800840a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800840e:	e7f8      	b.n	8008402 <memmove+0x12>
 8008410:	4402      	add	r2, r0
 8008412:	4601      	mov	r1, r0
 8008414:	428a      	cmp	r2, r1
 8008416:	d100      	bne.n	800841a <memmove+0x2a>
 8008418:	bd10      	pop	{r4, pc}
 800841a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800841e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008422:	e7f7      	b.n	8008414 <memmove+0x24>

08008424 <__malloc_lock>:
 8008424:	4801      	ldr	r0, [pc, #4]	; (800842c <__malloc_lock+0x8>)
 8008426:	f000 bc09 	b.w	8008c3c <__retarget_lock_acquire_recursive>
 800842a:	bf00      	nop
 800842c:	24000270 	.word	0x24000270

08008430 <__malloc_unlock>:
 8008430:	4801      	ldr	r0, [pc, #4]	; (8008438 <__malloc_unlock+0x8>)
 8008432:	f000 bc04 	b.w	8008c3e <__retarget_lock_release_recursive>
 8008436:	bf00      	nop
 8008438:	24000270 	.word	0x24000270

0800843c <_realloc_r>:
 800843c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800843e:	4607      	mov	r7, r0
 8008440:	4614      	mov	r4, r2
 8008442:	460e      	mov	r6, r1
 8008444:	b921      	cbnz	r1, 8008450 <_realloc_r+0x14>
 8008446:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800844a:	4611      	mov	r1, r2
 800844c:	f7ff bdb2 	b.w	8007fb4 <_malloc_r>
 8008450:	b922      	cbnz	r2, 800845c <_realloc_r+0x20>
 8008452:	f7ff fd5f 	bl	8007f14 <_free_r>
 8008456:	4625      	mov	r5, r4
 8008458:	4628      	mov	r0, r5
 800845a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800845c:	f000 fc54 	bl	8008d08 <_malloc_usable_size_r>
 8008460:	42a0      	cmp	r0, r4
 8008462:	d20f      	bcs.n	8008484 <_realloc_r+0x48>
 8008464:	4621      	mov	r1, r4
 8008466:	4638      	mov	r0, r7
 8008468:	f7ff fda4 	bl	8007fb4 <_malloc_r>
 800846c:	4605      	mov	r5, r0
 800846e:	2800      	cmp	r0, #0
 8008470:	d0f2      	beq.n	8008458 <_realloc_r+0x1c>
 8008472:	4631      	mov	r1, r6
 8008474:	4622      	mov	r2, r4
 8008476:	f7ff f873 	bl	8007560 <memcpy>
 800847a:	4631      	mov	r1, r6
 800847c:	4638      	mov	r0, r7
 800847e:	f7ff fd49 	bl	8007f14 <_free_r>
 8008482:	e7e9      	b.n	8008458 <_realloc_r+0x1c>
 8008484:	4635      	mov	r5, r6
 8008486:	e7e7      	b.n	8008458 <_realloc_r+0x1c>

08008488 <__sfputc_r>:
 8008488:	6893      	ldr	r3, [r2, #8]
 800848a:	3b01      	subs	r3, #1
 800848c:	2b00      	cmp	r3, #0
 800848e:	b410      	push	{r4}
 8008490:	6093      	str	r3, [r2, #8]
 8008492:	da08      	bge.n	80084a6 <__sfputc_r+0x1e>
 8008494:	6994      	ldr	r4, [r2, #24]
 8008496:	42a3      	cmp	r3, r4
 8008498:	db01      	blt.n	800849e <__sfputc_r+0x16>
 800849a:	290a      	cmp	r1, #10
 800849c:	d103      	bne.n	80084a6 <__sfputc_r+0x1e>
 800849e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084a2:	f000 b94b 	b.w	800873c <__swbuf_r>
 80084a6:	6813      	ldr	r3, [r2, #0]
 80084a8:	1c58      	adds	r0, r3, #1
 80084aa:	6010      	str	r0, [r2, #0]
 80084ac:	7019      	strb	r1, [r3, #0]
 80084ae:	4608      	mov	r0, r1
 80084b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <__sfputs_r>:
 80084b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084b8:	4606      	mov	r6, r0
 80084ba:	460f      	mov	r7, r1
 80084bc:	4614      	mov	r4, r2
 80084be:	18d5      	adds	r5, r2, r3
 80084c0:	42ac      	cmp	r4, r5
 80084c2:	d101      	bne.n	80084c8 <__sfputs_r+0x12>
 80084c4:	2000      	movs	r0, #0
 80084c6:	e007      	b.n	80084d8 <__sfputs_r+0x22>
 80084c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084cc:	463a      	mov	r2, r7
 80084ce:	4630      	mov	r0, r6
 80084d0:	f7ff ffda 	bl	8008488 <__sfputc_r>
 80084d4:	1c43      	adds	r3, r0, #1
 80084d6:	d1f3      	bne.n	80084c0 <__sfputs_r+0xa>
 80084d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080084dc <_vfiprintf_r>:
 80084dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e0:	460d      	mov	r5, r1
 80084e2:	b09d      	sub	sp, #116	; 0x74
 80084e4:	4614      	mov	r4, r2
 80084e6:	4698      	mov	r8, r3
 80084e8:	4606      	mov	r6, r0
 80084ea:	b118      	cbz	r0, 80084f4 <_vfiprintf_r+0x18>
 80084ec:	6983      	ldr	r3, [r0, #24]
 80084ee:	b90b      	cbnz	r3, 80084f4 <_vfiprintf_r+0x18>
 80084f0:	f000 fb06 	bl	8008b00 <__sinit>
 80084f4:	4b89      	ldr	r3, [pc, #548]	; (800871c <_vfiprintf_r+0x240>)
 80084f6:	429d      	cmp	r5, r3
 80084f8:	d11b      	bne.n	8008532 <_vfiprintf_r+0x56>
 80084fa:	6875      	ldr	r5, [r6, #4]
 80084fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084fe:	07d9      	lsls	r1, r3, #31
 8008500:	d405      	bmi.n	800850e <_vfiprintf_r+0x32>
 8008502:	89ab      	ldrh	r3, [r5, #12]
 8008504:	059a      	lsls	r2, r3, #22
 8008506:	d402      	bmi.n	800850e <_vfiprintf_r+0x32>
 8008508:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800850a:	f000 fb97 	bl	8008c3c <__retarget_lock_acquire_recursive>
 800850e:	89ab      	ldrh	r3, [r5, #12]
 8008510:	071b      	lsls	r3, r3, #28
 8008512:	d501      	bpl.n	8008518 <_vfiprintf_r+0x3c>
 8008514:	692b      	ldr	r3, [r5, #16]
 8008516:	b9eb      	cbnz	r3, 8008554 <_vfiprintf_r+0x78>
 8008518:	4629      	mov	r1, r5
 800851a:	4630      	mov	r0, r6
 800851c:	f000 f960 	bl	80087e0 <__swsetup_r>
 8008520:	b1c0      	cbz	r0, 8008554 <_vfiprintf_r+0x78>
 8008522:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008524:	07dc      	lsls	r4, r3, #31
 8008526:	d50e      	bpl.n	8008546 <_vfiprintf_r+0x6a>
 8008528:	f04f 30ff 	mov.w	r0, #4294967295
 800852c:	b01d      	add	sp, #116	; 0x74
 800852e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008532:	4b7b      	ldr	r3, [pc, #492]	; (8008720 <_vfiprintf_r+0x244>)
 8008534:	429d      	cmp	r5, r3
 8008536:	d101      	bne.n	800853c <_vfiprintf_r+0x60>
 8008538:	68b5      	ldr	r5, [r6, #8]
 800853a:	e7df      	b.n	80084fc <_vfiprintf_r+0x20>
 800853c:	4b79      	ldr	r3, [pc, #484]	; (8008724 <_vfiprintf_r+0x248>)
 800853e:	429d      	cmp	r5, r3
 8008540:	bf08      	it	eq
 8008542:	68f5      	ldreq	r5, [r6, #12]
 8008544:	e7da      	b.n	80084fc <_vfiprintf_r+0x20>
 8008546:	89ab      	ldrh	r3, [r5, #12]
 8008548:	0598      	lsls	r0, r3, #22
 800854a:	d4ed      	bmi.n	8008528 <_vfiprintf_r+0x4c>
 800854c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800854e:	f000 fb76 	bl	8008c3e <__retarget_lock_release_recursive>
 8008552:	e7e9      	b.n	8008528 <_vfiprintf_r+0x4c>
 8008554:	2300      	movs	r3, #0
 8008556:	9309      	str	r3, [sp, #36]	; 0x24
 8008558:	2320      	movs	r3, #32
 800855a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800855e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008562:	2330      	movs	r3, #48	; 0x30
 8008564:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008728 <_vfiprintf_r+0x24c>
 8008568:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800856c:	f04f 0901 	mov.w	r9, #1
 8008570:	4623      	mov	r3, r4
 8008572:	469a      	mov	sl, r3
 8008574:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008578:	b10a      	cbz	r2, 800857e <_vfiprintf_r+0xa2>
 800857a:	2a25      	cmp	r2, #37	; 0x25
 800857c:	d1f9      	bne.n	8008572 <_vfiprintf_r+0x96>
 800857e:	ebba 0b04 	subs.w	fp, sl, r4
 8008582:	d00b      	beq.n	800859c <_vfiprintf_r+0xc0>
 8008584:	465b      	mov	r3, fp
 8008586:	4622      	mov	r2, r4
 8008588:	4629      	mov	r1, r5
 800858a:	4630      	mov	r0, r6
 800858c:	f7ff ff93 	bl	80084b6 <__sfputs_r>
 8008590:	3001      	adds	r0, #1
 8008592:	f000 80aa 	beq.w	80086ea <_vfiprintf_r+0x20e>
 8008596:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008598:	445a      	add	r2, fp
 800859a:	9209      	str	r2, [sp, #36]	; 0x24
 800859c:	f89a 3000 	ldrb.w	r3, [sl]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 80a2 	beq.w	80086ea <_vfiprintf_r+0x20e>
 80085a6:	2300      	movs	r3, #0
 80085a8:	f04f 32ff 	mov.w	r2, #4294967295
 80085ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085b0:	f10a 0a01 	add.w	sl, sl, #1
 80085b4:	9304      	str	r3, [sp, #16]
 80085b6:	9307      	str	r3, [sp, #28]
 80085b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085bc:	931a      	str	r3, [sp, #104]	; 0x68
 80085be:	4654      	mov	r4, sl
 80085c0:	2205      	movs	r2, #5
 80085c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085c6:	4858      	ldr	r0, [pc, #352]	; (8008728 <_vfiprintf_r+0x24c>)
 80085c8:	f7f7 fe92 	bl	80002f0 <memchr>
 80085cc:	9a04      	ldr	r2, [sp, #16]
 80085ce:	b9d8      	cbnz	r0, 8008608 <_vfiprintf_r+0x12c>
 80085d0:	06d1      	lsls	r1, r2, #27
 80085d2:	bf44      	itt	mi
 80085d4:	2320      	movmi	r3, #32
 80085d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085da:	0713      	lsls	r3, r2, #28
 80085dc:	bf44      	itt	mi
 80085de:	232b      	movmi	r3, #43	; 0x2b
 80085e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085e4:	f89a 3000 	ldrb.w	r3, [sl]
 80085e8:	2b2a      	cmp	r3, #42	; 0x2a
 80085ea:	d015      	beq.n	8008618 <_vfiprintf_r+0x13c>
 80085ec:	9a07      	ldr	r2, [sp, #28]
 80085ee:	4654      	mov	r4, sl
 80085f0:	2000      	movs	r0, #0
 80085f2:	f04f 0c0a 	mov.w	ip, #10
 80085f6:	4621      	mov	r1, r4
 80085f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085fc:	3b30      	subs	r3, #48	; 0x30
 80085fe:	2b09      	cmp	r3, #9
 8008600:	d94e      	bls.n	80086a0 <_vfiprintf_r+0x1c4>
 8008602:	b1b0      	cbz	r0, 8008632 <_vfiprintf_r+0x156>
 8008604:	9207      	str	r2, [sp, #28]
 8008606:	e014      	b.n	8008632 <_vfiprintf_r+0x156>
 8008608:	eba0 0308 	sub.w	r3, r0, r8
 800860c:	fa09 f303 	lsl.w	r3, r9, r3
 8008610:	4313      	orrs	r3, r2
 8008612:	9304      	str	r3, [sp, #16]
 8008614:	46a2      	mov	sl, r4
 8008616:	e7d2      	b.n	80085be <_vfiprintf_r+0xe2>
 8008618:	9b03      	ldr	r3, [sp, #12]
 800861a:	1d19      	adds	r1, r3, #4
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	9103      	str	r1, [sp, #12]
 8008620:	2b00      	cmp	r3, #0
 8008622:	bfbb      	ittet	lt
 8008624:	425b      	neglt	r3, r3
 8008626:	f042 0202 	orrlt.w	r2, r2, #2
 800862a:	9307      	strge	r3, [sp, #28]
 800862c:	9307      	strlt	r3, [sp, #28]
 800862e:	bfb8      	it	lt
 8008630:	9204      	strlt	r2, [sp, #16]
 8008632:	7823      	ldrb	r3, [r4, #0]
 8008634:	2b2e      	cmp	r3, #46	; 0x2e
 8008636:	d10c      	bne.n	8008652 <_vfiprintf_r+0x176>
 8008638:	7863      	ldrb	r3, [r4, #1]
 800863a:	2b2a      	cmp	r3, #42	; 0x2a
 800863c:	d135      	bne.n	80086aa <_vfiprintf_r+0x1ce>
 800863e:	9b03      	ldr	r3, [sp, #12]
 8008640:	1d1a      	adds	r2, r3, #4
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	9203      	str	r2, [sp, #12]
 8008646:	2b00      	cmp	r3, #0
 8008648:	bfb8      	it	lt
 800864a:	f04f 33ff 	movlt.w	r3, #4294967295
 800864e:	3402      	adds	r4, #2
 8008650:	9305      	str	r3, [sp, #20]
 8008652:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008738 <_vfiprintf_r+0x25c>
 8008656:	7821      	ldrb	r1, [r4, #0]
 8008658:	2203      	movs	r2, #3
 800865a:	4650      	mov	r0, sl
 800865c:	f7f7 fe48 	bl	80002f0 <memchr>
 8008660:	b140      	cbz	r0, 8008674 <_vfiprintf_r+0x198>
 8008662:	2340      	movs	r3, #64	; 0x40
 8008664:	eba0 000a 	sub.w	r0, r0, sl
 8008668:	fa03 f000 	lsl.w	r0, r3, r0
 800866c:	9b04      	ldr	r3, [sp, #16]
 800866e:	4303      	orrs	r3, r0
 8008670:	3401      	adds	r4, #1
 8008672:	9304      	str	r3, [sp, #16]
 8008674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008678:	482c      	ldr	r0, [pc, #176]	; (800872c <_vfiprintf_r+0x250>)
 800867a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800867e:	2206      	movs	r2, #6
 8008680:	f7f7 fe36 	bl	80002f0 <memchr>
 8008684:	2800      	cmp	r0, #0
 8008686:	d03f      	beq.n	8008708 <_vfiprintf_r+0x22c>
 8008688:	4b29      	ldr	r3, [pc, #164]	; (8008730 <_vfiprintf_r+0x254>)
 800868a:	bb1b      	cbnz	r3, 80086d4 <_vfiprintf_r+0x1f8>
 800868c:	9b03      	ldr	r3, [sp, #12]
 800868e:	3307      	adds	r3, #7
 8008690:	f023 0307 	bic.w	r3, r3, #7
 8008694:	3308      	adds	r3, #8
 8008696:	9303      	str	r3, [sp, #12]
 8008698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800869a:	443b      	add	r3, r7
 800869c:	9309      	str	r3, [sp, #36]	; 0x24
 800869e:	e767      	b.n	8008570 <_vfiprintf_r+0x94>
 80086a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80086a4:	460c      	mov	r4, r1
 80086a6:	2001      	movs	r0, #1
 80086a8:	e7a5      	b.n	80085f6 <_vfiprintf_r+0x11a>
 80086aa:	2300      	movs	r3, #0
 80086ac:	3401      	adds	r4, #1
 80086ae:	9305      	str	r3, [sp, #20]
 80086b0:	4619      	mov	r1, r3
 80086b2:	f04f 0c0a 	mov.w	ip, #10
 80086b6:	4620      	mov	r0, r4
 80086b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086bc:	3a30      	subs	r2, #48	; 0x30
 80086be:	2a09      	cmp	r2, #9
 80086c0:	d903      	bls.n	80086ca <_vfiprintf_r+0x1ee>
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d0c5      	beq.n	8008652 <_vfiprintf_r+0x176>
 80086c6:	9105      	str	r1, [sp, #20]
 80086c8:	e7c3      	b.n	8008652 <_vfiprintf_r+0x176>
 80086ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80086ce:	4604      	mov	r4, r0
 80086d0:	2301      	movs	r3, #1
 80086d2:	e7f0      	b.n	80086b6 <_vfiprintf_r+0x1da>
 80086d4:	ab03      	add	r3, sp, #12
 80086d6:	9300      	str	r3, [sp, #0]
 80086d8:	462a      	mov	r2, r5
 80086da:	4b16      	ldr	r3, [pc, #88]	; (8008734 <_vfiprintf_r+0x258>)
 80086dc:	a904      	add	r1, sp, #16
 80086de:	4630      	mov	r0, r6
 80086e0:	f7fc f946 	bl	8004970 <_printf_float>
 80086e4:	4607      	mov	r7, r0
 80086e6:	1c78      	adds	r0, r7, #1
 80086e8:	d1d6      	bne.n	8008698 <_vfiprintf_r+0x1bc>
 80086ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086ec:	07d9      	lsls	r1, r3, #31
 80086ee:	d405      	bmi.n	80086fc <_vfiprintf_r+0x220>
 80086f0:	89ab      	ldrh	r3, [r5, #12]
 80086f2:	059a      	lsls	r2, r3, #22
 80086f4:	d402      	bmi.n	80086fc <_vfiprintf_r+0x220>
 80086f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086f8:	f000 faa1 	bl	8008c3e <__retarget_lock_release_recursive>
 80086fc:	89ab      	ldrh	r3, [r5, #12]
 80086fe:	065b      	lsls	r3, r3, #25
 8008700:	f53f af12 	bmi.w	8008528 <_vfiprintf_r+0x4c>
 8008704:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008706:	e711      	b.n	800852c <_vfiprintf_r+0x50>
 8008708:	ab03      	add	r3, sp, #12
 800870a:	9300      	str	r3, [sp, #0]
 800870c:	462a      	mov	r2, r5
 800870e:	4b09      	ldr	r3, [pc, #36]	; (8008734 <_vfiprintf_r+0x258>)
 8008710:	a904      	add	r1, sp, #16
 8008712:	4630      	mov	r0, r6
 8008714:	f7fc fbb8 	bl	8004e88 <_printf_i>
 8008718:	e7e4      	b.n	80086e4 <_vfiprintf_r+0x208>
 800871a:	bf00      	nop
 800871c:	080093d4 	.word	0x080093d4
 8008720:	080093f4 	.word	0x080093f4
 8008724:	080093b4 	.word	0x080093b4
 8008728:	08009364 	.word	0x08009364
 800872c:	0800936e 	.word	0x0800936e
 8008730:	08004971 	.word	0x08004971
 8008734:	080084b7 	.word	0x080084b7
 8008738:	0800936a 	.word	0x0800936a

0800873c <__swbuf_r>:
 800873c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800873e:	460e      	mov	r6, r1
 8008740:	4614      	mov	r4, r2
 8008742:	4605      	mov	r5, r0
 8008744:	b118      	cbz	r0, 800874e <__swbuf_r+0x12>
 8008746:	6983      	ldr	r3, [r0, #24]
 8008748:	b90b      	cbnz	r3, 800874e <__swbuf_r+0x12>
 800874a:	f000 f9d9 	bl	8008b00 <__sinit>
 800874e:	4b21      	ldr	r3, [pc, #132]	; (80087d4 <__swbuf_r+0x98>)
 8008750:	429c      	cmp	r4, r3
 8008752:	d12b      	bne.n	80087ac <__swbuf_r+0x70>
 8008754:	686c      	ldr	r4, [r5, #4]
 8008756:	69a3      	ldr	r3, [r4, #24]
 8008758:	60a3      	str	r3, [r4, #8]
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	071a      	lsls	r2, r3, #28
 800875e:	d52f      	bpl.n	80087c0 <__swbuf_r+0x84>
 8008760:	6923      	ldr	r3, [r4, #16]
 8008762:	b36b      	cbz	r3, 80087c0 <__swbuf_r+0x84>
 8008764:	6923      	ldr	r3, [r4, #16]
 8008766:	6820      	ldr	r0, [r4, #0]
 8008768:	1ac0      	subs	r0, r0, r3
 800876a:	6963      	ldr	r3, [r4, #20]
 800876c:	b2f6      	uxtb	r6, r6
 800876e:	4283      	cmp	r3, r0
 8008770:	4637      	mov	r7, r6
 8008772:	dc04      	bgt.n	800877e <__swbuf_r+0x42>
 8008774:	4621      	mov	r1, r4
 8008776:	4628      	mov	r0, r5
 8008778:	f000 f92e 	bl	80089d8 <_fflush_r>
 800877c:	bb30      	cbnz	r0, 80087cc <__swbuf_r+0x90>
 800877e:	68a3      	ldr	r3, [r4, #8]
 8008780:	3b01      	subs	r3, #1
 8008782:	60a3      	str	r3, [r4, #8]
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	1c5a      	adds	r2, r3, #1
 8008788:	6022      	str	r2, [r4, #0]
 800878a:	701e      	strb	r6, [r3, #0]
 800878c:	6963      	ldr	r3, [r4, #20]
 800878e:	3001      	adds	r0, #1
 8008790:	4283      	cmp	r3, r0
 8008792:	d004      	beq.n	800879e <__swbuf_r+0x62>
 8008794:	89a3      	ldrh	r3, [r4, #12]
 8008796:	07db      	lsls	r3, r3, #31
 8008798:	d506      	bpl.n	80087a8 <__swbuf_r+0x6c>
 800879a:	2e0a      	cmp	r6, #10
 800879c:	d104      	bne.n	80087a8 <__swbuf_r+0x6c>
 800879e:	4621      	mov	r1, r4
 80087a0:	4628      	mov	r0, r5
 80087a2:	f000 f919 	bl	80089d8 <_fflush_r>
 80087a6:	b988      	cbnz	r0, 80087cc <__swbuf_r+0x90>
 80087a8:	4638      	mov	r0, r7
 80087aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087ac:	4b0a      	ldr	r3, [pc, #40]	; (80087d8 <__swbuf_r+0x9c>)
 80087ae:	429c      	cmp	r4, r3
 80087b0:	d101      	bne.n	80087b6 <__swbuf_r+0x7a>
 80087b2:	68ac      	ldr	r4, [r5, #8]
 80087b4:	e7cf      	b.n	8008756 <__swbuf_r+0x1a>
 80087b6:	4b09      	ldr	r3, [pc, #36]	; (80087dc <__swbuf_r+0xa0>)
 80087b8:	429c      	cmp	r4, r3
 80087ba:	bf08      	it	eq
 80087bc:	68ec      	ldreq	r4, [r5, #12]
 80087be:	e7ca      	b.n	8008756 <__swbuf_r+0x1a>
 80087c0:	4621      	mov	r1, r4
 80087c2:	4628      	mov	r0, r5
 80087c4:	f000 f80c 	bl	80087e0 <__swsetup_r>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	d0cb      	beq.n	8008764 <__swbuf_r+0x28>
 80087cc:	f04f 37ff 	mov.w	r7, #4294967295
 80087d0:	e7ea      	b.n	80087a8 <__swbuf_r+0x6c>
 80087d2:	bf00      	nop
 80087d4:	080093d4 	.word	0x080093d4
 80087d8:	080093f4 	.word	0x080093f4
 80087dc:	080093b4 	.word	0x080093b4

080087e0 <__swsetup_r>:
 80087e0:	4b32      	ldr	r3, [pc, #200]	; (80088ac <__swsetup_r+0xcc>)
 80087e2:	b570      	push	{r4, r5, r6, lr}
 80087e4:	681d      	ldr	r5, [r3, #0]
 80087e6:	4606      	mov	r6, r0
 80087e8:	460c      	mov	r4, r1
 80087ea:	b125      	cbz	r5, 80087f6 <__swsetup_r+0x16>
 80087ec:	69ab      	ldr	r3, [r5, #24]
 80087ee:	b913      	cbnz	r3, 80087f6 <__swsetup_r+0x16>
 80087f0:	4628      	mov	r0, r5
 80087f2:	f000 f985 	bl	8008b00 <__sinit>
 80087f6:	4b2e      	ldr	r3, [pc, #184]	; (80088b0 <__swsetup_r+0xd0>)
 80087f8:	429c      	cmp	r4, r3
 80087fa:	d10f      	bne.n	800881c <__swsetup_r+0x3c>
 80087fc:	686c      	ldr	r4, [r5, #4]
 80087fe:	89a3      	ldrh	r3, [r4, #12]
 8008800:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008804:	0719      	lsls	r1, r3, #28
 8008806:	d42c      	bmi.n	8008862 <__swsetup_r+0x82>
 8008808:	06dd      	lsls	r5, r3, #27
 800880a:	d411      	bmi.n	8008830 <__swsetup_r+0x50>
 800880c:	2309      	movs	r3, #9
 800880e:	6033      	str	r3, [r6, #0]
 8008810:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008814:	81a3      	strh	r3, [r4, #12]
 8008816:	f04f 30ff 	mov.w	r0, #4294967295
 800881a:	e03e      	b.n	800889a <__swsetup_r+0xba>
 800881c:	4b25      	ldr	r3, [pc, #148]	; (80088b4 <__swsetup_r+0xd4>)
 800881e:	429c      	cmp	r4, r3
 8008820:	d101      	bne.n	8008826 <__swsetup_r+0x46>
 8008822:	68ac      	ldr	r4, [r5, #8]
 8008824:	e7eb      	b.n	80087fe <__swsetup_r+0x1e>
 8008826:	4b24      	ldr	r3, [pc, #144]	; (80088b8 <__swsetup_r+0xd8>)
 8008828:	429c      	cmp	r4, r3
 800882a:	bf08      	it	eq
 800882c:	68ec      	ldreq	r4, [r5, #12]
 800882e:	e7e6      	b.n	80087fe <__swsetup_r+0x1e>
 8008830:	0758      	lsls	r0, r3, #29
 8008832:	d512      	bpl.n	800885a <__swsetup_r+0x7a>
 8008834:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008836:	b141      	cbz	r1, 800884a <__swsetup_r+0x6a>
 8008838:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800883c:	4299      	cmp	r1, r3
 800883e:	d002      	beq.n	8008846 <__swsetup_r+0x66>
 8008840:	4630      	mov	r0, r6
 8008842:	f7ff fb67 	bl	8007f14 <_free_r>
 8008846:	2300      	movs	r3, #0
 8008848:	6363      	str	r3, [r4, #52]	; 0x34
 800884a:	89a3      	ldrh	r3, [r4, #12]
 800884c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008850:	81a3      	strh	r3, [r4, #12]
 8008852:	2300      	movs	r3, #0
 8008854:	6063      	str	r3, [r4, #4]
 8008856:	6923      	ldr	r3, [r4, #16]
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	89a3      	ldrh	r3, [r4, #12]
 800885c:	f043 0308 	orr.w	r3, r3, #8
 8008860:	81a3      	strh	r3, [r4, #12]
 8008862:	6923      	ldr	r3, [r4, #16]
 8008864:	b94b      	cbnz	r3, 800887a <__swsetup_r+0x9a>
 8008866:	89a3      	ldrh	r3, [r4, #12]
 8008868:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800886c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008870:	d003      	beq.n	800887a <__swsetup_r+0x9a>
 8008872:	4621      	mov	r1, r4
 8008874:	4630      	mov	r0, r6
 8008876:	f000 fa07 	bl	8008c88 <__smakebuf_r>
 800887a:	89a0      	ldrh	r0, [r4, #12]
 800887c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008880:	f010 0301 	ands.w	r3, r0, #1
 8008884:	d00a      	beq.n	800889c <__swsetup_r+0xbc>
 8008886:	2300      	movs	r3, #0
 8008888:	60a3      	str	r3, [r4, #8]
 800888a:	6963      	ldr	r3, [r4, #20]
 800888c:	425b      	negs	r3, r3
 800888e:	61a3      	str	r3, [r4, #24]
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	b943      	cbnz	r3, 80088a6 <__swsetup_r+0xc6>
 8008894:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008898:	d1ba      	bne.n	8008810 <__swsetup_r+0x30>
 800889a:	bd70      	pop	{r4, r5, r6, pc}
 800889c:	0781      	lsls	r1, r0, #30
 800889e:	bf58      	it	pl
 80088a0:	6963      	ldrpl	r3, [r4, #20]
 80088a2:	60a3      	str	r3, [r4, #8]
 80088a4:	e7f4      	b.n	8008890 <__swsetup_r+0xb0>
 80088a6:	2000      	movs	r0, #0
 80088a8:	e7f7      	b.n	800889a <__swsetup_r+0xba>
 80088aa:	bf00      	nop
 80088ac:	24000014 	.word	0x24000014
 80088b0:	080093d4 	.word	0x080093d4
 80088b4:	080093f4 	.word	0x080093f4
 80088b8:	080093b4 	.word	0x080093b4

080088bc <abort>:
 80088bc:	b508      	push	{r3, lr}
 80088be:	2006      	movs	r0, #6
 80088c0:	f000 fa52 	bl	8008d68 <raise>
 80088c4:	2001      	movs	r0, #1
 80088c6:	f7f8 fa1d 	bl	8000d04 <_exit>
	...

080088cc <__sflush_r>:
 80088cc:	898a      	ldrh	r2, [r1, #12]
 80088ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d2:	4605      	mov	r5, r0
 80088d4:	0710      	lsls	r0, r2, #28
 80088d6:	460c      	mov	r4, r1
 80088d8:	d458      	bmi.n	800898c <__sflush_r+0xc0>
 80088da:	684b      	ldr	r3, [r1, #4]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	dc05      	bgt.n	80088ec <__sflush_r+0x20>
 80088e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	dc02      	bgt.n	80088ec <__sflush_r+0x20>
 80088e6:	2000      	movs	r0, #0
 80088e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088ee:	2e00      	cmp	r6, #0
 80088f0:	d0f9      	beq.n	80088e6 <__sflush_r+0x1a>
 80088f2:	2300      	movs	r3, #0
 80088f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80088f8:	682f      	ldr	r7, [r5, #0]
 80088fa:	602b      	str	r3, [r5, #0]
 80088fc:	d032      	beq.n	8008964 <__sflush_r+0x98>
 80088fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008900:	89a3      	ldrh	r3, [r4, #12]
 8008902:	075a      	lsls	r2, r3, #29
 8008904:	d505      	bpl.n	8008912 <__sflush_r+0x46>
 8008906:	6863      	ldr	r3, [r4, #4]
 8008908:	1ac0      	subs	r0, r0, r3
 800890a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800890c:	b10b      	cbz	r3, 8008912 <__sflush_r+0x46>
 800890e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008910:	1ac0      	subs	r0, r0, r3
 8008912:	2300      	movs	r3, #0
 8008914:	4602      	mov	r2, r0
 8008916:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008918:	6a21      	ldr	r1, [r4, #32]
 800891a:	4628      	mov	r0, r5
 800891c:	47b0      	blx	r6
 800891e:	1c43      	adds	r3, r0, #1
 8008920:	89a3      	ldrh	r3, [r4, #12]
 8008922:	d106      	bne.n	8008932 <__sflush_r+0x66>
 8008924:	6829      	ldr	r1, [r5, #0]
 8008926:	291d      	cmp	r1, #29
 8008928:	d82c      	bhi.n	8008984 <__sflush_r+0xb8>
 800892a:	4a2a      	ldr	r2, [pc, #168]	; (80089d4 <__sflush_r+0x108>)
 800892c:	40ca      	lsrs	r2, r1
 800892e:	07d6      	lsls	r6, r2, #31
 8008930:	d528      	bpl.n	8008984 <__sflush_r+0xb8>
 8008932:	2200      	movs	r2, #0
 8008934:	6062      	str	r2, [r4, #4]
 8008936:	04d9      	lsls	r1, r3, #19
 8008938:	6922      	ldr	r2, [r4, #16]
 800893a:	6022      	str	r2, [r4, #0]
 800893c:	d504      	bpl.n	8008948 <__sflush_r+0x7c>
 800893e:	1c42      	adds	r2, r0, #1
 8008940:	d101      	bne.n	8008946 <__sflush_r+0x7a>
 8008942:	682b      	ldr	r3, [r5, #0]
 8008944:	b903      	cbnz	r3, 8008948 <__sflush_r+0x7c>
 8008946:	6560      	str	r0, [r4, #84]	; 0x54
 8008948:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800894a:	602f      	str	r7, [r5, #0]
 800894c:	2900      	cmp	r1, #0
 800894e:	d0ca      	beq.n	80088e6 <__sflush_r+0x1a>
 8008950:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008954:	4299      	cmp	r1, r3
 8008956:	d002      	beq.n	800895e <__sflush_r+0x92>
 8008958:	4628      	mov	r0, r5
 800895a:	f7ff fadb 	bl	8007f14 <_free_r>
 800895e:	2000      	movs	r0, #0
 8008960:	6360      	str	r0, [r4, #52]	; 0x34
 8008962:	e7c1      	b.n	80088e8 <__sflush_r+0x1c>
 8008964:	6a21      	ldr	r1, [r4, #32]
 8008966:	2301      	movs	r3, #1
 8008968:	4628      	mov	r0, r5
 800896a:	47b0      	blx	r6
 800896c:	1c41      	adds	r1, r0, #1
 800896e:	d1c7      	bne.n	8008900 <__sflush_r+0x34>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d0c4      	beq.n	8008900 <__sflush_r+0x34>
 8008976:	2b1d      	cmp	r3, #29
 8008978:	d001      	beq.n	800897e <__sflush_r+0xb2>
 800897a:	2b16      	cmp	r3, #22
 800897c:	d101      	bne.n	8008982 <__sflush_r+0xb6>
 800897e:	602f      	str	r7, [r5, #0]
 8008980:	e7b1      	b.n	80088e6 <__sflush_r+0x1a>
 8008982:	89a3      	ldrh	r3, [r4, #12]
 8008984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008988:	81a3      	strh	r3, [r4, #12]
 800898a:	e7ad      	b.n	80088e8 <__sflush_r+0x1c>
 800898c:	690f      	ldr	r7, [r1, #16]
 800898e:	2f00      	cmp	r7, #0
 8008990:	d0a9      	beq.n	80088e6 <__sflush_r+0x1a>
 8008992:	0793      	lsls	r3, r2, #30
 8008994:	680e      	ldr	r6, [r1, #0]
 8008996:	bf08      	it	eq
 8008998:	694b      	ldreq	r3, [r1, #20]
 800899a:	600f      	str	r7, [r1, #0]
 800899c:	bf18      	it	ne
 800899e:	2300      	movne	r3, #0
 80089a0:	eba6 0807 	sub.w	r8, r6, r7
 80089a4:	608b      	str	r3, [r1, #8]
 80089a6:	f1b8 0f00 	cmp.w	r8, #0
 80089aa:	dd9c      	ble.n	80088e6 <__sflush_r+0x1a>
 80089ac:	6a21      	ldr	r1, [r4, #32]
 80089ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80089b0:	4643      	mov	r3, r8
 80089b2:	463a      	mov	r2, r7
 80089b4:	4628      	mov	r0, r5
 80089b6:	47b0      	blx	r6
 80089b8:	2800      	cmp	r0, #0
 80089ba:	dc06      	bgt.n	80089ca <__sflush_r+0xfe>
 80089bc:	89a3      	ldrh	r3, [r4, #12]
 80089be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089c2:	81a3      	strh	r3, [r4, #12]
 80089c4:	f04f 30ff 	mov.w	r0, #4294967295
 80089c8:	e78e      	b.n	80088e8 <__sflush_r+0x1c>
 80089ca:	4407      	add	r7, r0
 80089cc:	eba8 0800 	sub.w	r8, r8, r0
 80089d0:	e7e9      	b.n	80089a6 <__sflush_r+0xda>
 80089d2:	bf00      	nop
 80089d4:	20400001 	.word	0x20400001

080089d8 <_fflush_r>:
 80089d8:	b538      	push	{r3, r4, r5, lr}
 80089da:	690b      	ldr	r3, [r1, #16]
 80089dc:	4605      	mov	r5, r0
 80089de:	460c      	mov	r4, r1
 80089e0:	b913      	cbnz	r3, 80089e8 <_fflush_r+0x10>
 80089e2:	2500      	movs	r5, #0
 80089e4:	4628      	mov	r0, r5
 80089e6:	bd38      	pop	{r3, r4, r5, pc}
 80089e8:	b118      	cbz	r0, 80089f2 <_fflush_r+0x1a>
 80089ea:	6983      	ldr	r3, [r0, #24]
 80089ec:	b90b      	cbnz	r3, 80089f2 <_fflush_r+0x1a>
 80089ee:	f000 f887 	bl	8008b00 <__sinit>
 80089f2:	4b14      	ldr	r3, [pc, #80]	; (8008a44 <_fflush_r+0x6c>)
 80089f4:	429c      	cmp	r4, r3
 80089f6:	d11b      	bne.n	8008a30 <_fflush_r+0x58>
 80089f8:	686c      	ldr	r4, [r5, #4]
 80089fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d0ef      	beq.n	80089e2 <_fflush_r+0xa>
 8008a02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a04:	07d0      	lsls	r0, r2, #31
 8008a06:	d404      	bmi.n	8008a12 <_fflush_r+0x3a>
 8008a08:	0599      	lsls	r1, r3, #22
 8008a0a:	d402      	bmi.n	8008a12 <_fflush_r+0x3a>
 8008a0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a0e:	f000 f915 	bl	8008c3c <__retarget_lock_acquire_recursive>
 8008a12:	4628      	mov	r0, r5
 8008a14:	4621      	mov	r1, r4
 8008a16:	f7ff ff59 	bl	80088cc <__sflush_r>
 8008a1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a1c:	07da      	lsls	r2, r3, #31
 8008a1e:	4605      	mov	r5, r0
 8008a20:	d4e0      	bmi.n	80089e4 <_fflush_r+0xc>
 8008a22:	89a3      	ldrh	r3, [r4, #12]
 8008a24:	059b      	lsls	r3, r3, #22
 8008a26:	d4dd      	bmi.n	80089e4 <_fflush_r+0xc>
 8008a28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a2a:	f000 f908 	bl	8008c3e <__retarget_lock_release_recursive>
 8008a2e:	e7d9      	b.n	80089e4 <_fflush_r+0xc>
 8008a30:	4b05      	ldr	r3, [pc, #20]	; (8008a48 <_fflush_r+0x70>)
 8008a32:	429c      	cmp	r4, r3
 8008a34:	d101      	bne.n	8008a3a <_fflush_r+0x62>
 8008a36:	68ac      	ldr	r4, [r5, #8]
 8008a38:	e7df      	b.n	80089fa <_fflush_r+0x22>
 8008a3a:	4b04      	ldr	r3, [pc, #16]	; (8008a4c <_fflush_r+0x74>)
 8008a3c:	429c      	cmp	r4, r3
 8008a3e:	bf08      	it	eq
 8008a40:	68ec      	ldreq	r4, [r5, #12]
 8008a42:	e7da      	b.n	80089fa <_fflush_r+0x22>
 8008a44:	080093d4 	.word	0x080093d4
 8008a48:	080093f4 	.word	0x080093f4
 8008a4c:	080093b4 	.word	0x080093b4

08008a50 <std>:
 8008a50:	2300      	movs	r3, #0
 8008a52:	b510      	push	{r4, lr}
 8008a54:	4604      	mov	r4, r0
 8008a56:	e9c0 3300 	strd	r3, r3, [r0]
 8008a5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a5e:	6083      	str	r3, [r0, #8]
 8008a60:	8181      	strh	r1, [r0, #12]
 8008a62:	6643      	str	r3, [r0, #100]	; 0x64
 8008a64:	81c2      	strh	r2, [r0, #14]
 8008a66:	6183      	str	r3, [r0, #24]
 8008a68:	4619      	mov	r1, r3
 8008a6a:	2208      	movs	r2, #8
 8008a6c:	305c      	adds	r0, #92	; 0x5c
 8008a6e:	f7fb fee5 	bl	800483c <memset>
 8008a72:	4b05      	ldr	r3, [pc, #20]	; (8008a88 <std+0x38>)
 8008a74:	6263      	str	r3, [r4, #36]	; 0x24
 8008a76:	4b05      	ldr	r3, [pc, #20]	; (8008a8c <std+0x3c>)
 8008a78:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a7a:	4b05      	ldr	r3, [pc, #20]	; (8008a90 <std+0x40>)
 8008a7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a7e:	4b05      	ldr	r3, [pc, #20]	; (8008a94 <std+0x44>)
 8008a80:	6224      	str	r4, [r4, #32]
 8008a82:	6323      	str	r3, [r4, #48]	; 0x30
 8008a84:	bd10      	pop	{r4, pc}
 8008a86:	bf00      	nop
 8008a88:	08008da1 	.word	0x08008da1
 8008a8c:	08008dc3 	.word	0x08008dc3
 8008a90:	08008dfb 	.word	0x08008dfb
 8008a94:	08008e1f 	.word	0x08008e1f

08008a98 <_cleanup_r>:
 8008a98:	4901      	ldr	r1, [pc, #4]	; (8008aa0 <_cleanup_r+0x8>)
 8008a9a:	f000 b8af 	b.w	8008bfc <_fwalk_reent>
 8008a9e:	bf00      	nop
 8008aa0:	080089d9 	.word	0x080089d9

08008aa4 <__sfmoreglue>:
 8008aa4:	b570      	push	{r4, r5, r6, lr}
 8008aa6:	1e4a      	subs	r2, r1, #1
 8008aa8:	2568      	movs	r5, #104	; 0x68
 8008aaa:	4355      	muls	r5, r2
 8008aac:	460e      	mov	r6, r1
 8008aae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008ab2:	f7ff fa7f 	bl	8007fb4 <_malloc_r>
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	b140      	cbz	r0, 8008acc <__sfmoreglue+0x28>
 8008aba:	2100      	movs	r1, #0
 8008abc:	e9c0 1600 	strd	r1, r6, [r0]
 8008ac0:	300c      	adds	r0, #12
 8008ac2:	60a0      	str	r0, [r4, #8]
 8008ac4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ac8:	f7fb feb8 	bl	800483c <memset>
 8008acc:	4620      	mov	r0, r4
 8008ace:	bd70      	pop	{r4, r5, r6, pc}

08008ad0 <__sfp_lock_acquire>:
 8008ad0:	4801      	ldr	r0, [pc, #4]	; (8008ad8 <__sfp_lock_acquire+0x8>)
 8008ad2:	f000 b8b3 	b.w	8008c3c <__retarget_lock_acquire_recursive>
 8008ad6:	bf00      	nop
 8008ad8:	24000274 	.word	0x24000274

08008adc <__sfp_lock_release>:
 8008adc:	4801      	ldr	r0, [pc, #4]	; (8008ae4 <__sfp_lock_release+0x8>)
 8008ade:	f000 b8ae 	b.w	8008c3e <__retarget_lock_release_recursive>
 8008ae2:	bf00      	nop
 8008ae4:	24000274 	.word	0x24000274

08008ae8 <__sinit_lock_acquire>:
 8008ae8:	4801      	ldr	r0, [pc, #4]	; (8008af0 <__sinit_lock_acquire+0x8>)
 8008aea:	f000 b8a7 	b.w	8008c3c <__retarget_lock_acquire_recursive>
 8008aee:	bf00      	nop
 8008af0:	2400026f 	.word	0x2400026f

08008af4 <__sinit_lock_release>:
 8008af4:	4801      	ldr	r0, [pc, #4]	; (8008afc <__sinit_lock_release+0x8>)
 8008af6:	f000 b8a2 	b.w	8008c3e <__retarget_lock_release_recursive>
 8008afa:	bf00      	nop
 8008afc:	2400026f 	.word	0x2400026f

08008b00 <__sinit>:
 8008b00:	b510      	push	{r4, lr}
 8008b02:	4604      	mov	r4, r0
 8008b04:	f7ff fff0 	bl	8008ae8 <__sinit_lock_acquire>
 8008b08:	69a3      	ldr	r3, [r4, #24]
 8008b0a:	b11b      	cbz	r3, 8008b14 <__sinit+0x14>
 8008b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b10:	f7ff bff0 	b.w	8008af4 <__sinit_lock_release>
 8008b14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008b18:	6523      	str	r3, [r4, #80]	; 0x50
 8008b1a:	4b13      	ldr	r3, [pc, #76]	; (8008b68 <__sinit+0x68>)
 8008b1c:	4a13      	ldr	r2, [pc, #76]	; (8008b6c <__sinit+0x6c>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	62a2      	str	r2, [r4, #40]	; 0x28
 8008b22:	42a3      	cmp	r3, r4
 8008b24:	bf04      	itt	eq
 8008b26:	2301      	moveq	r3, #1
 8008b28:	61a3      	streq	r3, [r4, #24]
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	f000 f820 	bl	8008b70 <__sfp>
 8008b30:	6060      	str	r0, [r4, #4]
 8008b32:	4620      	mov	r0, r4
 8008b34:	f000 f81c 	bl	8008b70 <__sfp>
 8008b38:	60a0      	str	r0, [r4, #8]
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	f000 f818 	bl	8008b70 <__sfp>
 8008b40:	2200      	movs	r2, #0
 8008b42:	60e0      	str	r0, [r4, #12]
 8008b44:	2104      	movs	r1, #4
 8008b46:	6860      	ldr	r0, [r4, #4]
 8008b48:	f7ff ff82 	bl	8008a50 <std>
 8008b4c:	68a0      	ldr	r0, [r4, #8]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	2109      	movs	r1, #9
 8008b52:	f7ff ff7d 	bl	8008a50 <std>
 8008b56:	68e0      	ldr	r0, [r4, #12]
 8008b58:	2202      	movs	r2, #2
 8008b5a:	2112      	movs	r1, #18
 8008b5c:	f7ff ff78 	bl	8008a50 <std>
 8008b60:	2301      	movs	r3, #1
 8008b62:	61a3      	str	r3, [r4, #24]
 8008b64:	e7d2      	b.n	8008b0c <__sinit+0xc>
 8008b66:	bf00      	nop
 8008b68:	08008f60 	.word	0x08008f60
 8008b6c:	08008a99 	.word	0x08008a99

08008b70 <__sfp>:
 8008b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b72:	4607      	mov	r7, r0
 8008b74:	f7ff ffac 	bl	8008ad0 <__sfp_lock_acquire>
 8008b78:	4b1e      	ldr	r3, [pc, #120]	; (8008bf4 <__sfp+0x84>)
 8008b7a:	681e      	ldr	r6, [r3, #0]
 8008b7c:	69b3      	ldr	r3, [r6, #24]
 8008b7e:	b913      	cbnz	r3, 8008b86 <__sfp+0x16>
 8008b80:	4630      	mov	r0, r6
 8008b82:	f7ff ffbd 	bl	8008b00 <__sinit>
 8008b86:	3648      	adds	r6, #72	; 0x48
 8008b88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	d503      	bpl.n	8008b98 <__sfp+0x28>
 8008b90:	6833      	ldr	r3, [r6, #0]
 8008b92:	b30b      	cbz	r3, 8008bd8 <__sfp+0x68>
 8008b94:	6836      	ldr	r6, [r6, #0]
 8008b96:	e7f7      	b.n	8008b88 <__sfp+0x18>
 8008b98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b9c:	b9d5      	cbnz	r5, 8008bd4 <__sfp+0x64>
 8008b9e:	4b16      	ldr	r3, [pc, #88]	; (8008bf8 <__sfp+0x88>)
 8008ba0:	60e3      	str	r3, [r4, #12]
 8008ba2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008ba6:	6665      	str	r5, [r4, #100]	; 0x64
 8008ba8:	f000 f847 	bl	8008c3a <__retarget_lock_init_recursive>
 8008bac:	f7ff ff96 	bl	8008adc <__sfp_lock_release>
 8008bb0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008bb4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008bb8:	6025      	str	r5, [r4, #0]
 8008bba:	61a5      	str	r5, [r4, #24]
 8008bbc:	2208      	movs	r2, #8
 8008bbe:	4629      	mov	r1, r5
 8008bc0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008bc4:	f7fb fe3a 	bl	800483c <memset>
 8008bc8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008bcc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bd4:	3468      	adds	r4, #104	; 0x68
 8008bd6:	e7d9      	b.n	8008b8c <__sfp+0x1c>
 8008bd8:	2104      	movs	r1, #4
 8008bda:	4638      	mov	r0, r7
 8008bdc:	f7ff ff62 	bl	8008aa4 <__sfmoreglue>
 8008be0:	4604      	mov	r4, r0
 8008be2:	6030      	str	r0, [r6, #0]
 8008be4:	2800      	cmp	r0, #0
 8008be6:	d1d5      	bne.n	8008b94 <__sfp+0x24>
 8008be8:	f7ff ff78 	bl	8008adc <__sfp_lock_release>
 8008bec:	230c      	movs	r3, #12
 8008bee:	603b      	str	r3, [r7, #0]
 8008bf0:	e7ee      	b.n	8008bd0 <__sfp+0x60>
 8008bf2:	bf00      	nop
 8008bf4:	08008f60 	.word	0x08008f60
 8008bf8:	ffff0001 	.word	0xffff0001

08008bfc <_fwalk_reent>:
 8008bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c00:	4606      	mov	r6, r0
 8008c02:	4688      	mov	r8, r1
 8008c04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008c08:	2700      	movs	r7, #0
 8008c0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c0e:	f1b9 0901 	subs.w	r9, r9, #1
 8008c12:	d505      	bpl.n	8008c20 <_fwalk_reent+0x24>
 8008c14:	6824      	ldr	r4, [r4, #0]
 8008c16:	2c00      	cmp	r4, #0
 8008c18:	d1f7      	bne.n	8008c0a <_fwalk_reent+0xe>
 8008c1a:	4638      	mov	r0, r7
 8008c1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c20:	89ab      	ldrh	r3, [r5, #12]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d907      	bls.n	8008c36 <_fwalk_reent+0x3a>
 8008c26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	d003      	beq.n	8008c36 <_fwalk_reent+0x3a>
 8008c2e:	4629      	mov	r1, r5
 8008c30:	4630      	mov	r0, r6
 8008c32:	47c0      	blx	r8
 8008c34:	4307      	orrs	r7, r0
 8008c36:	3568      	adds	r5, #104	; 0x68
 8008c38:	e7e9      	b.n	8008c0e <_fwalk_reent+0x12>

08008c3a <__retarget_lock_init_recursive>:
 8008c3a:	4770      	bx	lr

08008c3c <__retarget_lock_acquire_recursive>:
 8008c3c:	4770      	bx	lr

08008c3e <__retarget_lock_release_recursive>:
 8008c3e:	4770      	bx	lr

08008c40 <__swhatbuf_r>:
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	460e      	mov	r6, r1
 8008c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c48:	2900      	cmp	r1, #0
 8008c4a:	b096      	sub	sp, #88	; 0x58
 8008c4c:	4614      	mov	r4, r2
 8008c4e:	461d      	mov	r5, r3
 8008c50:	da07      	bge.n	8008c62 <__swhatbuf_r+0x22>
 8008c52:	2300      	movs	r3, #0
 8008c54:	602b      	str	r3, [r5, #0]
 8008c56:	89b3      	ldrh	r3, [r6, #12]
 8008c58:	061a      	lsls	r2, r3, #24
 8008c5a:	d410      	bmi.n	8008c7e <__swhatbuf_r+0x3e>
 8008c5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c60:	e00e      	b.n	8008c80 <__swhatbuf_r+0x40>
 8008c62:	466a      	mov	r2, sp
 8008c64:	f000 f902 	bl	8008e6c <_fstat_r>
 8008c68:	2800      	cmp	r0, #0
 8008c6a:	dbf2      	blt.n	8008c52 <__swhatbuf_r+0x12>
 8008c6c:	9a01      	ldr	r2, [sp, #4]
 8008c6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008c72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008c76:	425a      	negs	r2, r3
 8008c78:	415a      	adcs	r2, r3
 8008c7a:	602a      	str	r2, [r5, #0]
 8008c7c:	e7ee      	b.n	8008c5c <__swhatbuf_r+0x1c>
 8008c7e:	2340      	movs	r3, #64	; 0x40
 8008c80:	2000      	movs	r0, #0
 8008c82:	6023      	str	r3, [r4, #0]
 8008c84:	b016      	add	sp, #88	; 0x58
 8008c86:	bd70      	pop	{r4, r5, r6, pc}

08008c88 <__smakebuf_r>:
 8008c88:	898b      	ldrh	r3, [r1, #12]
 8008c8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c8c:	079d      	lsls	r5, r3, #30
 8008c8e:	4606      	mov	r6, r0
 8008c90:	460c      	mov	r4, r1
 8008c92:	d507      	bpl.n	8008ca4 <__smakebuf_r+0x1c>
 8008c94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	6123      	str	r3, [r4, #16]
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	6163      	str	r3, [r4, #20]
 8008ca0:	b002      	add	sp, #8
 8008ca2:	bd70      	pop	{r4, r5, r6, pc}
 8008ca4:	ab01      	add	r3, sp, #4
 8008ca6:	466a      	mov	r2, sp
 8008ca8:	f7ff ffca 	bl	8008c40 <__swhatbuf_r>
 8008cac:	9900      	ldr	r1, [sp, #0]
 8008cae:	4605      	mov	r5, r0
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	f7ff f97f 	bl	8007fb4 <_malloc_r>
 8008cb6:	b948      	cbnz	r0, 8008ccc <__smakebuf_r+0x44>
 8008cb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cbc:	059a      	lsls	r2, r3, #22
 8008cbe:	d4ef      	bmi.n	8008ca0 <__smakebuf_r+0x18>
 8008cc0:	f023 0303 	bic.w	r3, r3, #3
 8008cc4:	f043 0302 	orr.w	r3, r3, #2
 8008cc8:	81a3      	strh	r3, [r4, #12]
 8008cca:	e7e3      	b.n	8008c94 <__smakebuf_r+0xc>
 8008ccc:	4b0d      	ldr	r3, [pc, #52]	; (8008d04 <__smakebuf_r+0x7c>)
 8008cce:	62b3      	str	r3, [r6, #40]	; 0x28
 8008cd0:	89a3      	ldrh	r3, [r4, #12]
 8008cd2:	6020      	str	r0, [r4, #0]
 8008cd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cd8:	81a3      	strh	r3, [r4, #12]
 8008cda:	9b00      	ldr	r3, [sp, #0]
 8008cdc:	6163      	str	r3, [r4, #20]
 8008cde:	9b01      	ldr	r3, [sp, #4]
 8008ce0:	6120      	str	r0, [r4, #16]
 8008ce2:	b15b      	cbz	r3, 8008cfc <__smakebuf_r+0x74>
 8008ce4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ce8:	4630      	mov	r0, r6
 8008cea:	f000 f8d1 	bl	8008e90 <_isatty_r>
 8008cee:	b128      	cbz	r0, 8008cfc <__smakebuf_r+0x74>
 8008cf0:	89a3      	ldrh	r3, [r4, #12]
 8008cf2:	f023 0303 	bic.w	r3, r3, #3
 8008cf6:	f043 0301 	orr.w	r3, r3, #1
 8008cfa:	81a3      	strh	r3, [r4, #12]
 8008cfc:	89a0      	ldrh	r0, [r4, #12]
 8008cfe:	4305      	orrs	r5, r0
 8008d00:	81a5      	strh	r5, [r4, #12]
 8008d02:	e7cd      	b.n	8008ca0 <__smakebuf_r+0x18>
 8008d04:	08008a99 	.word	0x08008a99

08008d08 <_malloc_usable_size_r>:
 8008d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d0c:	1f18      	subs	r0, r3, #4
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	bfbc      	itt	lt
 8008d12:	580b      	ldrlt	r3, [r1, r0]
 8008d14:	18c0      	addlt	r0, r0, r3
 8008d16:	4770      	bx	lr

08008d18 <_raise_r>:
 8008d18:	291f      	cmp	r1, #31
 8008d1a:	b538      	push	{r3, r4, r5, lr}
 8008d1c:	4604      	mov	r4, r0
 8008d1e:	460d      	mov	r5, r1
 8008d20:	d904      	bls.n	8008d2c <_raise_r+0x14>
 8008d22:	2316      	movs	r3, #22
 8008d24:	6003      	str	r3, [r0, #0]
 8008d26:	f04f 30ff 	mov.w	r0, #4294967295
 8008d2a:	bd38      	pop	{r3, r4, r5, pc}
 8008d2c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008d2e:	b112      	cbz	r2, 8008d36 <_raise_r+0x1e>
 8008d30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d34:	b94b      	cbnz	r3, 8008d4a <_raise_r+0x32>
 8008d36:	4620      	mov	r0, r4
 8008d38:	f000 f830 	bl	8008d9c <_getpid_r>
 8008d3c:	462a      	mov	r2, r5
 8008d3e:	4601      	mov	r1, r0
 8008d40:	4620      	mov	r0, r4
 8008d42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d46:	f000 b817 	b.w	8008d78 <_kill_r>
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d00a      	beq.n	8008d64 <_raise_r+0x4c>
 8008d4e:	1c59      	adds	r1, r3, #1
 8008d50:	d103      	bne.n	8008d5a <_raise_r+0x42>
 8008d52:	2316      	movs	r3, #22
 8008d54:	6003      	str	r3, [r0, #0]
 8008d56:	2001      	movs	r0, #1
 8008d58:	e7e7      	b.n	8008d2a <_raise_r+0x12>
 8008d5a:	2400      	movs	r4, #0
 8008d5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008d60:	4628      	mov	r0, r5
 8008d62:	4798      	blx	r3
 8008d64:	2000      	movs	r0, #0
 8008d66:	e7e0      	b.n	8008d2a <_raise_r+0x12>

08008d68 <raise>:
 8008d68:	4b02      	ldr	r3, [pc, #8]	; (8008d74 <raise+0xc>)
 8008d6a:	4601      	mov	r1, r0
 8008d6c:	6818      	ldr	r0, [r3, #0]
 8008d6e:	f7ff bfd3 	b.w	8008d18 <_raise_r>
 8008d72:	bf00      	nop
 8008d74:	24000014 	.word	0x24000014

08008d78 <_kill_r>:
 8008d78:	b538      	push	{r3, r4, r5, lr}
 8008d7a:	4d07      	ldr	r5, [pc, #28]	; (8008d98 <_kill_r+0x20>)
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	4604      	mov	r4, r0
 8008d80:	4608      	mov	r0, r1
 8008d82:	4611      	mov	r1, r2
 8008d84:	602b      	str	r3, [r5, #0]
 8008d86:	f7f7 ffad 	bl	8000ce4 <_kill>
 8008d8a:	1c43      	adds	r3, r0, #1
 8008d8c:	d102      	bne.n	8008d94 <_kill_r+0x1c>
 8008d8e:	682b      	ldr	r3, [r5, #0]
 8008d90:	b103      	cbz	r3, 8008d94 <_kill_r+0x1c>
 8008d92:	6023      	str	r3, [r4, #0]
 8008d94:	bd38      	pop	{r3, r4, r5, pc}
 8008d96:	bf00      	nop
 8008d98:	24000268 	.word	0x24000268

08008d9c <_getpid_r>:
 8008d9c:	f7f7 bf9a 	b.w	8000cd4 <_getpid>

08008da0 <__sread>:
 8008da0:	b510      	push	{r4, lr}
 8008da2:	460c      	mov	r4, r1
 8008da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008da8:	f000 f894 	bl	8008ed4 <_read_r>
 8008dac:	2800      	cmp	r0, #0
 8008dae:	bfab      	itete	ge
 8008db0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008db2:	89a3      	ldrhlt	r3, [r4, #12]
 8008db4:	181b      	addge	r3, r3, r0
 8008db6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008dba:	bfac      	ite	ge
 8008dbc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008dbe:	81a3      	strhlt	r3, [r4, #12]
 8008dc0:	bd10      	pop	{r4, pc}

08008dc2 <__swrite>:
 8008dc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dc6:	461f      	mov	r7, r3
 8008dc8:	898b      	ldrh	r3, [r1, #12]
 8008dca:	05db      	lsls	r3, r3, #23
 8008dcc:	4605      	mov	r5, r0
 8008dce:	460c      	mov	r4, r1
 8008dd0:	4616      	mov	r6, r2
 8008dd2:	d505      	bpl.n	8008de0 <__swrite+0x1e>
 8008dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dd8:	2302      	movs	r3, #2
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f000 f868 	bl	8008eb0 <_lseek_r>
 8008de0:	89a3      	ldrh	r3, [r4, #12]
 8008de2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008de6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008dea:	81a3      	strh	r3, [r4, #12]
 8008dec:	4632      	mov	r2, r6
 8008dee:	463b      	mov	r3, r7
 8008df0:	4628      	mov	r0, r5
 8008df2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008df6:	f000 b817 	b.w	8008e28 <_write_r>

08008dfa <__sseek>:
 8008dfa:	b510      	push	{r4, lr}
 8008dfc:	460c      	mov	r4, r1
 8008dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e02:	f000 f855 	bl	8008eb0 <_lseek_r>
 8008e06:	1c43      	adds	r3, r0, #1
 8008e08:	89a3      	ldrh	r3, [r4, #12]
 8008e0a:	bf15      	itete	ne
 8008e0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e16:	81a3      	strheq	r3, [r4, #12]
 8008e18:	bf18      	it	ne
 8008e1a:	81a3      	strhne	r3, [r4, #12]
 8008e1c:	bd10      	pop	{r4, pc}

08008e1e <__sclose>:
 8008e1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e22:	f000 b813 	b.w	8008e4c <_close_r>
	...

08008e28 <_write_r>:
 8008e28:	b538      	push	{r3, r4, r5, lr}
 8008e2a:	4d07      	ldr	r5, [pc, #28]	; (8008e48 <_write_r+0x20>)
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	4608      	mov	r0, r1
 8008e30:	4611      	mov	r1, r2
 8008e32:	2200      	movs	r2, #0
 8008e34:	602a      	str	r2, [r5, #0]
 8008e36:	461a      	mov	r2, r3
 8008e38:	f7f7 ff8b 	bl	8000d52 <_write>
 8008e3c:	1c43      	adds	r3, r0, #1
 8008e3e:	d102      	bne.n	8008e46 <_write_r+0x1e>
 8008e40:	682b      	ldr	r3, [r5, #0]
 8008e42:	b103      	cbz	r3, 8008e46 <_write_r+0x1e>
 8008e44:	6023      	str	r3, [r4, #0]
 8008e46:	bd38      	pop	{r3, r4, r5, pc}
 8008e48:	24000268 	.word	0x24000268

08008e4c <_close_r>:
 8008e4c:	b538      	push	{r3, r4, r5, lr}
 8008e4e:	4d06      	ldr	r5, [pc, #24]	; (8008e68 <_close_r+0x1c>)
 8008e50:	2300      	movs	r3, #0
 8008e52:	4604      	mov	r4, r0
 8008e54:	4608      	mov	r0, r1
 8008e56:	602b      	str	r3, [r5, #0]
 8008e58:	f7f7 ff97 	bl	8000d8a <_close>
 8008e5c:	1c43      	adds	r3, r0, #1
 8008e5e:	d102      	bne.n	8008e66 <_close_r+0x1a>
 8008e60:	682b      	ldr	r3, [r5, #0]
 8008e62:	b103      	cbz	r3, 8008e66 <_close_r+0x1a>
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	bd38      	pop	{r3, r4, r5, pc}
 8008e68:	24000268 	.word	0x24000268

08008e6c <_fstat_r>:
 8008e6c:	b538      	push	{r3, r4, r5, lr}
 8008e6e:	4d07      	ldr	r5, [pc, #28]	; (8008e8c <_fstat_r+0x20>)
 8008e70:	2300      	movs	r3, #0
 8008e72:	4604      	mov	r4, r0
 8008e74:	4608      	mov	r0, r1
 8008e76:	4611      	mov	r1, r2
 8008e78:	602b      	str	r3, [r5, #0]
 8008e7a:	f7f7 ff92 	bl	8000da2 <_fstat>
 8008e7e:	1c43      	adds	r3, r0, #1
 8008e80:	d102      	bne.n	8008e88 <_fstat_r+0x1c>
 8008e82:	682b      	ldr	r3, [r5, #0]
 8008e84:	b103      	cbz	r3, 8008e88 <_fstat_r+0x1c>
 8008e86:	6023      	str	r3, [r4, #0]
 8008e88:	bd38      	pop	{r3, r4, r5, pc}
 8008e8a:	bf00      	nop
 8008e8c:	24000268 	.word	0x24000268

08008e90 <_isatty_r>:
 8008e90:	b538      	push	{r3, r4, r5, lr}
 8008e92:	4d06      	ldr	r5, [pc, #24]	; (8008eac <_isatty_r+0x1c>)
 8008e94:	2300      	movs	r3, #0
 8008e96:	4604      	mov	r4, r0
 8008e98:	4608      	mov	r0, r1
 8008e9a:	602b      	str	r3, [r5, #0]
 8008e9c:	f7f7 ff91 	bl	8000dc2 <_isatty>
 8008ea0:	1c43      	adds	r3, r0, #1
 8008ea2:	d102      	bne.n	8008eaa <_isatty_r+0x1a>
 8008ea4:	682b      	ldr	r3, [r5, #0]
 8008ea6:	b103      	cbz	r3, 8008eaa <_isatty_r+0x1a>
 8008ea8:	6023      	str	r3, [r4, #0]
 8008eaa:	bd38      	pop	{r3, r4, r5, pc}
 8008eac:	24000268 	.word	0x24000268

08008eb0 <_lseek_r>:
 8008eb0:	b538      	push	{r3, r4, r5, lr}
 8008eb2:	4d07      	ldr	r5, [pc, #28]	; (8008ed0 <_lseek_r+0x20>)
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	4608      	mov	r0, r1
 8008eb8:	4611      	mov	r1, r2
 8008eba:	2200      	movs	r2, #0
 8008ebc:	602a      	str	r2, [r5, #0]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	f7f7 ff8a 	bl	8000dd8 <_lseek>
 8008ec4:	1c43      	adds	r3, r0, #1
 8008ec6:	d102      	bne.n	8008ece <_lseek_r+0x1e>
 8008ec8:	682b      	ldr	r3, [r5, #0]
 8008eca:	b103      	cbz	r3, 8008ece <_lseek_r+0x1e>
 8008ecc:	6023      	str	r3, [r4, #0]
 8008ece:	bd38      	pop	{r3, r4, r5, pc}
 8008ed0:	24000268 	.word	0x24000268

08008ed4 <_read_r>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4d07      	ldr	r5, [pc, #28]	; (8008ef4 <_read_r+0x20>)
 8008ed8:	4604      	mov	r4, r0
 8008eda:	4608      	mov	r0, r1
 8008edc:	4611      	mov	r1, r2
 8008ede:	2200      	movs	r2, #0
 8008ee0:	602a      	str	r2, [r5, #0]
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	f7f7 ff18 	bl	8000d18 <_read>
 8008ee8:	1c43      	adds	r3, r0, #1
 8008eea:	d102      	bne.n	8008ef2 <_read_r+0x1e>
 8008eec:	682b      	ldr	r3, [r5, #0]
 8008eee:	b103      	cbz	r3, 8008ef2 <_read_r+0x1e>
 8008ef0:	6023      	str	r3, [r4, #0]
 8008ef2:	bd38      	pop	{r3, r4, r5, pc}
 8008ef4:	24000268 	.word	0x24000268

08008ef8 <_init>:
 8008ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efa:	bf00      	nop
 8008efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008efe:	bc08      	pop	{r3}
 8008f00:	469e      	mov	lr, r3
 8008f02:	4770      	bx	lr

08008f04 <_fini>:
 8008f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f06:	bf00      	nop
 8008f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f0a:	bc08      	pop	{r3}
 8008f0c:	469e      	mov	lr, r3
 8008f0e:	4770      	bx	lr
