#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9e43e70 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x9e80a78_0 .var "Clk", 0 0;
v0x9e80c20_0 .var "Reset", 0 0;
v0x9e80cd8_0 .var "Start", 0 0;
v0x9e80d28_0 .var "address", 26 0;
v0x9e80d78_0 .var/i "counter", 31 0;
v0x9e80dc8_0 .net "cpu_mem_addr", 31 0, L_0x9e83148; 1 drivers
v0x9e80e18_0 .net "cpu_mem_data", 255 0, L_0x9e83200; 1 drivers
v0x9e80e68_0 .net "cpu_mem_enable", 0 0, v0x9e79810_0; 1 drivers
v0x9e80eb8_0 .net "cpu_mem_write", 0 0, v0x9e797a8_0; 1 drivers
v0x9e80f08_0 .var "flag", 0 0;
v0x9e80f58_0 .var/i "i", 31 0;
v0x9e80fa8_0 .var "index", 4 0;
v0x9e80ff8_0 .net "mem_cpu_ack", 0 0, v0x9e77c88_0; 1 drivers
v0x9e81048_0 .net "mem_cpu_data", 255 0, v0x9e77f18_0; 1 drivers
v0x9e81098_0 .var/i "outfile", 31 0;
v0x9e810e8_0 .var/i "outfile2", 31 0;
v0x9e81180_0 .var "tag", 23 0;
S_0x9e78398 .scope module, "CPU" "CPU" 2 23, 3 1, S_0x9e43e70;
 .timescale 0 0;
L_0x9e81330 .functor AND 1, v0x9e7efe8_0, L_0x9e812e0, C4<1>, C4<1>;
L_0x9e81410 .functor OR 1, v0x9e7f130_0, L_0x9e81330, C4<0>, C4<0>;
L_0x9e82048 .functor NOT 1, v0x9e7cd10_0, C4<0>, C4<0>, C4<0>;
v0x9e7f198_0 .net "ALUresult", 31 0, v0x9e7d270_0; 1 drivers
v0x9e7f220_0 .net "Add_pc_o", 31 0, L_0x9e81480; 1 drivers
v0x9e7f270_0 .net "EX_M", 1 0, v0x9e7c128_0; 1 drivers
v0x9e7f2f8_0 .net "EX_Rt", 4 0, v0x9e7c4d8_0; 1 drivers
v0x9e7f360_0 .net "EX_WB", 1 0, v0x9e7c200_0; 1 drivers
v0x9e7f3e8_0 .net "EX_extend", 31 0, v0x9e7c578_0; 1 drivers
v0x9e7f470_0 .net "Eq_flag", 0 0, L_0x9e812e0; 1 drivers
v0x9e7f4c0_0 .net "HazardMUX_8", 0 0, v0x9e7ccc0_0; 1 drivers
v0x9e7f570_0 .net "ID_addr", 31 0, v0x9e7c8a0_0; 1 drivers
v0x9e7f5f8_0 .net "ID_rs", 31 0, L_0x9e824b8; 1 drivers
v0x9e7f680_0 .net "ID_rt", 31 0, L_0x9e825a8; 1 drivers
v0x9e7f708_0 .net "IERs", 4 0, v0x9e7c488_0; 1 drivers
v0x9e7f7c8_0 .net "IERt", 4 0, v0x9e7c3c8_0; 1 drivers
v0x9e7f850_0 .net "IFIDWrite", 0 0, v0x9e7cc50_0; 1 drivers
v0x9e7f8a0_0 .net "IF_inst", 31 0, L_0x9e823f8; 1 drivers
RS_0x9e58f0c .resolv tri, L_0x9e811d0, L_0x9e81760, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x9e7f928_0 .net8 "JUMP_Addr", 31 0, RS_0x9e58f0c; 2 drivers
v0x9e7f9c0_0 .net "MEM_ALUOut", 31 0, v0x9e7b7e8_0; 1 drivers
v0x9e7fa10_0 .net "MEM_mux3", 4 0, v0x9e7bad0_0; 1 drivers
v0x9e7fab0_0 .net "MUX8_data", 7 0, v0x9e7d640_0; 1 drivers
v0x9e7fb00_0 .net "MUX_5Out", 31 0, v0x9e7de90_0; 1 drivers
v0x9e7fa60_0 .net "MUX_7Out", 31 0, v0x9e7d910_0; 1 drivers
v0x9e7fc10_0 .net "PCWrite", 0 0, v0x9e7cd10_0; 1 drivers
v0x9e7fb50_0 .net "WB_WBState", 1 0, v0x9e7b3f8_0; 1 drivers
v0x9e7fcc0_0 .net "WB_memState", 1 0, v0x9e7b9c0_0; 1 drivers
v0x9e7fc60_0 .net "WB_mux3", 4 0, v0x9e7b5c8_0; 1 drivers
v0x9e7fd78_0 .net *"_s3", 3 0, L_0x9e81258; 1 drivers
v0x9e7fd10_0 .net "am1", 31 0, L_0x9e796f8; 1 drivers
v0x9e7fe38_0 .net "branch_flag", 0 0, L_0x9e81330; 1 drivers
v0x9e7fdc8_0 .net "branch_flagT", 0 0, v0x9e7efe8_0; 1 drivers
v0x9e7ff00_0 .net "clk_i", 0 0, v0x9e80a78_0; 1 drivers
v0x9e7fe88_0 .net "cm8", 7 0, v0x9e7f0e0_0; 1 drivers
v0x9e80008_0 .net "extended", 31 0, L_0x9e818e8; 1 drivers
v0x9e7ff50_0 .net "flush", 0 0, L_0x9e81410; 1 drivers
v0x9e800e0_0 .net "inst", 31 0, v0x9e7ca30_0; 1 drivers
v0x9e80058_0 .net "inst_addr", 31 0, v0x9e7abc8_0; 1 drivers
v0x9e801c0_0 .net "jump_flag", 0 0, v0x9e7f130_0; 1 drivers
v0x9e80130_0 .net "memRead", 0 0, v0x9e7b8d0_0; 1 drivers
v0x9e802a8_0 .net "memWrite", 0 0, v0x9e7b920_0; 1 drivers
v0x9e80248_0 .alias "mem_ack_i", 0 0, v0x9e80ff8_0;
v0x9e803d0_0 .alias "mem_addr_o", 31 0, v0x9e80dc8_0;
v0x9e80330_0 .alias "mem_data_i", 255 0, v0x9e81048_0;
v0x9e80500_0 .alias "mem_data_o", 255 0, v0x9e80e18_0;
v0x9e80458_0 .alias "mem_enable_o", 0 0, v0x9e80e68_0;
v0x9e80638_0 .alias "mem_write_o", 0 0, v0x9e80eb8_0;
v0x9e80588_0 .net "mpc2", 31 0, v0x9e7e4f8_0; 1 drivers
v0x9e80778_0 .net "mux1Out", 31 0, v0x9e7e730_0; 1 drivers
v0x9e806c0_0 .net "mux3EXMEM", 4 0, v0x9e7e2c0_0; 1 drivers
v0x9e808c0_0 .net "mux4ALU", 31 0, v0x9e7e088_0; 1 drivers
v0x9e80800_0 .net "mux6ALU", 31 0, v0x9e7dc38_0; 1 drivers
v0x9e809d8_0 .net "mux7Write", 31 0, v0x9e7bbd8_0; 1 drivers
v0x9e80948_0 .net "rst_i", 0 0, v0x9e80c20_0; 1 drivers
v0x9e80af8_0 .net "stall", 0 0, L_0x9e829d0; 1 drivers
v0x9e80a28_0 .net "start_i", 0 0, v0x9e80cd8_0; 1 drivers
L_0x9e811d0 .part/pv L_0x9e81258, 28, 4, 32;
L_0x9e81258 .part v0x9e7e730_0, 28, 4;
L_0x9e812e0 .cmp/eq 32, L_0x9e824b8, L_0x9e825a8;
L_0x9e816a8 .part v0x9e7ca30_0, 0, 26;
L_0x9e81760 .part/pv v0x9e7e918_0, 0, 28, 32;
L_0x9e817b0 .part v0x9e7b3f8_0, 0, 1;
L_0x9e819a8 .part v0x9e7ca30_0, 0, 16;
L_0x9e81c10 .part v0x9e7c578_0, 0, 6;
L_0x9e81c60 .part v0x9e7c128_0, 1, 1;
L_0x9e81cb0 .part v0x9e7ca30_0, 11, 5;
L_0x9e81d00 .part v0x9e7ca30_0, 16, 5;
L_0x9e81d50 .part v0x9e7ca30_0, 16, 5;
L_0x9e81e68 .part v0x9e7ca30_0, 21, 5;
L_0x9e81eb8 .part v0x9e7d640_0, 6, 2;
L_0x9e81f40 .part v0x9e7d640_0, 4, 2;
L_0x9e81f90 .part v0x9e7d640_0, 0, 4;
L_0x9e82138 .part v0x9e7b9c0_0, 1, 1;
L_0x9e82188 .part v0x9e7b3f8_0, 1, 1;
L_0x9e82648 .part v0x9e7ca30_0, 21, 5;
L_0x9e826d0 .part v0x9e7ca30_0, 16, 5;
L_0x9e821d8 .part v0x9e7b3f8_0, 1, 1;
S_0x9e7ef58 .scope module, "Control" "Control" 3 59, 4 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7efe8_0 .var "branch", 0 0;
v0x9e7f058_0 .alias "data_in", 31 0, v0x9e800e0_0;
v0x9e7f0e0_0 .var "data_out", 7 0;
v0x9e7f130_0 .var "jump", 0 0;
E_0x9e7e6c0 .event edge, v0x9e7ca30_0;
S_0x9e7ed78 .scope module, "Add_PC" "Adder" 3 66, 5 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7edf8_0 .alias "data1_in", 31 0, v0x9e80058_0;
v0x9e7ee80_0 .net "data2_in", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x9e7eed0_0 .alias "data_o", 31 0, v0x9e7f220_0;
L_0x9e81480 .arith/sum 32, v0x9e7abc8_0, C4<00000000000000000000000000000100>;
S_0x9e7ebb8 .scope module, "ADD" "Adder" 3 72, 5 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7ec38_0 .net "data1_in", 31 0, L_0x9e81658; 1 drivers
v0x9e7ec98_0 .alias "data2_in", 31 0, v0x9e7f570_0;
v0x9e7ed08_0 .alias "data_o", 31 0, v0x9e7fd10_0;
L_0x9e796f8 .arith/sum 32, L_0x9e81658, v0x9e7c8a0_0;
S_0x9e7e978 .scope module, "shiftLeft2_32" "shiftLeft2_32" 3 78, 6 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7e9f8_0 .net *"_s2", 29 0, L_0x9e815a0; 1 drivers
v0x9e7ea68_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x9e7eac8_0 .alias "data_i", 31 0, v0x9e80008_0;
v0x9e7eb50_0 .alias "data_o", 31 0, v0x9e7ec38_0;
L_0x9e815a0 .part L_0x9e818e8, 0, 30;
L_0x9e81658 .concat [ 2 30 0 0], C4<00>, L_0x9e815a0;
S_0x9e7e808 .scope module, "shiftLeft2_26" "shiftLeft2_26" 3 83, 7 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7e8a8_0 .net "data_i", 25 0, L_0x9e816a8; 1 drivers
v0x9e7e918_0 .var "data_o", 27 0;
E_0x9e7e888 .event edge, v0x9e7e8a8_0;
S_0x9e7e5d0 .scope module, "MUX_1" "MUX32" 3 88, 8 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7e670_0 .alias "data1_i", 31 0, v0x9e7f220_0;
v0x9e7e6e0_0 .alias "data2_i", 31 0, v0x9e7fd10_0;
v0x9e7e730_0 .var "data_o", 31 0;
v0x9e7e7a0_0 .alias "select_i", 0 0, v0x9e7fe38_0;
E_0x9e7e650 .event edge, v0x9e7e7a0_0, v0x9e7e6e0_0, v0x9e7c840_0;
S_0x9e7e3b8 .scope module, "MUX_2" "MUX32" 3 95, 8 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7e458_0 .alias "data1_i", 31 0, v0x9e80778_0;
v0x9e7e4a8_0 .alias "data2_i", 31 0, v0x9e7f928_0;
v0x9e7e4f8_0 .var "data_o", 31 0;
v0x9e7e568_0 .alias "select_i", 0 0, v0x9e801c0_0;
E_0x9e7e438 .event edge, v0x9e7e568_0, v0x9e7e4a8_0, v0x9e7e458_0;
S_0x9e7e180 .scope module, "MUX_3" "MUX5" 3 102, 9 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7e220_0 .alias "data1_i", 4 0, v0x9e7f2f8_0;
v0x9e7e270_0 .net "data2_i", 4 0, v0x9e7c2c0_0; 1 drivers
v0x9e7e2c0_0 .var "data_o", 4 0;
v0x9e7e330_0 .net "select_i", 0 0, v0x9e7bf60_0; 1 drivers
E_0x9e7e200 .event edge, v0x9e7bf60_0, v0x9e7c2c0_0, v0x9e7c4d8_0;
S_0x9e7df48 .scope module, "MUX_4" "MUX32" 3 109, 8 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7dfe8_0 .alias "data1_i", 31 0, v0x9e7fa60_0;
v0x9e7e038_0 .alias "data2_i", 31 0, v0x9e7f3e8_0;
v0x9e7e088_0 .var "data_o", 31 0;
v0x9e7e0f8_0 .net "select_i", 0 0, v0x9e7bd80_0; 1 drivers
E_0x9e7dfc8 .event edge, v0x9e7bd80_0, v0x9e7c578_0, v0x9e7bb88_0;
S_0x9e7dd10 .scope module, "MUX_5" "MUX32" 3 116, 8 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7ddb0_0 .net "data1_i", 31 0, v0x9e7b528_0; 1 drivers
v0x9e7de20_0 .net "data2_i", 31 0, v0x9e7b338_0; 1 drivers
v0x9e7de90_0 .var "data_o", 31 0;
v0x9e7dee0_0 .net "select_i", 0 0, L_0x9e817b0; 1 drivers
E_0x9e7dd90 .event edge, v0x9e7dee0_0, v0x9e7b338_0, v0x9e7b528_0;
S_0x9e7da08 .scope module, "MUX_6" "MUX3" 3 123, 10 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7dac0_0 .net "data1_i", 31 0, v0x9e7be30_0; 1 drivers
v0x9e7db30_0 .alias "data2_i", 31 0, v0x9e7fb00_0;
v0x9e7db80_0 .alias "data3_i", 31 0, v0x9e7f9c0_0;
v0x9e7dc38_0 .var "data_o", 31 0;
v0x9e7dca0_0 .net "select_i", 1 0, v0x9e7b128_0; 1 drivers
E_0x9e7da88 .event edge, v0x9e7aec8_0, v0x9e79970_0, v0x9e7a390_0, v0x9e7be30_0;
S_0x9e7d728 .scope module, "MUX_7" "MUX3" 3 131, 10 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7d7e0_0 .net "data1_i", 31 0, v0x9e7bef0_0; 1 drivers
v0x9e7d850_0 .alias "data2_i", 31 0, v0x9e7fb00_0;
v0x9e7d8c0_0 .alias "data3_i", 31 0, v0x9e7f9c0_0;
v0x9e7d910_0 .var "data_o", 31 0;
v0x9e7d998_0 .net "select_i", 1 0, v0x9e7b188_0; 1 drivers
E_0x9e7d7a8 .event edge, v0x9e7af28_0, v0x9e79970_0, v0x9e7a390_0, v0x9e7bef0_0;
S_0x9e7d4d0 .scope module, "MUX_8" "MUX8" 3 139, 11 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7d570_0 .alias "data1_i", 7 0, v0x9e7fe88_0;
v0x9e7d5e0_0 .net "data2_i", 7 0, C4<00000000>; 1 drivers
v0x9e7d640_0 .var "data_o", 7 0;
v0x9e7d6a0_0 .alias "select_i", 0 0, v0x9e7f4c0_0;
E_0x9e7d550 .event edge, v0x9e7ccc0_0, v0x9e7d5e0_0, v0x9e7d570_0;
S_0x9e7d2c0 .scope module, "Sign_Extend" "Sign_Extend" 3 146, 12 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7d340_0 .net *"_s1", 0 0, L_0x9e81800; 1 drivers
v0x9e7d3a0_0 .net *"_s2", 15 0, L_0x9e81850; 1 drivers
v0x9e7d400_0 .net "data_i", 15 0, L_0x9e819a8; 1 drivers
v0x9e7d460_0 .alias "data_o", 31 0, v0x9e80008_0;
L_0x9e81800 .part L_0x9e819a8, 15, 1;
LS_0x9e81850_0_0 .concat [ 1 1 1 1], L_0x9e81800, L_0x9e81800, L_0x9e81800, L_0x9e81800;
LS_0x9e81850_0_4 .concat [ 1 1 1 1], L_0x9e81800, L_0x9e81800, L_0x9e81800, L_0x9e81800;
LS_0x9e81850_0_8 .concat [ 1 1 1 1], L_0x9e81800, L_0x9e81800, L_0x9e81800, L_0x9e81800;
LS_0x9e81850_0_12 .concat [ 1 1 1 1], L_0x9e81800, L_0x9e81800, L_0x9e81800, L_0x9e81800;
L_0x9e81850 .concat [ 4 4 4 4], LS_0x9e81850_0_0, LS_0x9e81850_0_4, LS_0x9e81850_0_8, LS_0x9e81850_0_12;
L_0x9e818e8 .concat [ 16 16 0 0], L_0x9e819a8, L_0x9e81850;
S_0x9e7d010 .scope module, "ALU" "ALU" 3 151, 13 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7d0d0_0 .net "ALUCtrl_i", 2 0, v0x9e7cf70_0; 1 drivers
v0x9e7d150_0 .alias "data1_i", 31 0, v0x9e80800_0;
v0x9e7d1a0_0 .alias "data2_i", 31 0, v0x9e808c0_0;
v0x9e7d200_0 .alias "data_o", 31 0, v0x9e7f198_0;
v0x9e7d270_0 .var "result_temp", 31 0;
E_0x9e7d090 .event edge, v0x9e7ce90_0, v0x9e7d150_0, v0x9e7d1a0_0;
S_0x9e7cdf0 .scope module, "ALU_Control" "ALU_Control" 3 158, 14 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7ce90_0 .alias "ALUCtrl_o", 2 0, v0x9e7d0d0_0;
v0x9e7cf00_0 .net "ALUOp_i", 1 0, v0x9e7bd30_0; 1 drivers
v0x9e7cf70_0 .var "aluCtrl_temp", 2 0;
v0x9e7cfc0_0 .net "funct_i", 5 0, L_0x9e81c10; 1 drivers
E_0x9e7ce70 .event edge, v0x9e7bd30_0, v0x9e7cfc0_0;
S_0x9e7cad0 .scope module, "HazardDetection" "HazardDetection" 3 164, 15 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7cb70_0 .net "IDEX_MemRead_i", 0 0, L_0x9e81c60; 1 drivers
v0x9e7cbe0_0 .alias "IDEX_RegisterRt_i", 4 0, v0x9e7f2f8_0;
v0x9e7cc50_0 .var "IFIDWrite_o", 0 0;
v0x9e7ccc0_0 .var "MUX8_o", 0 0;
v0x9e7cd10_0 .var "PCWrite_o", 0 0;
v0x9e7cd60_0 .alias "instr_i", 31 0, v0x9e800e0_0;
E_0x9e7c9f0 .event edge, v0x9e7cb70_0, v0x9e7c4d8_0, v0x9e7ca30_0;
S_0x9e7c7b0 .scope module, "IF_ID" "IF_ID" 3 173, 16 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7c620_0 .alias "IFIDWrite_i", 0 0, v0x9e7f850_0;
v0x9e7c840_0 .alias "addr_i", 31 0, v0x9e7f220_0;
v0x9e7c8a0_0 .var "addr_o", 31 0;
v0x9e7c900_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e7c950_0 .alias "flush_i", 0 0, v0x9e7ff50_0;
v0x9e7c9a0_0 .alias "instr_i", 31 0, v0x9e7f8a0_0;
v0x9e7ca30_0 .var "instr_o", 31 0;
v0x9e7ca80_0 .alias "stall_i", 0 0, v0x9e80af8_0;
S_0x9e7bcb0 .scope module, "ID_EX" "ID_EX" 3 184, 17 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7bd30_0 .var "ALUOp_o", 1 0;
v0x9e7bd80_0 .var "ALUSrc_o", 0 0;
v0x9e7bde0_0 .alias "RS_data_i", 31 0, v0x9e7f5f8_0;
v0x9e7be30_0 .var "RS_data_o", 31 0;
v0x9e7be80_0 .alias "RT_data_i", 31 0, v0x9e7f680_0;
v0x9e7bef0_0 .var "RT_data_o", 31 0;
v0x9e7bf60_0 .var "RegDst_o", 0 0;
v0x9e7bfb0_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e7a660_0 .net "ctrl_EX_i", 3 0, L_0x9e81f90; 1 drivers
v0x9e7c0c8_0 .net "ctrl_M_i", 1 0, L_0x9e81f40; 1 drivers
v0x9e7c128_0 .var "ctrl_M_o", 1 0;
v0x9e7c178_0 .net "ctrl_WB_i", 1 0, L_0x9e81eb8; 1 drivers
v0x9e7c200_0 .var "ctrl_WB_o", 1 0;
v0x9e7c270_0 .net "instr1115_i", 4 0, L_0x9e81cb0; 1 drivers
v0x9e7c2c0_0 .var "instr1115_o", 4 0;
v0x9e7c320_0 .net "instr1620_FW_i", 4 0, L_0x9e81d50; 1 drivers
v0x9e7c3c8_0 .var "instr1620_FW_o", 4 0;
v0x9e7c438_0 .net "instr1620_MUX_i", 4 0, L_0x9e81d00; 1 drivers
v0x9e7c4d8_0 .var "instr1620_MUX_o", 4 0;
v0x9e7c528_0 .net "instr2125_i", 4 0, L_0x9e81e68; 1 drivers
v0x9e7c488_0 .var "instr2125_o", 4 0;
v0x9e7c5d0_0 .alias "sign_extend_i", 31 0, v0x9e80008_0;
v0x9e7c578_0 .var "sign_extend_o", 31 0;
v0x9e7c690_0 .alias "stall_i", 0 0, v0x9e80af8_0;
S_0x9e7b708 .scope module, "EX_MEM" "EX_MEM" 3 211, 18 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7b788_0 .alias "ALUOut_i", 31 0, v0x9e7f198_0;
v0x9e7b7e8_0 .var "ALUOut_o", 31 0;
v0x9e7b870_0 .alias "MEM_i", 1 0, v0x9e7f270_0;
v0x9e7b8d0_0 .var "MemRead_o", 0 0;
v0x9e7b920_0 .var "MemWrite_o", 0 0;
v0x9e7b970_0 .alias "WB_i", 1 0, v0x9e7f360_0;
v0x9e7b9c0_0 .var "WB_o", 1 0;
v0x9e7ba30_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e7ba80_0 .alias "mux3_i", 4 0, v0x9e806c0_0;
v0x9e7bad0_0 .var "mux3_o", 4 0;
v0x9e7bb88_0 .alias "mux7_i", 31 0, v0x9e7fa60_0;
v0x9e7bbd8_0 .var "mux7_o", 31 0;
v0x9e7bc60_0 .alias "stall_i", 0 0, v0x9e80af8_0;
S_0x9e7b218 .scope module, "MEM_WB" "MEM_WB" 3 227, 19 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7b2b8_0 .net "ReadData_i", 31 0, v0x9e79ab8_0; 1 drivers
v0x9e7b338_0 .var "ReadData_o", 31 0;
v0x9e7b398_0 .alias "WB_i", 1 0, v0x9e7fcc0_0;
v0x9e7b3f8_0 .var "WB_o", 1 0;
v0x9e7b448_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e7b498_0 .alias "immed_i", 31 0, v0x9e7f9c0_0;
v0x9e7b528_0 .var "immed_o", 31 0;
v0x9e7b578_0 .alias "mux3_i", 4 0, v0x9e7fa10_0;
v0x9e7b5c8_0 .var "mux3_o", 4 0;
v0x9e7b650_0 .alias "stall_i", 0 0, v0x9e80af8_0;
E_0x9e7b028 .event negedge, v0x9e77e30_0;
S_0x9e7ad48 .scope module, "ForwardingUnit" "ForwardingUnit" 3 240, 20 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7ae08_0 .alias "EX_MEM_RegRd_i", 4 0, v0x9e7fa10_0;
v0x9e7ae68_0 .net "EX_MEM_regWrite_i", 0 0, L_0x9e82138; 1 drivers
v0x9e7aec8_0 .alias "ForwardA_o", 1 0, v0x9e7dca0_0;
v0x9e7af28_0 .alias "ForwardB_o", 1 0, v0x9e7d998_0;
v0x9e7af78_0 .alias "ID_EX_RegRs", 4 0, v0x9e7f708_0;
v0x9e7afd8_0 .alias "ID_EX_RegRt", 4 0, v0x9e7f7c8_0;
v0x9e7b058_0 .alias "MEM_WB_RegRd_i", 4 0, v0x9e7fc60_0;
v0x9e7b0c8_0 .net "MEM_WB_regWrite_i", 0 0, L_0x9e82188; 1 drivers
v0x9e7b128_0 .var "fa_temp", 1 0;
v0x9e7b188_0 .var "fb_temp", 1 0;
E_0x9e7adc8/0 .event edge, v0x9e7ae68_0, v0x9e7ae08_0, v0x9e7af78_0, v0x9e7afd8_0;
E_0x9e7adc8/1 .event edge, v0x9e7b0c8_0, v0x9e7a340_0;
E_0x9e7adc8 .event/or E_0x9e7adc8/0, E_0x9e7adc8/1;
S_0x9e7a9e8 .scope module, "PC" "PC" 3 255, 21 1, S_0x9e78398;
 .timescale 0 0;
v0x9e7aaa8_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e7ab08_0 .net "pcEnable_i", 0 0, L_0x9e82048; 1 drivers
v0x9e7ab68_0 .alias "pc_i", 31 0, v0x9e80588_0;
v0x9e7abc8_0 .var "pc_o", 31 0;
v0x9e7ac38_0 .alias "rst_i", 0 0, v0x9e80948_0;
v0x9e7ac88_0 .alias "stall_i", 0 0, v0x9e80af8_0;
v0x9e7acf8_0 .alias "start_i", 0 0, v0x9e80a28_0;
E_0x9e7aa68 .event negedge, v0x9e781f0_0, v0x9e77e30_0;
S_0x9e7a718 .scope module, "Instruction_Memory" "Instruction_Memory" 3 266, 22 1, S_0x9e78398;
 .timescale 0 0;
L_0x9e823f8 .functor BUFZ 32, L_0x9e82260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x9e7a798_0 .net *"_s0", 31 0, L_0x9e82260; 1 drivers
v0x9e7a7e8_0 .net *"_s2", 31 0, L_0x9e82300; 1 drivers
v0x9e7a838_0 .net *"_s4", 29 0, L_0x9e822b0; 1 drivers
v0x9e7a888_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x9e7a8d8_0 .alias "addr_i", 31 0, v0x9e80058_0;
v0x9e7a938_0 .alias "instr_o", 31 0, v0x9e7f8a0_0;
v0x9e7a998 .array "memory", 511 0, 31 0;
L_0x9e82260 .array/port v0x9e7a998, L_0x9e82300;
L_0x9e822b0 .part v0x9e7abc8_0, 2, 30;
L_0x9e82300 .concat [ 30 2 0 0], L_0x9e822b0, C4<00>;
S_0x9e7a2c0 .scope module, "Registers" "Registers" 3 271, 23 1, S_0x9e78398;
 .timescale 0 0;
L_0x9e824b8 .functor BUFZ 32, L_0x9e82468, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x9e825a8 .functor BUFZ 32, L_0x9e82558, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x9e7a340_0 .alias "RDaddr_i", 4 0, v0x9e7fc60_0;
v0x9e7a390_0 .alias "RDdata_i", 31 0, v0x9e7fb00_0;
v0x9e7a3e0_0 .net "RSaddr_i", 4 0, L_0x9e82648; 1 drivers
v0x9e7a430_0 .alias "RSdata_o", 31 0, v0x9e7f5f8_0;
v0x9e7a480_0 .net "RTaddr_i", 4 0, L_0x9e826d0; 1 drivers
v0x9e7a4d0_0 .alias "RTdata_o", 31 0, v0x9e7f680_0;
v0x9e7a520_0 .net "RegWrite_i", 0 0, L_0x9e821d8; 1 drivers
v0x9e7a570_0 .net *"_s0", 31 0, L_0x9e82468; 1 drivers
v0x9e7a5c0_0 .net *"_s4", 31 0, L_0x9e82558; 1 drivers
v0x9e7a610_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e7a6c8 .array "register", 31 0, 31 0;
L_0x9e82468 .array/port v0x9e7a6c8, L_0x9e82648;
L_0x9e82558 .array/port v0x9e7a6c8, L_0x9e826d0;
S_0x9e78418 .scope module, "dcache" "dcache_top" 3 283, 24 1, S_0x9e78398;
 .timescale 0 0;
P_0x9e7849c .param/l "STATE_IDLE" 24 68, C4<000>;
P_0x9e784b0 .param/l "STATE_MISS" 24 72, C4<100>;
P_0x9e784c4 .param/l "STATE_READMISS" 24 69, C4<001>;
P_0x9e784d8 .param/l "STATE_READMISSOK" 24 70, C4<010>;
P_0x9e784ec .param/l "STATE_WRITEBACK" 24 71, C4<011>;
L_0x9e7f0a8 .functor OR 1, v0x9e7b8d0_0, v0x9e7b920_0, C4<0>, C4<0>;
L_0x9e7dbd0 .functor NOT 1, L_0x9e83600, C4<0>, C4<0>, C4<0>;
L_0x9e829d0 .functor AND 1, L_0x9e7dbd0, L_0x9e7f0a8, C4<1>, C4<1>;
L_0x9e82b38 .functor BUFZ 5, L_0x9e82868, C4<00000>, C4<00000>, C4<00000>;
L_0x9e82cb0 .functor BUFZ 1, L_0x9e7f0a8, C4<0>, C4<0>, C4<0>;
L_0x9e82ce8 .functor OR 1, v0x9e794c0_0, L_0x9e80550, C4<0>, C4<0>;
L_0x9e83200 .functor BUFZ 256, L_0x9e83a50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x9e80550 .functor AND 1, L_0x9e83600, v0x9e7b920_0, C4<1>, C4<1>;
L_0x9e80210 .functor BUFZ 1, L_0x9e80550, C4<0>, C4<0>, C4<0>;
L_0x9e83508 .functor AND 1, L_0x9e82ae8, L_0x9e83450, C4<1>, C4<1>;
L_0x9e83728 .functor BUFZ 256, L_0x9e83a50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x9e78df8_0 .net *"_s26", 0 0, C4<1>; 1 drivers
v0x9e78e48_0 .net *"_s34", 4 0, C4<00000>; 1 drivers
v0x9e78ea8_0 .net *"_s36", 31 0, L_0x9e82fa8; 1 drivers
v0x9e78f08_0 .net *"_s38", 4 0, C4<00000>; 1 drivers
v0x9e78f58_0 .net *"_s40", 31 0, L_0x9e83058; 1 drivers
v0x9e78fb8_0 .net *"_s52", 0 0, L_0x9e83450; 1 drivers
v0x9e79038_0 .net *"_s54", 0 0, L_0x9e83508; 1 drivers
v0x9e79098_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0x9e79120_0 .net *"_s58", 0 0, C4<0>; 1 drivers
v0x9e79180_0 .net *"_s8", 0 0, L_0x9e7dbd0; 1 drivers
v0x9e791e0_0 .net "cache_dirty", 0 0, L_0x9e80210; 1 drivers
v0x9e79240_0 .net "cache_sram_data", 255 0, L_0x9e82e18; 1 drivers
v0x9e792c8_0 .net "cache_sram_enable", 0 0, L_0x9e82cb0; 1 drivers
v0x9e79350_0 .net "cache_sram_index", 4 0, L_0x9e82b38; 1 drivers
v0x9e793a0_0 .net "cache_sram_tag", 23 0, L_0x9e82d20; 1 drivers
v0x9e793f0_0 .net "cache_sram_write", 0 0, L_0x9e82ce8; 1 drivers
v0x9e794c0_0 .var "cache_we", 0 0;
v0x9e79510_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e795b0_0 .var/i "flag", 31 0;
v0x9e79600_0 .net "hit", 0 0, L_0x9e83600; 1 drivers
v0x9e79560_0 .alias "mem_ack_i", 0 0, v0x9e80ff8_0;
v0x9e796a8_0 .alias "mem_addr_o", 31 0, v0x9e80dc8_0;
v0x9e79650_0 .alias "mem_data_i", 255 0, v0x9e81048_0;
v0x9e79758_0 .alias "mem_data_o", 255 0, v0x9e80e18_0;
v0x9e79810_0 .var "mem_enable", 0 0;
v0x9e79860_0 .alias "mem_enable_o", 0 0, v0x9e80e68_0;
v0x9e797a8_0 .var "mem_write", 0 0;
v0x9e79920_0 .alias "mem_write_o", 0 0, v0x9e80eb8_0;
v0x9e798b0_0 .alias "p1_MemRead_i", 0 0, v0x9e80130_0;
v0x9e799e8_0 .alias "p1_MemWrite_i", 0 0, v0x9e802a8_0;
v0x9e79970_0 .alias "p1_addr_i", 31 0, v0x9e7f9c0_0;
v0x9e79ab8_0 .var "p1_data", 31 0;
v0x9e79a38_0 .alias "p1_data_i", 31 0, v0x9e809d8_0;
v0x9e79b90_0 .alias "p1_data_o", 31 0, v0x9e7b2b8_0;
v0x9e79b08_0 .net "p1_index", 4 0, L_0x9e82868; 1 drivers
v0x9e79c70_0 .net "p1_offset", 4 0, L_0x9e82818; 1 drivers
v0x9e79be0_0 .net "p1_req", 0 0, L_0x9e7f0a8; 1 drivers
v0x9e79d58_0 .alias "p1_stall_o", 0 0, v0x9e80af8_0;
v0x9e79cc0_0 .net "p1_tag", 21 0, L_0x9e828b8; 1 drivers
v0x9e79e48_0 .net "r_hit_data", 255 0, L_0x9e83728; 1 drivers
v0x9e79da8_0 .alias "rst_i", 0 0, v0x9e80948_0;
v0x9e79f40_0 .net "sram_cache_data", 255 0, L_0x9e83a50; 1 drivers
v0x9e79e98_0 .net "sram_cache_tag", 23 0, L_0x9e83840; 1 drivers
v0x9e7a040_0 .net "sram_dirty", 0 0, L_0x9e82b70; 1 drivers
v0x9e79f90_0 .net "sram_tag", 21 0, L_0x9e82bc0; 1 drivers
v0x9e79fe0_0 .net "sram_valid", 0 0, L_0x9e82ae8; 1 drivers
v0x9e7a150_0 .var "state", 2 0;
v0x9e7a1a0_0 .var "w_hit_data", 255 0;
v0x9e7a090_0 .var "write_back", 0 0;
v0x9e7a0f0_0 .net "write_hit", 0 0, L_0x9e80550; 1 drivers
E_0x9e77da0 .event edge, v0x9e79a38_0, v0x9e79e48_0, v0x9e79c70_0;
E_0x9e785e8 .event edge, v0x9e79e48_0, v0x9e79c70_0;
L_0x9e82818 .part v0x9e7b7e8_0, 0, 5;
L_0x9e82868 .part v0x9e7b7e8_0, 5, 5;
L_0x9e828b8 .part v0x9e7b7e8_0, 10, 22;
L_0x9e82ae8 .part L_0x9e83840, 23, 1;
L_0x9e82b70 .part L_0x9e83840, 22, 1;
L_0x9e82bc0 .part L_0x9e83840, 0, 22;
L_0x9e82d20 .concat [ 22 1 1 0], L_0x9e828b8, L_0x9e80210, C4<1>;
L_0x9e82e18 .functor MUXZ 256, v0x9e77f18_0, v0x9e7a1a0_0, L_0x9e83600, C4<>;
L_0x9e82fa8 .concat [ 5 5 22 0], C4<00000>, L_0x9e82868, L_0x9e82bc0;
L_0x9e83058 .concat [ 5 5 22 0], C4<00000>, L_0x9e82868, L_0x9e828b8;
L_0x9e83148 .functor MUXZ 32, L_0x9e83058, L_0x9e82fa8, v0x9e7a090_0, C4<>;
L_0x9e83450 .cmp/eq 22, L_0x9e828b8, L_0x9e82bc0;
L_0x9e83600 .functor MUXZ 1, C4<0>, C4<1>, L_0x9e83508, C4<>;
S_0x9e78a30 .scope module, "dcache_tag_sram" "dcache_tag_sram" 24 224, 25 1, S_0x9e78418;
 .timescale 0 0;
v0x9e78ab0_0 .net *"_s0", 23 0, L_0x9e83760; 1 drivers
v0x9e78b20_0 .net *"_s2", 23 0, C4<000000000000000000000000>; 1 drivers
v0x9e78b80_0 .alias "addr_i", 4 0, v0x9e79350_0;
v0x9e78bd0_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e78c20_0 .alias "data_i", 23 0, v0x9e793a0_0;
v0x9e78c70_0 .alias "data_o", 23 0, v0x9e79e98_0;
v0x9e78cc0_0 .alias "enable_i", 0 0, v0x9e792c8_0;
v0x9e78d30 .array "memory", 31 0, 23 0;
v0x9e78da8_0 .alias "write_i", 0 0, v0x9e793f0_0;
L_0x9e83760 .array/port v0x9e78d30, L_0x9e82b38;
L_0x9e83840 .functor MUXZ 24, C4<000000000000000000000000>, L_0x9e83760, L_0x9e82cb0, C4<>;
S_0x9e78618 .scope module, "dcache_data_sram" "dcache_data_sram" 24 237, 26 1, S_0x9e78418;
 .timescale 0 0;
v0x9e78698_0 .net *"_s0", 255 0, L_0x9e838f8; 1 drivers
v0x9e78708_0 .net *"_s2", 255 0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x9e78768_0 .alias "addr_i", 4 0, v0x9e79350_0;
v0x9e787c8_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e78838_0 .alias "data_i", 255 0, v0x9e79240_0;
v0x9e78888_0 .alias "data_o", 255 0, v0x9e79f40_0;
v0x9e788f8_0 .alias "enable_i", 0 0, v0x9e792c8_0;
v0x9e78958 .array "memory", 31 0, 255 0;
v0x9e789d0_0 .alias "write_i", 0 0, v0x9e793f0_0;
L_0x9e838f8 .array/port v0x9e78958, L_0x9e82b38;
L_0x9e83a50 .functor MUXZ 256, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, L_0x9e838f8, L_0x9e82cb0, C4<>;
S_0x9e40368 .scope module, "Data_Memory" "Data_Memory" 2 36, 27 1, S_0x9e43e70;
 .timescale 0 0;
P_0x9e49a0c .param/l "STATE_ACK" 27 34, C4<010>;
P_0x9e49a20 .param/l "STATE_FINISH" 27 35, C4<011>;
P_0x9e49a34 .param/l "STATE_IDLE" 27 32, C4<000>;
P_0x9e49a48 .param/l "STATE_WAIT" 27 33, C4<001>;
v0x9e3c2f0_0 .net *"_s2", 31 0, L_0x9e83c20; 1 drivers
v0x9e77bc8_0 .net *"_s4", 26 0, L_0x9e83ba8; 1 drivers
v0x9e77c28_0 .net *"_s6", 4 0, C4<00000>; 1 drivers
v0x9e77c88_0 .var "ack", 0 0;
v0x9e77cf0_0 .alias "ack_o", 0 0, v0x9e80ff8_0;
v0x9e77d50_0 .net "addr", 26 0, L_0x9e83ce0; 1 drivers
v0x9e77dd0_0 .alias "addr_i", 31 0, v0x9e80dc8_0;
v0x9e77e30_0 .alias "clk_i", 0 0, v0x9e7ff00_0;
v0x9e77eb8_0 .var "count", 3 0;
v0x9e77f18_0 .var "data", 255 0;
v0x9e77fa8_0 .alias "data_i", 255 0, v0x9e80e18_0;
v0x9e78008_0 .alias "data_o", 255 0, v0x9e81048_0;
v0x9e780a0_0 .alias "enable_i", 0 0, v0x9e80e68_0;
v0x9e78100 .array "memory", 511 0, 255 0;
v0x9e78190_0 .var "ok", 0 0;
v0x9e781f0_0 .alias "rst_i", 0 0, v0x9e80948_0;
v0x9e78298_0 .var "state", 1 0;
v0x9e782f8_0 .alias "write_i", 0 0, v0x9e80eb8_0;
E_0x9e08850 .event posedge, v0x9e77e30_0;
E_0x9e3cdd0/0 .event negedge, v0x9e781f0_0;
E_0x9e3cdd0/1 .event posedge, v0x9e77e30_0;
E_0x9e3cdd0 .event/or E_0x9e3cdd0/0, E_0x9e3cdd0/1;
L_0x9e83ba8 .part L_0x9e83148, 5, 27;
L_0x9e83c20 .concat [ 27 5 0 0], L_0x9e83ba8, C4<00000>;
L_0x9e83ce0 .part L_0x9e83c20, 0, 27;
    .scope S_0x9e7ef58;
T_0 ;
    %wait E_0x9e7e6c0;
    %set/v v0x9e7efe8_0, 0, 1;
    %set/v v0x9e7f130_0, 0, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v0x9e7f058_0, 6;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 6;
T_0.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.2 ;
    %movi 8, 129, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9e7f0e0_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %movi 8, 138, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9e7f0e0_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %movi 8, 140, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9e7f0e0_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %movi 8, 236, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9e7f0e0_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %movi 8, 28, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9e7f0e0_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %movi 8, 12, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9e7f0e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7efe8_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x9e7f0e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7f130_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x9e7e808;
T_1 ;
    %wait E_0x9e7e888;
    %load/v 8, v0x9e7e8a8_0, 26;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 38, v0x9e7e8a8_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %mov 38, 2, 1;
T_1.1 ;
    %mov 36, 38, 1; Move signal select into place
    %mov 37, 36, 1; Repetition 2
    %mov 34, 36, 2;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 28;
    %ix/load 0, 28, 0;
    %assign/v0 v0x9e7e918_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x9e7e5d0;
T_2 ;
    %wait E_0x9e7e650;
    %load/v 8, v0x9e7e7a0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x9e7e6e0_0, 32;
    %set/v v0x9e7e730_0, 8, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x9e7e670_0, 32;
    %set/v v0x9e7e730_0, 8, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x9e7e3b8;
T_3 ;
    %wait E_0x9e7e438;
    %load/v 8, v0x9e7e568_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x9e7e4a8_0, 32;
    %set/v v0x9e7e4f8_0, 8, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x9e7e458_0, 32;
    %set/v v0x9e7e4f8_0, 8, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x9e7e180;
T_4 ;
    %wait E_0x9e7e200;
    %load/v 8, v0x9e7e330_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x9e7e270_0, 5;
    %set/v v0x9e7e2c0_0, 8, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x9e7e220_0, 5;
    %set/v v0x9e7e2c0_0, 8, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x9e7df48;
T_5 ;
    %wait E_0x9e7dfc8;
    %load/v 8, v0x9e7e0f8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x9e7e038_0, 32;
    %set/v v0x9e7e088_0, 8, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x9e7dfe8_0, 32;
    %set/v v0x9e7e088_0, 8, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x9e7dd10;
T_6 ;
    %wait E_0x9e7dd90;
    %load/v 8, v0x9e7dee0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x9e7de20_0, 32;
    %set/v v0x9e7de90_0, 8, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x9e7ddb0_0, 32;
    %set/v v0x9e7de90_0, 8, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x9e7da08;
T_7 ;
    %wait E_0x9e7da88;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x9e7dca0_0, 1;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 1;
T_7.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x9e7db80_0, 32;
    %set/v v0x9e7dc38_0, 8, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x9e7dca0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0x9e7db30_0, 32;
    %set/v v0x9e7dc38_0, 8, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v0x9e7dac0_0, 32;
    %set/v v0x9e7dc38_0, 8, 32;
T_7.5 ;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x9e7d728;
T_8 ;
    %wait E_0x9e7d7a8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.0, 4;
    %load/x1p 8, v0x9e7d998_0, 1;
    %jmp T_8.1;
T_8.0 ;
    %mov 8, 2, 1;
T_8.1 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x9e7d8c0_0, 32;
    %set/v v0x9e7d910_0, 8, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x9e7d998_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0x9e7d850_0, 32;
    %set/v v0x9e7d910_0, 8, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0x9e7d7e0_0, 32;
    %set/v v0x9e7d910_0, 8, 32;
T_8.5 ;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x9e7d4d0;
T_9 ;
    %wait E_0x9e7d550;
    %load/v 8, v0x9e7d6a0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x9e7d5e0_0, 8;
    %set/v v0x9e7d640_0, 8, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x9e7d570_0, 8;
    %set/v v0x9e7d640_0, 8, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x9e7d010;
T_10 ;
    %wait E_0x9e7d090;
    %load/v 8, v0x9e7d0d0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %load/v 8, v0x9e7d150_0, 32;
    %load/v 40, v0x9e7d1a0_0, 32;
    %and 8, 40, 32;
    %set/v v0x9e7d270_0, 8, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/v 8, v0x9e7d150_0, 32;
    %load/v 40, v0x9e7d1a0_0, 32;
    %or 8, 40, 32;
    %set/v v0x9e7d270_0, 8, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/v 8, v0x9e7d150_0, 32;
    %load/v 40, v0x9e7d1a0_0, 32;
    %add 8, 40, 32;
    %set/v v0x9e7d270_0, 8, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/v 8, v0x9e7d150_0, 32;
    %load/v 40, v0x9e7d1a0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x9e7d270_0, 8, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/v 8, v0x9e7d150_0, 32;
    %load/v 40, v0x9e7d1a0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x9e7d270_0, 8, 32;
    %jmp T_10.6;
T_10.5 ;
    %set/v v0x9e7d270_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x9e7cdf0;
T_11 ;
    %wait E_0x9e7ce70;
    %load/v 8, v0x9e7cf00_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/v 8, v0x9e7cfc0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_11.5, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_11.9, 6;
    %movi 8, 4, 3;
    %set/v v0x9e7cf70_0, 8, 3;
    %jmp T_11.11;
T_11.5 ;
    %movi 8, 2, 3;
    %set/v v0x9e7cf70_0, 8, 3;
    %jmp T_11.11;
T_11.6 ;
    %movi 8, 6, 3;
    %set/v v0x9e7cf70_0, 8, 3;
    %jmp T_11.11;
T_11.7 ;
    %set/v v0x9e7cf70_0, 1, 3;
    %jmp T_11.11;
T_11.8 ;
    %set/v v0x9e7cf70_0, 0, 3;
    %jmp T_11.11;
T_11.9 ;
    %movi 8, 1, 3;
    %set/v v0x9e7cf70_0, 8, 3;
    %jmp T_11.11;
T_11.11 ;
    %jmp T_11.4;
T_11.1 ;
    %movi 8, 1, 3;
    %set/v v0x9e7cf70_0, 8, 3;
    %jmp T_11.4;
T_11.2 ;
    %movi 8, 6, 3;
    %set/v v0x9e7cf70_0, 8, 3;
    %jmp T_11.4;
T_11.3 ;
    %movi 8, 2, 3;
    %set/v v0x9e7cf70_0, 8, 3;
    %jmp T_11.4;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x9e7cad0;
T_12 ;
    %wait E_0x9e7c9f0;
    %load/v 8, v0x9e7cb70_0, 1;
    %load/v 9, v0x9e7cbe0_0, 5;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 14, v0x9e7cd60_0, 5;
    %jmp T_12.1;
T_12.0 ;
    %mov 14, 2, 5;
T_12.1 ;
; Save base=14 wid=5 in lookaside.
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x9e7cbe0_0, 5;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 15, v0x9e7cd60_0, 5;
    %jmp T_12.3;
T_12.2 ;
    %mov 15, 2, 5;
T_12.3 ;
; Save base=15 wid=5 in lookaside.
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7cd10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7cc50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7ccc0_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7cd10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7cc50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7ccc0_0, 0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x9e7c7b0;
T_13 ;
    %wait E_0x9e7b028;
    %load/v 8, v0x9e7c950_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.0, 4;
    %load/v 8, v0x9e7c840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7c8a0_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7ca30_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x9e7ca80_0, 1;
    %load/v 9, v0x9e7c620_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x9e7c620_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/v 8, v0x9e7c840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7c8a0_0, 0, 8;
    %load/v 8, v0x9e7c9a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7ca30_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x9e7bcb0;
T_14 ;
    %wait E_0x9e7b028;
    %load/v 8, v0x9e7c690_0, 1;
    %jmp/0xz  T_14.0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x9e7c270_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9e7c2c0_0, 0, 8;
    %load/v 8, v0x9e7c438_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9e7c4d8_0, 0, 8;
    %load/v 8, v0x9e7c320_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9e7c3c8_0, 0, 8;
    %load/v 8, v0x9e7c528_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9e7c488_0, 0, 8;
    %load/v 8, v0x9e7c5d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7c578_0, 0, 8;
    %load/v 8, v0x9e7bde0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7be30_0, 0, 8;
    %load/v 8, v0x9e7be80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7bef0_0, 0, 8;
    %load/v 8, v0x9e7c178_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e7c200_0, 0, 8;
    %load/v 8, v0x9e7c0c8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e7c128_0, 0, 8;
    %load/v 8, v0x9e7a660_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7bf60_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.2, 4;
    %load/x1p 8, v0x9e7a660_0, 2;
    %jmp T_14.3;
T_14.2 ;
    %mov 8, 2, 2;
T_14.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e7bd30_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %load/x1p 8, v0x9e7a660_0, 1;
    %jmp T_14.5;
T_14.4 ;
    %mov 8, 2, 1;
T_14.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7bd80_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x9e7b708;
T_15 ;
    %wait E_0x9e7b028;
    %load/v 8, v0x9e7bc60_0, 1;
    %jmp/0xz  T_15.0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x9e7b970_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e7b9c0_0, 0, 8;
    %load/v 8, v0x9e7b788_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7b7e8_0, 0, 8;
    %load/v 8, v0x9e7bb88_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7bbd8_0, 0, 8;
    %load/v 8, v0x9e7ba80_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9e7bad0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.2, 4;
    %load/x1p 8, v0x9e7b870_0, 1;
    %jmp T_15.3;
T_15.2 ;
    %mov 8, 2, 1;
T_15.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7b8d0_0, 0, 8;
    %load/v 8, v0x9e7b870_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7b920_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x9e7b218;
T_16 ;
    %wait E_0x9e7b028;
    %load/v 8, v0x9e7b650_0, 1;
    %jmp/0xz  T_16.0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x9e7b398_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e7b3f8_0, 0, 8;
    %load/v 8, v0x9e7b2b8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7b338_0, 0, 8;
    %load/v 8, v0x9e7b498_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7b528_0, 0, 8;
    %load/v 8, v0x9e7b578_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x9e7b5c8_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x9e7ad48;
T_17 ;
    %wait E_0x9e7adc8;
    %set/v v0x9e7b128_0, 0, 2;
    %set/v v0x9e7b188_0, 0, 2;
    %load/v 8, v0x9e7ae68_0, 1;
    %load/v 9, v0x9e7ae08_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x9e7ae08_0, 5;
    %load/v 13, v0x9e7af78_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.2, 4;
    %movi 8, 2, 2;
    %set/v v0x9e7b128_0, 8, 2;
T_17.2 ;
    %load/v 8, v0x9e7ae08_0, 5;
    %load/v 13, v0x9e7afd8_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.4, 4;
    %movi 8, 2, 2;
    %set/v v0x9e7b188_0, 8, 2;
T_17.4 ;
T_17.0 ;
    %load/v 8, v0x9e7b0c8_0, 1;
    %load/v 9, v0x9e7b058_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.6, 8;
    %load/v 8, v0x9e7b058_0, 5;
    %load/v 13, v0x9e7af78_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.8, 4;
    %movi 8, 1, 2;
    %set/v v0x9e7b128_0, 8, 2;
T_17.8 ;
    %load/v 8, v0x9e7b058_0, 5;
    %load/v 13, v0x9e7afd8_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_17.10, 4;
    %movi 8, 1, 2;
    %set/v v0x9e7b188_0, 8, 2;
T_17.10 ;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x9e7a9e8;
T_18 ;
    %wait E_0x9e7aa68;
    %load/v 8, v0x9e7ac38_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7abc8_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x9e7ac88_0, 1;
    %jmp/0xz  T_18.2, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x9e7acf8_0, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0x9e7ab08_0, 1;
    %jmp/0xz  T_18.6, 8;
    %load/v 8, v0x9e7ab68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7abc8_0, 0, 8;
T_18.6 ;
    %jmp T_18.5;
T_18.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x9e7abc8_0, 0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x9e7a2c0;
T_19 ;
    %wait E_0x9e08850;
    %load/v 8, v0x9e7a520_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x9e7a390_0, 32;
    %ix/getv 3, v0x9e7a340_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9e7a6c8, 0, 8;
t_0 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x9e78a30;
T_20 ;
    %wait E_0x9e08850;
    %load/v 8, v0x9e78cc0_0, 1;
    %load/v 9, v0x9e78da8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x9e78c20_0, 24;
    %ix/getv 3, v0x9e78b80_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9e78d30, 0, 8;
t_1 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x9e78618;
T_21 ;
    %wait E_0x9e08850;
    %load/v 8, v0x9e788f8_0, 1;
    %load/v 9, v0x9e789d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x9e78838_0, 256;
    %ix/getv 3, v0x9e78768_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9e78958, 0, 8;
t_2 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x9e78418;
T_22 ;
    %set/v v0x9e795b0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x9e78418;
T_23 ;
    %wait E_0x9e785e8;
    %load/v 8, v0x9e79600_0, 1;
    %jmp/0  T_23.0, 8;
    %load/v 42, v0x9e79c70_0, 5;
    %movi 47, 0, 27;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  42, 32;
    %muli 42, 32, 32;
    %addi 42, 31, 32;
    %mov 9, 42, 32;
    %mov 41, 0, 1;
    %subi 9, 31, 33;
    %ix/get/s 1, 9, 33;
    %jmp/1 T_23.3, 4;
    %load/x1p 9, v0x9e79e48_0, 32;
    %jmp T_23.4;
T_23.3 ;
    %mov 9, 2, 32;
T_23.4 ;
; Save base=9 wid=32 in lookaside.
    %jmp/1  T_23.2, 8;
T_23.0 ; End of true expr.
    %jmp/0  T_23.1, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_23.2;
T_23.1 ;
    %mov 9, 0, 32; Return false value
T_23.2 ;
    %set/v v0x9e79ab8_0, 9, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x9e78418;
T_24 ;
    %wait E_0x9e77da0;
    %load/v 264, v0x9e79c70_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 0, 6;
    %mov 264, 4, 1;
    %jmp/0  T_24.0, 264;
    %load/v 265, v0x9e79a38_0, 32;
    %jmp/1  T_24.2, 264;
T_24.0 ; End of true expr.
    %load/v 297, v0x9e79e48_0, 32; Only need 32 of 256 bits
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.1, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.2;
T_24.1 ;
    %mov 265, 297, 32; Return false value
T_24.2 ;
    %mov 8, 265, 32;
    %load/v 264, v0x9e79c70_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 4, 6;
    %mov 264, 4, 1;
    %jmp/0  T_24.3, 264;
    %load/v 265, v0x9e79a38_0, 32;
    %jmp/1  T_24.5, 264;
T_24.3 ; End of true expr.
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.6, 4;
    %load/x1p 297, v0x9e79e48_0, 32;
    %jmp T_24.7;
T_24.6 ;
    %mov 297, 2, 32;
T_24.7 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.4, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.5;
T_24.4 ;
    %mov 265, 297, 32; Return false value
T_24.5 ;
    %mov 40, 265, 32;
    %load/v 264, v0x9e79c70_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 8, 6;
    %mov 264, 4, 1;
    %jmp/0  T_24.8, 264;
    %load/v 265, v0x9e79a38_0, 32;
    %jmp/1  T_24.10, 264;
T_24.8 ; End of true expr.
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.11, 4;
    %load/x1p 297, v0x9e79e48_0, 32;
    %jmp T_24.12;
T_24.11 ;
    %mov 297, 2, 32;
T_24.12 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.9, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.10;
T_24.9 ;
    %mov 265, 297, 32; Return false value
T_24.10 ;
    %mov 72, 265, 32;
    %load/v 264, v0x9e79c70_0, 5;
    %mov 269, 0, 1;
    %cmpi/u 264, 12, 6;
    %mov 264, 4, 1;
    %jmp/0  T_24.13, 264;
    %load/v 265, v0x9e79a38_0, 32;
    %jmp/1  T_24.15, 264;
T_24.13 ; End of true expr.
    %ix/load 1, 96, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.16, 4;
    %load/x1p 297, v0x9e79e48_0, 32;
    %jmp T_24.17;
T_24.16 ;
    %mov 297, 2, 32;
T_24.17 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.14, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.15;
T_24.14 ;
    %mov 265, 297, 32; Return false value
T_24.15 ;
    %mov 104, 265, 32;
    %load/v 264, v0x9e79c70_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 16, 7;
    %mov 264, 4, 1;
    %jmp/0  T_24.18, 264;
    %load/v 265, v0x9e79a38_0, 32;
    %jmp/1  T_24.20, 264;
T_24.18 ; End of true expr.
    %ix/load 1, 128, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.21, 4;
    %load/x1p 297, v0x9e79e48_0, 32;
    %jmp T_24.22;
T_24.21 ;
    %mov 297, 2, 32;
T_24.22 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.19, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.20;
T_24.19 ;
    %mov 265, 297, 32; Return false value
T_24.20 ;
    %mov 136, 265, 32;
    %load/v 264, v0x9e79c70_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 20, 7;
    %mov 264, 4, 1;
    %jmp/0  T_24.23, 264;
    %load/v 265, v0x9e79a38_0, 32;
    %jmp/1  T_24.25, 264;
T_24.23 ; End of true expr.
    %ix/load 1, 160, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.26, 4;
    %load/x1p 297, v0x9e79e48_0, 32;
    %jmp T_24.27;
T_24.26 ;
    %mov 297, 2, 32;
T_24.27 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.24, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.25;
T_24.24 ;
    %mov 265, 297, 32; Return false value
T_24.25 ;
    %mov 168, 265, 32;
    %load/v 264, v0x9e79c70_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 24, 7;
    %mov 264, 4, 1;
    %jmp/0  T_24.28, 264;
    %load/v 265, v0x9e79a38_0, 32;
    %jmp/1  T_24.30, 264;
T_24.28 ; End of true expr.
    %ix/load 1, 192, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.31, 4;
    %load/x1p 297, v0x9e79e48_0, 32;
    %jmp T_24.32;
T_24.31 ;
    %mov 297, 2, 32;
T_24.32 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.29, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.30;
T_24.29 ;
    %mov 265, 297, 32; Return false value
T_24.30 ;
    %mov 200, 265, 32;
    %load/v 264, v0x9e79c70_0, 5;
    %mov 269, 0, 2;
    %cmpi/u 264, 28, 7;
    %mov 264, 4, 1;
    %jmp/0  T_24.33, 264;
    %load/v 265, v0x9e79a38_0, 32;
    %jmp/1  T_24.35, 264;
T_24.33 ; End of true expr.
    %ix/load 1, 224, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.36, 4;
    %load/x1p 297, v0x9e79e48_0, 32;
    %jmp T_24.37;
T_24.36 ;
    %mov 297, 2, 32;
T_24.37 ;
; Save base=297 wid=32 in lookaside.
    %jmp/0  T_24.34, 264;
 ; End of false expr.
    %blend  265, 297, 32; Condition unknown.
    %jmp  T_24.35;
T_24.34 ;
    %mov 265, 297, 32; Return false value
T_24.35 ;
    %mov 232, 265, 32;
    %set/v v0x9e7a1a0_0, 8, 256;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x9e78418;
T_25 ;
    %wait E_0x9e3cdd0;
    %load/v 8, v0x9e79da8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e79810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e797a8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e794c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7a090_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x9e795b0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x9e795b0_0, 8, 32;
    %load/v 8, v0x9e7a150_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_25.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_25.3, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_25.4, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_25.5, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.2 ;
    %load/v 8, v0x9e79be0_0, 1;
    %load/v 9, v0x9e79600_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.8, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 8;
    %jmp T_25.9;
T_25.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 0;
T_25.9 ;
    %jmp T_25.7;
T_25.3 ;
    %load/v 8, v0x9e7a040_0, 1;
    %jmp/0xz  T_25.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e79810_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e797a8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7a090_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 8;
    %jmp T_25.11;
T_25.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e79810_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e797a8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7a090_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 8;
T_25.11 ;
    %jmp T_25.7;
T_25.4 ;
    %load/v 8, v0x9e79560_0, 1;
    %jmp/0xz  T_25.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e79810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e794c0_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 8;
    %jmp T_25.13;
T_25.12 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 8;
T_25.13 ;
    %jmp T_25.7;
T_25.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e794c0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/v 8, v0x9e79560_0, 1;
    %jmp/0xz  T_25.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e7a090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e797a8_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 8;
    %jmp T_25.15;
T_25.14 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x9e7a150_0, 0, 8;
T_25.15 ;
    %jmp T_25.7;
T_25.7 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x9e40368;
T_26 ;
    %wait E_0x9e3cdd0;
    %load/v 8, v0x9e781f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x9e77eb8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e78190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e77c88_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e78298_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x9e78298_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_26.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_26.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_26.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.2 ;
    %load/v 8, v0x9e780a0_0, 1;
    %jmp/0xz  T_26.7, 8;
    %load/v 8, v0x9e77eb8_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x9e77eb8_0, 0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e78298_0, 0, 8;
    %jmp T_26.8;
T_26.7 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e78298_0, 0, 0;
T_26.8 ;
    %jmp T_26.6;
T_26.3 ;
    %load/v 8, v0x9e77eb8_0, 4;
    %cmpi/u 8, 6, 4;
    %jmp/0xz  T_26.9, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e78190_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e78298_0, 0, 8;
    %jmp T_26.10;
T_26.9 ;
    %load/v 8, v0x9e77eb8_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x9e77eb8_0, 0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e78298_0, 0, 8;
T_26.10 ;
    %jmp T_26.6;
T_26.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x9e77eb8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e78190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e77c88_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e78298_0, 0, 8;
    %jmp T_26.6;
T_26.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x9e77c88_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x9e78298_0, 0, 0;
    %jmp T_26.6;
T_26.6 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x9e40368;
T_27 ;
    %wait E_0x9e08850;
    %load/v 8, v0x9e78190_0, 1;
    %load/v 9, v0x9e782f8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/getv 3, v0x9e77d50_0;
    %load/av 8, v0x9e78100, 256;
    %set/v v0x9e77f18_0, 8, 256;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x9e40368;
T_28 ;
    %wait E_0x9e08850;
    %load/v 8, v0x9e78190_0, 1;
    %load/v 9, v0x9e782f8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0x9e77fa8_0, 256;
    %ix/getv 3, v0x9e77d50_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x9e78100, 0, 8;
t_3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x9e43e70;
T_29 ;
    %delay 25, 0;
    %load/v 8, v0x9e80a78_0, 1;
    %inv 8, 1;
    %set/v v0x9e80a78_0, 8, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x9e43e70;
T_30 ;
    %movi 8, 1, 32;
    %set/v v0x9e80d78_0, 8, 32;
    %set/v v0x9e80f58_0, 0, 32;
T_30.0 ;
    %load/v 8, v0x9e80f58_0, 32;
   %cmpi/s 8, 512, 32;
    %jmp/0xz T_30.1, 5;
    %ix/getv/s 3, v0x9e80f58_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9e7a998, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9e80f58_0, 32;
    %set/v v0x9e80f58_0, 8, 32;
    %jmp T_30.0;
T_30.1 ;
    %set/v v0x9e80f58_0, 0, 32;
T_30.2 ;
    %load/v 8, v0x9e80f58_0, 32;
   %cmpi/s 8, 512, 32;
    %jmp/0xz T_30.3, 5;
    %ix/getv/s 3, v0x9e80f58_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9e78100, 0, 256;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9e80f58_0, 32;
    %set/v v0x9e80f58_0, 8, 32;
    %jmp T_30.2;
T_30.3 ;
    %set/v v0x9e80f58_0, 0, 32;
T_30.4 ;
    %load/v 8, v0x9e80f58_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_30.5, 5;
    %ix/getv/s 3, v0x9e80f58_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9e78d30, 0, 24;
t_6 ;
    %ix/getv/s 3, v0x9e80f58_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9e78958, 0, 256;
t_7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9e80f58_0, 32;
    %set/v v0x9e80f58_0, 8, 32;
    %jmp T_30.4;
T_30.5 ;
    %set/v v0x9e80f58_0, 0, 32;
T_30.6 ;
    %load/v 8, v0x9e80f58_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_30.7, 5;
    %ix/getv/s 3, v0x9e80f58_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9e7a6c8, 0, 32;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9e80f58_0, 32;
    %set/v v0x9e80f58_0, 8, 32;
    %jmp T_30.6;
T_30.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0x9e7a998;
    %vpi_call 2 74 "$dumpfile", "test.vcd";
    %vpi_call 2 75 "$dumpvars";
    %vpi_func 2 78 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x9e81098_0, 8, 32;
    %vpi_func 2 79 "$fopen", 8, 32, "cache.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x9e810e8_0, 8, 32;
    %movi 8, 5, 256;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x9e78100, 8, 256;
    %set/v v0x9e80a78_0, 0, 1;
    %set/v v0x9e80c20_0, 0, 1;
    %set/v v0x9e80cd8_0, 0, 1;
    %delay 12, 0;
    %set/v v0x9e80c20_0, 1, 1;
    %set/v v0x9e80cd8_0, 1, 1;
    %end;
    .thread T_30;
    .scope S_0x9e43e70;
T_31 ;
    %wait E_0x9e7b028;
    %load/v 8, v0x9e80d78_0, 32;
    %cmpi/u 8, 150, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 98 "$fdisplay", v0x9e81098_0, "Flush Cache! \012";
    %set/v v0x9e80f58_0, 0, 32;
T_31.2 ;
    %load/v 8, v0x9e80f58_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_31.3, 5;
    %ix/getv/s 3, v0x9e80f58_0;
    %load/av 8, v0x9e78d30, 24;
    %set/v v0x9e81180_0, 8, 24;
    %load/v 8, v0x9e80f58_0, 32;
    %set/v v0x9e80fa8_0, 8, 5;
    %load/v 8, v0x9e80fa8_0, 5;
    %load/v 13, v0x9e81180_0, 22; Select 22 out of 24 bits
    %set/v v0x9e80d28_0, 8, 27;
    %ix/getv/s 3, v0x9e80f58_0;
    %load/av 8, v0x9e78958, 256;
    %ix/getv 3, v0x9e80d28_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v0x9e78100, 8, 256;
t_9 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x9e80f58_0, 32;
    %set/v v0x9e80f58_0, 8, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %movi 8, 150, 32;
    %load/v 40, v0x9e80d78_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_31.4, 5;
    %vpi_call 2 107 "$stop";
T_31.4 ;
    %vpi_call 2 110 "$fdisplay", v0x9e81098_0, "cycle = %d, Start = %b", v0x9e80d78_0, v0x9e80cd8_0;
    %vpi_call 2 112 "$fdisplay", v0x9e81098_0, "PC = %d", v0x9e7abc8_0;
    %vpi_call 2 115 "$fdisplay", v0x9e81098_0, "Registers";
    %vpi_call 2 116 "$fdisplay", v0x9e81098_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x9e7a6c8, 0>, &A<v0x9e7a6c8, 8>, &A<v0x9e7a6c8, 16>, &A<v0x9e7a6c8, 24>;
    %vpi_call 2 117 "$fdisplay", v0x9e81098_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x9e7a6c8, 1>, &A<v0x9e7a6c8, 9>, &A<v0x9e7a6c8, 17>, &A<v0x9e7a6c8, 25>;
    %vpi_call 2 118 "$fdisplay", v0x9e81098_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x9e7a6c8, 2>, &A<v0x9e7a6c8, 10>, &A<v0x9e7a6c8, 18>, &A<v0x9e7a6c8, 26>;
    %vpi_call 2 119 "$fdisplay", v0x9e81098_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x9e7a6c8, 3>, &A<v0x9e7a6c8, 11>, &A<v0x9e7a6c8, 19>, &A<v0x9e7a6c8, 27>;
    %vpi_call 2 120 "$fdisplay", v0x9e81098_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x9e7a6c8, 4>, &A<v0x9e7a6c8, 12>, &A<v0x9e7a6c8, 20>, &A<v0x9e7a6c8, 28>;
    %vpi_call 2 121 "$fdisplay", v0x9e81098_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x9e7a6c8, 5>, &A<v0x9e7a6c8, 13>, &A<v0x9e7a6c8, 21>, &A<v0x9e7a6c8, 29>;
    %vpi_call 2 122 "$fdisplay", v0x9e81098_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x9e7a6c8, 6>, &A<v0x9e7a6c8, 14>, &A<v0x9e7a6c8, 22>, &A<v0x9e7a6c8, 30>;
    %vpi_call 2 123 "$fdisplay", v0x9e81098_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x9e7a6c8, 7>, &A<v0x9e7a6c8, 15>, &A<v0x9e7a6c8, 23>, &A<v0x9e7a6c8, 31>;
    %vpi_call 2 126 "$fdisplay", v0x9e81098_0, "Data Memory: 0x0000 = %h", &A<v0x9e78100, 0>;
    %vpi_call 2 127 "$fdisplay", v0x9e81098_0, "Data Memory: 0x0020 = %h", &A<v0x9e78100, 1>;
    %vpi_call 2 128 "$fdisplay", v0x9e81098_0, "Data Memory: 0x0040 = %h", &A<v0x9e78100, 2>;
    %vpi_call 2 129 "$fdisplay", v0x9e81098_0, "Data Memory: 0x0060 = %h", &A<v0x9e78100, 3>;
    %vpi_call 2 130 "$fdisplay", v0x9e81098_0, "Data Memory: 0x0080 = %h", &A<v0x9e78100, 4>;
    %vpi_call 2 131 "$fdisplay", v0x9e81098_0, "Data Memory: 0x00A0 = %h", &A<v0x9e78100, 5>;
    %vpi_call 2 132 "$fdisplay", v0x9e81098_0, "Data Memory: 0x00C0 = %h", &A<v0x9e78100, 6>;
    %vpi_call 2 133 "$fdisplay", v0x9e81098_0, "Data Memory: 0x00E0 = %h", &A<v0x9e78100, 7>;
    %vpi_call 2 134 "$fdisplay", v0x9e81098_0, "Data Memory: 0x0400 = %h", &A<v0x9e78100, 32>;
    %vpi_call 2 136 "$fdisplay", v0x9e81098_0, "\012";
    %load/v 8, v0x9e79d58_0, 1;
    %load/v 9, v0x9e7a150_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 0, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.6, 8;
    %load/v 8, v0x9e7a040_0, 1;
    %jmp/0xz  T_31.8, 8;
    %load/v 8, v0x9e799e8_0, 1;
    %jmp/0xz  T_31.10, 8;
    %vpi_call 2 142 "$fdisplay", v0x9e810e8_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x9e80d78_0, v0x9e79970_0, v0x9e79a38_0;
    %jmp T_31.11;
T_31.10 ;
    %load/v 8, v0x9e798b0_0, 1;
    %jmp/0xz  T_31.12, 8;
    %vpi_call 2 144 "$fdisplay", v0x9e810e8_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x9e80d78_0, v0x9e79970_0, v0x9e79b90_0;
T_31.12 ;
T_31.11 ;
    %jmp T_31.9;
T_31.8 ;
    %load/v 8, v0x9e799e8_0, 1;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 148 "$fdisplay", v0x9e810e8_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x9e80d78_0, v0x9e79970_0, v0x9e79a38_0;
    %jmp T_31.15;
T_31.14 ;
    %load/v 8, v0x9e798b0_0, 1;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 150 "$fdisplay", v0x9e810e8_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x9e80d78_0, v0x9e79970_0, v0x9e79b90_0;
T_31.16 ;
T_31.15 ;
T_31.9 ;
    %set/v v0x9e80f08_0, 1, 1;
    %jmp T_31.7;
T_31.6 ;
    %load/v 8, v0x9e79d58_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.18, 8;
    %load/v 8, v0x9e80f08_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.20, 8;
    %load/v 8, v0x9e799e8_0, 1;
    %jmp/0xz  T_31.22, 8;
    %vpi_call 2 157 "$fdisplay", v0x9e810e8_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x9e80d78_0, v0x9e79970_0, v0x9e79a38_0;
    %jmp T_31.23;
T_31.22 ;
    %load/v 8, v0x9e798b0_0, 1;
    %jmp/0xz  T_31.24, 8;
    %vpi_call 2 159 "$fdisplay", v0x9e810e8_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x9e80d78_0, v0x9e79970_0, v0x9e79b90_0;
T_31.24 ;
T_31.23 ;
T_31.20 ;
    %set/v v0x9e80f08_0, 0, 1;
T_31.18 ;
T_31.7 ;
    %load/v 8, v0x9e80d78_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x9e80d78_0, 8, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "Control.v";
    "Adder.v";
    "shiftLeft2_32.v";
    "shiftLeft2_26.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3.v";
    "MUX8.v";
    "Sign_Extend.v";
    "ALU.v";
    "ALU_Control.v";
    "HazardDetection.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
    "ForwardingUnit.v";
    "PC.v";
    "Instruction_Memory.v";
    "Registers.v";
    "dcache_top.v";
    "dcache_tag_sram.v";
    "dcache_data_sram.v";
    "Data_Memory.v";
