$date
	Thu Nov 17 20:03:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pl_q3_tb $end
$var wire 16 ! Q [15:0] $end
$var reg 16 " P [15:0] $end
$var reg 1 # k $end
$scope module c1 $end
$var wire 16 $ P [15:0] $end
$var wire 1 # k $end
$var reg 16 % Q [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000000000000000 %
b1111111111111111 $
0#
b1111111111111111 "
b1000000000000000 !
$end
#10
b11000000 !
b11000000 %
b10000000 "
b10000000 $
#20
b1101 !
b1101 %
b1001 "
b1001 $
#30
b10 !
b10 %
b11 "
b11 $
#40
b1111111111111111 !
b1111111111111111 %
b1010101010101010 "
b1010101010101010 $
#50
b1010101010101010 !
b1010101010101010 %
b1111111111111111 "
b1111111111111111 $
1#
#60
b11111110 !
b11111110 %
b10000000 "
b10000000 $
#70
b1110 !
b1110 %
b1001 "
b1001 $
#80
b10 !
b10 %
b11 "
b11 $
#90
b1100110011001100 !
b1100110011001100 %
b1010101010101010 "
b1010101010101010 $
#100
