

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Mon Mar 11 19:28:41 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.08ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%i_data_data_V_read = call i32 @_ssdm_op_Read.axis.i32(i32 %i_data_data_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:49]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %._crit_edge71, label %0" [correlator.cpp:55]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge70" [correlator.cpp:57]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:59]
ST_1 : Operation 10 [1/1] (1.08ns)   --->   "%cond_i = icmp eq i4 %phaseClass_V_read, 0" [correlator.cpp:86->correlator.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %cond_i, label %.preheader.0.i, label %shiftPhaseClass.exit" [correlator.cpp:86->correlator.cpp:67]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:78]

 <State 2> : 2.85ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i_data_data_V), !map !89"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %i_data_last_V), !map !95"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %o_data_data_V), !map !99"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %o_data_last_V), !map !103"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !107"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !111"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 %o_data_data_V, i1 %o_data_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [correlator.cpp:10]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:12]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %o_data_data_V, i1 %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:13]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %i_data_data_V, i1 %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:14]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [correlator.cpp:16]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:25]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:36]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:41]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:44]
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%i_data_data_V_read = call i32 @_ssdm_op_Read.axis.i32(i32 %i_data_data_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:49]
ST_2 : Operation 31 [1/1] (1.06ns)   --->   "store i32 0, i32* @loadCount_V, align 4" [correlator.cpp:58]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %._crit_edge70" [correlator.cpp:60]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br label %._crit_edge69" [correlator.cpp:61]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %i_data_data_V_read to i16" [correlator.cpp:65]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "store i16 %tmp, i16* @newVal_V, align 2" [correlator.cpp:65]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%loadCount_V_load = load i32* @loadCount_V, align 4" [correlator.cpp:66]
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%tmp_2 = add i32 1, %loadCount_V_load" [correlator.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.06ns)   --->   "store i32 %tmp_2, i32* @loadCount_V, align 4" [correlator.cpp:66]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_6_s = load i16* @cor_phaseClass0_V_6, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_6_s, i16* @cor_phaseClass0_V_7, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_5_s = load i16* @cor_phaseClass0_V_5, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_5_s, i16* @cor_phaseClass0_V_6, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_4_s = load i16* @cor_phaseClass0_V_4, align 8" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_4_s, i16* @cor_phaseClass0_V_5, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_3_s = load i16* @cor_phaseClass0_V_3, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_3_s, i16* @cor_phaseClass0_V_4, align 8" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_2_s = load i16* @cor_phaseClass0_V_2, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_2_s, i16* @cor_phaseClass0_V_3, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_1_s = load i16* @cor_phaseClass0_V_1, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_1_s, i16* @cor_phaseClass0_V_2, align 4" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_0_s = load i16* @cor_phaseClass0_V_0, align 16" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "store i16 %cor_phaseClass0_V_0_s, i16* @cor_phaseClass0_V_1, align 2" [correlator.cpp:90->correlator.cpp:67]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %tmp, i16* @cor_phaseClass0_V_0, align 16" [correlator.cpp:92->correlator.cpp:67]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %shiftPhaseClass.exit" [correlator.cpp:93->correlator.cpp:67]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %._crit_edge69" [correlator.cpp:80]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:83]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_last_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_data_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_last_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phaseClass_V_read     (read         ) [ 000]
start_V_read          (read         ) [ 011]
currentState_load     (load         ) [ 011]
StgValue_7            (br           ) [ 000]
StgValue_8            (br           ) [ 000]
StgValue_9            (store        ) [ 000]
cond_i                (icmp         ) [ 011]
StgValue_11           (br           ) [ 000]
StgValue_12           (store        ) [ 000]
StgValue_13           (specbitsmap  ) [ 000]
StgValue_14           (specbitsmap  ) [ 000]
StgValue_15           (specbitsmap  ) [ 000]
StgValue_16           (specbitsmap  ) [ 000]
StgValue_17           (specbitsmap  ) [ 000]
StgValue_18           (specbitsmap  ) [ 000]
StgValue_19           (spectopmodule) [ 000]
StgValue_20           (specresource ) [ 000]
StgValue_21           (specinterface) [ 000]
StgValue_22           (specinterface) [ 000]
StgValue_23           (specinterface) [ 000]
StgValue_24           (specpipeline ) [ 000]
StgValue_25           (specreset    ) [ 000]
StgValue_26           (specreset    ) [ 000]
StgValue_27           (specreset    ) [ 000]
StgValue_28           (specreset    ) [ 000]
i_data_data_V_read    (read         ) [ 000]
StgValue_30           (specreset    ) [ 000]
StgValue_31           (store        ) [ 000]
StgValue_32           (br           ) [ 000]
StgValue_33           (br           ) [ 000]
tmp                   (trunc        ) [ 000]
StgValue_35           (store        ) [ 000]
loadCount_V_load      (load         ) [ 000]
tmp_2                 (add          ) [ 000]
StgValue_38           (store        ) [ 000]
cor_phaseClass0_V_6_s (load         ) [ 000]
StgValue_40           (store        ) [ 000]
cor_phaseClass0_V_5_s (load         ) [ 000]
StgValue_42           (store        ) [ 000]
cor_phaseClass0_V_4_s (load         ) [ 000]
StgValue_44           (store        ) [ 000]
cor_phaseClass0_V_3_s (load         ) [ 000]
StgValue_46           (store        ) [ 000]
cor_phaseClass0_V_2_s (load         ) [ 000]
StgValue_48           (store        ) [ 000]
cor_phaseClass0_V_1_s (load         ) [ 000]
StgValue_50           (store        ) [ 000]
cor_phaseClass0_V_0_s (load         ) [ 000]
StgValue_52           (store        ) [ 000]
StgValue_53           (store        ) [ 000]
StgValue_54           (br           ) [ 000]
StgValue_55           (br           ) [ 000]
StgValue_56           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="loadCount_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="newVal_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cor_phaseClass0_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseClass0_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseClass0_V_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseClass0_V_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseClass0_V_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseClass0_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseClass0_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseClass0_V_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="phaseClass_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="start_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_data_data_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_9/1 StgValue_12/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="currentState_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cond_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_31_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_35_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="loadCount_V_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_38_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="cor_phaseClass0_V_6_s_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_6_s/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_40_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="cor_phaseClass0_V_5_s_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_5_s/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_42_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="cor_phaseClass0_V_4_s_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_4_s/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_44_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="cor_phaseClass0_V_3_s_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_3_s/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_46_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="cor_phaseClass0_V_2_s_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_2_s/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="StgValue_48_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cor_phaseClass0_V_1_s_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_1_s/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_50_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cor_phaseClass0_V_0_s_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_0_s/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_52_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_53_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="start_V_read_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="currentState_load_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="220" class="1005" name="cond_i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="70" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="82" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="110" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="76" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="94" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="98" pin="2"/><net_sink comp="220" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: currentState | {1 }
	Port: loadCount_V | {2 }
	Port: newVal_V | {2 }
	Port: cor_phaseClass0_V_6 | {2 }
	Port: cor_phaseClass0_V_7 | {2 }
	Port: cor_phaseClass0_V_5 | {2 }
	Port: cor_phaseClass0_V_4 | {2 }
	Port: cor_phaseClass0_V_3 | {2 }
	Port: cor_phaseClass0_V_2 | {2 }
	Port: cor_phaseClass0_V_1 | {2 }
	Port: cor_phaseClass0_V_0 | {2 }
 - Input state : 
	Port: correlateTop : i_data_data_V | {1 }
	Port: correlateTop : start_V | {1 }
	Port: correlateTop : phaseClass_V | {1 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : loadCount_V | {2 }
	Port: correlateTop : cor_phaseClass0_V_6 | {2 }
	Port: correlateTop : cor_phaseClass0_V_5 | {2 }
	Port: correlateTop : cor_phaseClass0_V_4 | {2 }
	Port: correlateTop : cor_phaseClass0_V_3 | {2 }
	Port: correlateTop : cor_phaseClass0_V_2 | {2 }
	Port: correlateTop : cor_phaseClass0_V_1 | {2 }
	Port: correlateTop : cor_phaseClass0_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_7 : 1
		StgValue_11 : 1
	State 2
		StgValue_35 : 1
		tmp_2 : 1
		StgValue_38 : 2
		StgValue_40 : 1
		StgValue_42 : 1
		StgValue_44 : 1
		StgValue_46 : 1
		StgValue_48 : 1
		StgValue_50 : 1
		StgValue_52 : 1
		StgValue_53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |         tmp_2_fu_124         |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |         cond_i_fu_98         |    0    |    9    |
|----------|------------------------------|---------|---------|
|          | phaseClass_V_read_read_fu_70 |    0    |    0    |
|   read   |    start_V_read_read_fu_76   |    0    |    0    |
|          |        grp_read_fu_82        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_fu_110          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    48   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      cond_i_reg_220     |    1   |
|currentState_load_reg_216|    1   |
|   start_V_read_reg_212  |    1   |
+-------------------------+--------+
|          Total          |    3   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   48   |
+-----------+--------+--------+
