add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_sync_rst.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_sync_rst.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_mgmt.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_mgmt.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_core.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_core.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_top.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_top.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_sync.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_sync.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_reset_sync.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_reset_sync.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_clkbuf.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_clkbuf.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_pads.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/w_icons_pads.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_mux.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_mux.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_clkdiv_by_n.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_clkdiv_by_n.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_clkgate.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/common_clkgate.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/spi_wrap/source/rtl/verilog/spi_wrap.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/spi_wrap/source/rtl/verilog/spi_wrap.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/spi_wrap/source/rtl/verilog/spi_custom_logic.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/spi_wrap/source/rtl/verilog/spi_custom_logic.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/spi_wrap/source/rtl/verilog/w_icons_rf.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/spi_wrap/source/rtl/verilog/w_icons_rf.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/spi_wrap/source/rtl/verilog/spi_slave_common.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/spi_wrap/source/rtl/verilog/spi_slave_common.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrl.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrl.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/rec_ctrl.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/source/rtl/verilog/rec_ctrl.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrls_wrap.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrls_wrap.v]
add_files -norecurse /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v; set_property IS_GLOBAL_INCLUDE 1 [get_files /home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v]
add_files -norecurse ./constraints/Arty-A7-100-Master.xdc; set_property IS_GLOBAL_INCLUDE 1 [get_files ./constraints/Arty-A7-100-Master.xdc]
