#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 16 17:21:59 2018
# Process ID: 7360
# Current directory: C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.runs/design_1_cargaModel_0_0_synth_1
# Command line: vivado.exe -log design_1_cargaModel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cargaModel_0_0.tcl
# Log file: C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.runs/design_1_cargaModel_0_0_synth_1/design_1_cargaModel_0_0.vds
# Journal file: C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.runs/design_1_cargaModel_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cargaModel_0_0.tcl -notrace
Command: synth_design -top design_1_cargaModel_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 401.906 ; gain = 100.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cargaModel_0_0' [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/bd/design_1/ip/design_1_cargaModel_0_0/synth/design_1_cargaModel_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'cargaModel' [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'cargaModel' (1#1) [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:52]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cargaModel_0_0' (2#1) [c:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/bd/design_1/ip/design_1_cargaModel_0_0/synth/design_1_cargaModel_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 456.102 ; gain = 155.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 456.102 ; gain = 155.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 456.102 ; gain = 155.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 759.555 ; gain = 1.809
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 759.555 ; gain = 458.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 759.555 ; gain = 458.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 759.555 ; gain = 458.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 759.555 ; gain = 458.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Multipliers : 
	                30x32  Multipliers := 1     
	                29x32  Multipliers := 1     
	                25x32  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cargaModel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Multipliers : 
	                30x32  Multipliers := 1     
	                29x32  Multipliers := 1     
	                25x32  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:111]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:96]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:123]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:120]
DSP Report: Generating DSP inst/Gain_out1, operation Mode is: A*(B:0xee).
DSP Report: operator inst/Gain_out1 is absorbed into DSP inst/Gain_out1.
DSP Report: Generating DSP inst/denom_gain1_mul_temp, operation Mode is: A*B.
DSP Report: operator inst/denom_gain1_mul_temp is absorbed into DSP inst/denom_gain1_mul_temp.
DSP Report: operator inst/denom_gain1_mul_temp is absorbed into DSP inst/denom_gain1_mul_temp.
DSP Report: Generating DSP inst/denom_gain1_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/denom_gain1_mul_temp is absorbed into DSP inst/denom_gain1_mul_temp.
DSP Report: operator inst/denom_gain1_mul_temp is absorbed into DSP inst/denom_gain1_mul_temp.
DSP Report: Generating DSP inst/denom_gain1_mul_temp, operation Mode is: A*(B:0xc0cc).
DSP Report: operator inst/denom_gain1_mul_temp is absorbed into DSP inst/denom_gain1_mul_temp.
DSP Report: operator inst/denom_gain1_mul_temp is absorbed into DSP inst/denom_gain1_mul_temp.
DSP Report: Generating DSP inst/denom_gain1_mul_temp, operation Mode is: (PCIN>>17)+(A:0xc0cc)*B.
DSP Report: operator inst/denom_gain1_mul_temp is absorbed into DSP inst/denom_gain1_mul_temp.
DSP Report: operator inst/denom_gain1_mul_temp is absorbed into DSP inst/denom_gain1_mul_temp.
DSP Report: Generating DSP inst/s_denom_acc_out2, operation Mode is: PCIN+A:B+C.
DSP Report: operator inst/s_denom_acc_out2 is absorbed into DSP inst/s_denom_acc_out2.
DSP Report: Generating DSP inst/s_denom_acc_out2, operation Mode is: PCIN-A:B-C.
DSP Report: operator inst/s_denom_acc_out2 is absorbed into DSP inst/s_denom_acc_out2.
DSP Report: Generating DSP inst/denom_gain2_mul_temp, operation Mode is: A*B.
DSP Report: operator inst/denom_gain2_mul_temp is absorbed into DSP inst/denom_gain2_mul_temp.
DSP Report: operator inst/denom_gain2_mul_temp is absorbed into DSP inst/denom_gain2_mul_temp.
DSP Report: Generating DSP inst/denom_gain2_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/denom_gain2_mul_temp is absorbed into DSP inst/denom_gain2_mul_temp.
DSP Report: operator inst/denom_gain2_mul_temp is absorbed into DSP inst/denom_gain2_mul_temp.
DSP Report: Generating DSP inst/denom_gain2_mul_temp, operation Mode is: (A:0x13ff5)*B.
DSP Report: operator inst/denom_gain2_mul_temp is absorbed into DSP inst/denom_gain2_mul_temp.
DSP Report: operator inst/denom_gain2_mul_temp is absorbed into DSP inst/denom_gain2_mul_temp.
DSP Report: Generating DSP inst/denom_gain2_mul_temp, operation Mode is: (PCIN>>17)+(A:0x13ff5)*B.
DSP Report: operator inst/denom_gain2_mul_temp is absorbed into DSP inst/denom_gain2_mul_temp.
DSP Report: operator inst/denom_gain2_mul_temp is absorbed into DSP inst/denom_gain2_mul_temp.
DSP Report: Generating DSP inst/nume_gain1_mul_temp, operation Mode is: (A:0x3f65ab51)*B.
DSP Report: operator inst/nume_gain1_mul_temp is absorbed into DSP inst/nume_gain1_mul_temp.
DSP Report: operator inst/nume_gain1_mul_temp is absorbed into DSP inst/nume_gain1_mul_temp.
DSP Report: Generating DSP inst/nume_gain1_mul_temp, operation Mode is: (PCIN>>17)+(A:0x3f65ab51)*B.
DSP Report: operator inst/nume_gain1_mul_temp is absorbed into DSP inst/nume_gain1_mul_temp.
DSP Report: operator inst/nume_gain1_mul_temp is absorbed into DSP inst/nume_gain1_mul_temp.
DSP Report: Generating DSP inst/nume_gain_b0_mul_temp, operation Mode is: (A:0x9a54b2)*B.
DSP Report: operator inst/nume_gain_b0_mul_temp is absorbed into DSP inst/nume_gain_b0_mul_temp.
DSP Report: operator inst/nume_gain_b0_mul_temp is absorbed into DSP inst/nume_gain_b0_mul_temp.
DSP Report: Generating DSP inst/nume_gain_b0_mul_temp, operation Mode is: (PCIN>>17)+(A:0x9a54b2)*B.
DSP Report: operator inst/nume_gain_b0_mul_temp is absorbed into DSP inst/nume_gain_b0_mul_temp.
DSP Report: operator inst/nume_gain_b0_mul_temp is absorbed into DSP inst/nume_gain_b0_mul_temp.
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[22]' (FDCE) to 'inst/s_state_out1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[23]' (FDCE) to 'inst/s_state_out1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[24]' (FDCE) to 'inst/s_state_out1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[25]' (FDCE) to 'inst/s_state_out1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[26]' (FDCE) to 'inst/s_state_out1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[27]' (FDCE) to 'inst/s_state_out1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[28]' (FDCE) to 'inst/s_state_out1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[29]' (FDCE) to 'inst/s_state_out1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out1_reg[30]' (FDCE) to 'inst/s_state_out1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[22]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[23]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[24]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[25]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[26]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[27]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[28]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[29]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s_state_out2_1_reg[30]' (FDCE) to 'inst/s_state_out2_1_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 759.555 ; gain = 458.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cargaModel              | A*(B:0xee)                  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | A*B                         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (PCIN>>17)+A*B              | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | A*(B:0xc0cc)                | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (PCIN>>17)+(A:0xc0cc)*B     | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | PCIN+A:B+C                  | 14     | 18     | 32     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | PCIN-A:B-C                  | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | A*B                         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (PCIN>>17)+A*B              | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (A:0x13ff5)*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (PCIN>>17)+(A:0x13ff5)*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (A:0x3f65ab51)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (PCIN>>17)+(A:0x3f65ab51)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (A:0x9a54b2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_cargaModel_0_0 | (PCIN>>17)+(A:0x9a54b2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 823.660 ; gain = 522.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 824.227 ; gain = 523.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:87]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.srcs/sources_1/imports/carga_HDLGEN/cargaModel.vhd:90]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 825.719 ; gain = 524.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.660 ; gain = 525.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.660 ; gain = 525.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.660 ; gain = 525.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.660 ; gain = 525.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.660 ; gain = 525.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.660 ; gain = 525.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    58|
|2     |DSP48E1   |    13|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    63|
|5     |LUT2      |   119|
|6     |LUT3      |     1|
|7     |LUT4      |    43|
|8     |LUT5      |     3|
|9     |LUT6      |    11|
|10    |FDCE      |    46|
+------+----------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   359|
|2     |  inst   |cargaModel |   359|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.660 ; gain = 525.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 826.660 ; gain = 222.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.660 ; gain = 525.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 826.660 ; gain = 538.621
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.runs/design_1_cargaModel_0_0_synth_1/design_1_cargaModel_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/RaulEsteban/DIgitalDesigns/Xilinx/Load_Sim/Load_Sim.runs/design_1_cargaModel_0_0_synth_1/design_1_cargaModel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cargaModel_0_0_utilization_synth.rpt -pb design_1_cargaModel_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 826.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 17:22:30 2018...
