$date
	Tue Dec 16 12:32:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder3to8_tb $end
$var wire 8 ! Y [7:0] $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var reg 8 % Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
0$
0#
0"
b1 !
$end
#10
b10 !
b10 %
1$
#20
b100 !
b100 %
0$
1#
#30
b1000 !
b1000 %
1$
#40
b10000 !
b10000 %
0$
0#
1"
#50
b100000 !
b100000 %
1$
#60
b1000000 !
b1000000 %
0$
1#
#70
b10000000 !
b10000000 %
1$
#80
