// Seed: 594432918
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    output reg id_10
);
  reg   id_11;
  logic id_12;
  logic id_13;
  logic id_14;
  always @(posedge id_4)
    if (id_1) begin
      id_11 <= 1;
    end else begin
      id_10 <= 1'b0 & id_0 & SystemTFIdentifier & id_7;
      id_13 = id_12;
    end
  assign id_8 = id_9 == 1;
  logic id_15;
  type_27 id_16 (.id_0(1));
endmodule
