# Summary

Date : 2023-04-08 23:54:32

Directory d:\\TLProject\\Verilog\\cpu\\TL_RISCV_CPU\\src

Total : 16 files,  342 codes, 4 comments, 40 blanks, all 386 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| Verilog | 16 | 342 | 4 | 40 | 386 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 16 | 342 | 4 | 40 | 386 |
| . (Files) | 9 | 235 | 4 | 26 | 265 |
| tb | 7 | 107 | 0 | 14 | 121 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)