int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = F_2 ( V_4 ) ;\r\nif ( V_3 < 0 ) {\r\nF_3 ( L_1 ) ;\r\nreturn V_3 ;\r\n}\r\nV_2 -> V_5 = F_4 ( V_3 ) ;\r\nV_2 -> V_6 = F_5 ( V_3 ) ;\r\nV_2 -> V_3 = V_3 ;\r\nreturn V_3 ;\r\n}\r\nint F_6 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nint V_7 = V_3 ;\r\nV_3 += V_8 ;\r\nV_3 = F_7 ( V_3 ) ;\r\nif ( V_3 < 0 ) {\r\nF_3 ( L_2 , V_7 ) ;\r\nreturn V_3 ;\r\n}\r\nV_2 -> V_5 = F_4 ( V_3 ) ;\r\nV_2 -> V_6 = F_5 ( V_3 ) ;\r\nV_2 -> V_3 = V_3 ;\r\nreturn V_3 ;\r\n}\r\nT_1 F_8 ( int V_9 , void * V_10 )\r\n{\r\nunsigned long V_11 ;\r\nstruct V_12 * V_12 = V_10 ;\r\nV_11 = F_9 ( V_12 -> V_13 + V_14 ) ;\r\nif ( V_11 == 0 )\r\nreturn V_15 ;\r\nF_10 ( L_3 , V_12 -> V_16 , V_11 ) ;\r\ndo {\r\nint V_17 = F_11 ( V_11 ) ;\r\nunsigned int V_3 = V_12 -> V_18 [ V_17 ] ;\r\nF_12 ( V_3 ) ;\r\nV_11 &= ~ ( 1 << V_17 ) ;\r\n} while ( V_11 );\r\nreturn V_19 ;\r\n}\r\nint F_13 ( unsigned int V_3 , int * V_20 , int V_21 )\r\n{\r\nint V_17 ;\r\nfor ( V_17 = 0 ; V_17 < V_21 ; V_17 ++ ) {\r\nif ( V_20 [ V_17 ] == V_3 )\r\nreturn V_17 ;\r\n}\r\nreturn V_22 ;\r\n}\r\nstatic void F_14 ( struct V_23 * V_24 )\r\n{\r\nstruct V_12 * V_25 = F_15 ( V_24 ) ;\r\nint V_17 = F_13 ( V_24 -> V_3 , V_25 -> V_18 , 32 ) ;\r\nT_2 V_26 ;\r\nF_10 ( V_27 L_4 , V_28 , V_24 -> V_3 ,\r\nV_25 -> V_16 , V_26 ) ;\r\nV_26 = F_9 ( V_25 -> V_13 + V_29 ) ;\r\nV_26 &= ~ ( 1 << V_17 ) ;\r\nF_16 ( V_26 , V_25 -> V_13 + V_29 ) ;\r\n}\r\nstatic void F_17 ( struct V_23 * V_24 )\r\n{\r\nstruct V_12 * V_25 = F_15 ( V_24 ) ;\r\nint V_17 = F_13 ( V_24 -> V_3 , V_25 -> V_18 , 32 ) ;\r\nT_2 V_26 ;\r\nF_10 ( V_27 L_4 , V_28 , V_24 -> V_3 ,\r\nV_25 -> V_16 , V_26 ) ;\r\nV_26 = F_9 ( V_25 -> V_13 + V_29 ) ;\r\nV_26 |= 1 << V_17 ;\r\nF_16 ( V_26 , V_25 -> V_13 + V_29 ) ;\r\n}\r\nint F_18 ( struct V_30 * type , void * V_31 )\r\n{\r\nstatic int V_3 = V_32 ;\r\nif ( V_3 > V_33 )\r\nreturn V_22 ;\r\nF_19 ( V_3 , type , V_34 ) ;\r\nF_20 ( V_3 , V_31 ) ;\r\nreturn V_3 ++ ;\r\n}\r\nvoid F_21 ( struct V_12 * V_35 , int V_17 , int * V_36 )\r\n{\r\nint V_3 = V_35 -> V_18 [ V_17 ] ;\r\nif ( V_3 <= 0 ) {\r\nV_3 = F_18 ( & V_37 , V_35 ) ;\r\nif ( V_3 == V_22 )\r\nreturn;\r\nV_35 -> V_18 [ V_17 ] = V_3 ;\r\n}\r\n* V_36 = V_3 ;\r\n}\r\nstatic int F_22 ( struct V_38 * V_10 , void * V_31 )\r\n{\r\nstruct V_39 * V_40 = F_23 ( V_10 ) ;\r\nstruct V_41 * V_42 = V_31 ;\r\nif ( V_40 -> V_43 . V_44 == V_45 )\r\nF_24 ( V_40 , V_42 -> V_46 , V_42 -> V_47 ) ;\r\nV_42 -> V_47 ( V_40 , V_42 -> V_46 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_24 ( struct V_39 * V_48 , void * V_46 ,\r\nvoid (* V_47)( struct V_39 * , void * ) )\r\n{\r\nstruct V_41 V_31 = {\r\n. V_47 = V_47 ,\r\n. V_46 = V_46 ,\r\n} ;\r\nF_25 ( & V_48 -> V_10 , & V_31 , F_22 ) ;\r\n}\r\nint F_26 ( struct V_39 * V_48 , struct V_12 * V_12 )\r\n{\r\nstruct V_49 * V_50 ;\r\nint V_2 ;\r\nV_12 -> V_51 = V_48 ;\r\nfor ( V_2 = 0 ; V_2 < 32 ; V_2 ++ ) {\r\nV_12 -> V_18 [ V_2 ] = V_22 ;\r\n}\r\nV_50 = F_27 ( V_12 -> V_13 , 0x100000 , V_12 -> V_16 ) ;\r\nif ( V_50 ) {\r\nV_50 -> V_52 = V_53 ;\r\n}\r\n#if 0\r\nprintk(KERN_WARNING "%s IRQ %d EIM 0x%x", gsc_asic->name,\r\nparent->irq, gsc_asic->eim);\r\nif (gsc_readl(gsc_asic->hpa + OFFSET_IMR))\r\nprintk(" IMR is non-zero! (0x%x)",\r\ngsc_readl(gsc_asic->hpa + OFFSET_IMR));\r\nprintk("\n");\r\n#endif\r\nreturn 0 ;\r\n}\r\nvoid T_3 F_28 ( void )\r\n{\r\n#ifdef F_29\r\nF_30 ( & V_54 ) ;\r\nF_30 ( & V_55 ) ;\r\n#endif\r\n#ifdef F_31\r\nF_30 ( & V_56 ) ;\r\n#endif\r\n}
