# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2022 17:19:47

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 119.58 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 97.62 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 104.70 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            54137       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           489756      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11279       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  3509         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3489         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  12122         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12453         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -2249       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2259       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  8902                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  8860                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 119.58 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sleep_sq_0_LC_11_16_1/lcout
Path End         : up_cnt_1_20_LC_13_17_4/in3
Capture Clock    : up_cnt_1_20_LC_13_17_4/clk
Setup Constraint : 62500p
Path slack       : 54137p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      7163
-----------------------------------   ----- 
End-of-path arrival time (ps)         15085
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1282/I                                   Odrv12                         0              1420  RISE       1
I__1282/O                                   Odrv12                       724              2143  RISE       1
I__1283/I                                   Span12Mux_v                    0              2143  RISE       1
I__1283/O                                   Span12Mux_v                  724              2867  RISE       1
I__1284/I                                   Span12Mux_v                    0              2867  RISE       1
I__1284/O                                   Span12Mux_v                  724              3590  RISE       1
I__1285/I                                   Span12Mux_h                    0              3590  RISE       1
I__1285/O                                   Span12Mux_h                  724              4314  RISE       1
I__1286/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1286/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1287/I                                   LocalMux                       0              4665  RISE       1
I__1287/O                                   LocalMux                     486              5151  RISE       1
I__1288/I                                   IoInMux                        0              5151  RISE       1
I__1288/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10615/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10615/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10616/I                                  GlobalMux                      0              6443  RISE       1
I__10616/O                                  GlobalMux                    227              6671  RISE       1
I__10622/I                                  ClkMux                         0              6671  RISE       1
I__10622/O                                  ClkMux                       455              7126  RISE       1
sleep_sq_0_LC_11_16_1/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sleep_sq_0_LC_11_16_1/lcout          LogicCell40_SEQ_MODE_1010    796              7922  54137  RISE       2
I__7119/I                            LocalMux                       0              7922  54137  RISE       1
I__7119/O                            LocalMux                     486              8407  54137  RISE       1
I__7120/I                            InMux                          0              8407  54137  RISE       1
I__7120/O                            InMux                        382              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_12_16_6/in1    LogicCell40_SEQ_MODE_0000      0              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_12_16_6/lcout  LogicCell40_SEQ_MODE_0000    589              9379  54137  RISE       2
I__8046/I                            LocalMux                       0              9379  54137  RISE       1
I__8046/O                            LocalMux                     486              9865  54137  RISE       1
I__8048/I                            InMux                          0              9865  54137  RISE       1
I__8048/O                            InMux                        382             10247  54137  RISE       1
I__8050/I                            CascadeMux                     0             10247  54137  RISE       1
I__8050/O                            CascadeMux                     0             10247  54137  RISE       1
up_cnt_0_LC_13_15_0/in2              LogicCell40_SEQ_MODE_1010      0             10247  54137  RISE       1
up_cnt_0_LC_13_15_0/carryout         LogicCell40_SEQ_MODE_1010    341             10588  54137  RISE       2
up_cnt_1_LC_13_15_1/carryin          LogicCell40_SEQ_MODE_1010      0             10588  54137  RISE       1
up_cnt_1_LC_13_15_1/carryout         LogicCell40_SEQ_MODE_1010    186             10775  54137  RISE       2
up_cnt_2_LC_13_15_2/carryin          LogicCell40_SEQ_MODE_1010      0             10775  54137  RISE       1
up_cnt_2_LC_13_15_2/carryout         LogicCell40_SEQ_MODE_1010    186             10961  54137  RISE       2
up_cnt_3_LC_13_15_3/carryin          LogicCell40_SEQ_MODE_1010      0             10961  54137  RISE       1
up_cnt_3_LC_13_15_3/carryout         LogicCell40_SEQ_MODE_1010    186             11147  54137  RISE       2
up_cnt_4_LC_13_15_4/carryin          LogicCell40_SEQ_MODE_1010      0             11147  54137  RISE       1
up_cnt_4_LC_13_15_4/carryout         LogicCell40_SEQ_MODE_1010    186             11333  54137  RISE       2
up_cnt_5_LC_13_15_5/carryin          LogicCell40_SEQ_MODE_1010      0             11333  54137  RISE       1
up_cnt_5_LC_13_15_5/carryout         LogicCell40_SEQ_MODE_1010    186             11519  54137  RISE       2
up_cnt_6_LC_13_15_6/carryin          LogicCell40_SEQ_MODE_1010      0             11519  54137  RISE       1
up_cnt_6_LC_13_15_6/carryout         LogicCell40_SEQ_MODE_1010    186             11705  54137  RISE       2
up_cnt_7_LC_13_15_7/carryin          LogicCell40_SEQ_MODE_1010      0             11705  54137  RISE       1
up_cnt_7_LC_13_15_7/carryout         LogicCell40_SEQ_MODE_1010    186             11891  54137  RISE       1
IN_MUX_bfv_13_16_0_/carryinitin      ICE_CARRY_IN_MUX               0             11891  54137  RISE       1
IN_MUX_bfv_13_16_0_/carryinitout     ICE_CARRY_IN_MUX             289             12180  54137  RISE       2
up_cnt_8_LC_13_16_0/carryin          LogicCell40_SEQ_MODE_1010      0             12180  54137  RISE       1
up_cnt_8_LC_13_16_0/carryout         LogicCell40_SEQ_MODE_1010    186             12366  54137  RISE       2
up_cnt_9_LC_13_16_1/carryin          LogicCell40_SEQ_MODE_1010      0             12366  54137  RISE       1
up_cnt_9_LC_13_16_1/carryout         LogicCell40_SEQ_MODE_1010    186             12553  54137  RISE       2
up_cnt_10_LC_13_16_2/carryin         LogicCell40_SEQ_MODE_1010      0             12553  54137  RISE       1
up_cnt_10_LC_13_16_2/carryout        LogicCell40_SEQ_MODE_1010    186             12739  54137  RISE       2
up_cnt_11_LC_13_16_3/carryin         LogicCell40_SEQ_MODE_1010      0             12739  54137  RISE       1
up_cnt_11_LC_13_16_3/carryout        LogicCell40_SEQ_MODE_1010    186             12925  54137  RISE       2
up_cnt_12_LC_13_16_4/carryin         LogicCell40_SEQ_MODE_1010      0             12925  54137  RISE       1
up_cnt_12_LC_13_16_4/carryout        LogicCell40_SEQ_MODE_1010    186             13111  54137  RISE       2
up_cnt_13_LC_13_16_5/carryin         LogicCell40_SEQ_MODE_1010      0             13111  54137  RISE       1
up_cnt_13_LC_13_16_5/carryout        LogicCell40_SEQ_MODE_1010    186             13297  54137  RISE       2
up_cnt_14_LC_13_16_6/carryin         LogicCell40_SEQ_MODE_1010      0             13297  54137  RISE       1
up_cnt_14_LC_13_16_6/carryout        LogicCell40_SEQ_MODE_1010    186             13483  54137  RISE       2
up_cnt_15_LC_13_16_7/carryin         LogicCell40_SEQ_MODE_1010      0             13483  54137  RISE       1
up_cnt_15_LC_13_16_7/carryout        LogicCell40_SEQ_MODE_1010    186             13669  54137  RISE       1
IN_MUX_bfv_13_17_0_/carryinitin      ICE_CARRY_IN_MUX               0             13669  54137  RISE       1
IN_MUX_bfv_13_17_0_/carryinitout     ICE_CARRY_IN_MUX             289             13958  54137  RISE       2
up_cnt_16_LC_13_17_0/carryin         LogicCell40_SEQ_MODE_1010      0             13958  54137  RISE       1
up_cnt_16_LC_13_17_0/carryout        LogicCell40_SEQ_MODE_1010    186             14144  54137  RISE       2
up_cnt_17_LC_13_17_1/carryin         LogicCell40_SEQ_MODE_1010      0             14144  54137  RISE       1
up_cnt_17_LC_13_17_1/carryout        LogicCell40_SEQ_MODE_1010    186             14330  54137  RISE       2
up_cnt_18_LC_13_17_2/carryin         LogicCell40_SEQ_MODE_1010      0             14330  54137  RISE       1
up_cnt_18_LC_13_17_2/carryout        LogicCell40_SEQ_MODE_1010    186             14517  54137  RISE       2
up_cnt_19_LC_13_17_3/carryin         LogicCell40_SEQ_MODE_1010      0             14517  54137  RISE       1
up_cnt_19_LC_13_17_3/carryout        LogicCell40_SEQ_MODE_1010    186             14703  54137  RISE       1
I__8175/I                            InMux                          0             14703  54137  RISE       1
I__8175/O                            InMux                        382             15085  54137  RISE       1
up_cnt_1_20_LC_13_17_4/in3           LogicCell40_SEQ_MODE_1010      0             15085  54137  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1282/I                                   Odrv12                         0              1420  RISE       1
I__1282/O                                   Odrv12                       724              2143  RISE       1
I__1283/I                                   Span12Mux_v                    0              2143  RISE       1
I__1283/O                                   Span12Mux_v                  724              2867  RISE       1
I__1284/I                                   Span12Mux_v                    0              2867  RISE       1
I__1284/O                                   Span12Mux_v                  724              3590  RISE       1
I__1285/I                                   Span12Mux_h                    0              3590  RISE       1
I__1285/O                                   Span12Mux_h                  724              4314  RISE       1
I__1286/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1286/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1287/I                                   LocalMux                       0              4665  RISE       1
I__1287/O                                   LocalMux                     486              5151  RISE       1
I__1288/I                                   IoInMux                        0              5151  RISE       1
I__1288/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10615/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10615/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10616/I                                  GlobalMux                      0              6443  RISE       1
I__10616/O                                  GlobalMux                    227              6671  RISE       1
I__10621/I                                  ClkMux                         0              6671  RISE       1
I__10621/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_13_17_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 97.62 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_0_LC_12_18_3/lcout
Path End         : u_app.data_q_3_LC_11_17_5/ce
Capture Clock    : u_app.data_q_3_LC_11_17_5/clk
Setup Constraint : 500000p
Path slack       : 489756p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5634
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505634

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5634
+ Clock To Q                                796
+ Data Path Delay                          9448
---------------------------------------   ----- 
End-of-path arrival time (ps)             15878
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_12_15_4/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8263/I                                       Odrv12                         0                 0  RISE       1
I__8263/O                                       Odrv12                       724               724  RISE       1
I__8266/I                                       Span12Mux_v                    0               724  RISE       1
I__8266/O                                       Span12Mux_v                  724              1447  RISE       1
I__8268/I                                       Span12Mux_h                    0              1447  RISE       1
I__8268/O                                       Span12Mux_h                  724              2171  RISE       1
I__8271/I                                       Sp12to4                        0              2171  RISE       1
I__8271/O                                       Sp12to4                      631              2801  RISE       1
I__8273/I                                       Span4Mux_s2_v                  0              2801  RISE       1
I__8273/O                                       Span4Mux_s2_v                372              3173  RISE       1
I__8274/I                                       LocalMux                       0              3173  RISE       1
I__8274/O                                       LocalMux                     486              3659  RISE       1
I__8275/I                                       IoInMux                        0              3659  RISE       1
I__8275/O                                       IoInMux                      382              4042  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4042  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4951  RISE      58
I__9286/I                                       gio2CtrlBuf                    0              4951  RISE       1
I__9286/O                                       gio2CtrlBuf                    0              4951  RISE       1
I__9287/I                                       GlobalMux                      0              4951  RISE       1
I__9287/O                                       GlobalMux                    227              5179  RISE       1
I__9293/I                                       ClkMux                         0              5179  RISE       1
I__9293/O                                       ClkMux                       455              5634  RISE       1
u_app.data_q_0_LC_12_18_3/clk                   LogicCell40_SEQ_MODE_1010      0              5634  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_0_LC_12_18_3/lcout             LogicCell40_SEQ_MODE_1010    796              6430  489756  RISE       7
I__7152/I                                   LocalMux                       0              6430  489756  RISE       1
I__7152/O                                   LocalMux                     486              6915  489756  RISE       1
I__7156/I                                   InMux                          0              6915  489756  RISE       1
I__7156/O                                   InMux                        382              7298  489756  RISE       1
u_app.data_q_RNIDKPU_0_LC_12_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7298  489756  RISE       1
u_app.data_q_RNIDKPU_0_LC_12_17_0/lcout     LogicCell40_SEQ_MODE_0000    589              7887  489756  RISE       1
I__7116/I                                   LocalMux                       0              7887  489756  RISE       1
I__7116/O                                   LocalMux                     486              8373  489756  RISE       1
I__7117/I                                   InMux                          0              8373  489756  RISE       1
I__7117/O                                   InMux                        382              8755  489756  RISE       1
I__7118/I                                   CascadeMux                     0              8755  489756  RISE       1
I__7118/O                                   CascadeMux                     0              8755  489756  RISE       1
u_app.data_q_RNIJ50D2_1_LC_11_18_2/in2      LogicCell40_SEQ_MODE_0000      0              8755  489756  RISE       1
u_app.data_q_RNIJ50D2_1_LC_11_18_2/lcout    LogicCell40_SEQ_MODE_0000    558              9314  489756  RISE       1
I__7126/I                                   Odrv4                          0              9314  489756  RISE       1
I__7126/O                                   Odrv4                        517              9830  489756  RISE       1
I__7127/I                                   LocalMux                       0              9830  489756  RISE       1
I__7127/O                                   LocalMux                     486             10316  489756  RISE       1
I__7128/I                                   InMux                          0             10316  489756  RISE       1
I__7128/O                                   InMux                        382             10699  489756  RISE       1
u_app.data_q_RNIN7786_7_LC_12_18_6/in3      LogicCell40_SEQ_MODE_0000      0             10699  489756  RISE       1
u_app.data_q_RNIN7786_7_LC_12_18_6/lcout    LogicCell40_SEQ_MODE_0000    465             11164  489756  RISE       2
I__7123/I                                   LocalMux                       0             11164  489756  RISE       1
I__7123/O                                   LocalMux                     486             11650  489756  RISE       1
I__7125/I                                   InMux                          0             11650  489756  RISE       1
I__7125/O                                   InMux                        382             12032  489756  RISE       1
u_app.status_q_RNI25J8G_6_LC_11_19_1/in1    LogicCell40_SEQ_MODE_0000      0             12032  489756  RISE       1
u_app.status_q_RNI25J8G_6_LC_11_19_1/ltout  LogicCell40_SEQ_MODE_0000    558             12590  489756  FALL       1
I__6666/I                                   CascadeMux                     0             12590  489756  FALL       1
I__6666/O                                   CascadeMux                     0             12590  489756  FALL       1
u_app.status_q_RNISGRUI_8_LC_11_19_2/in2    LogicCell40_SEQ_MODE_0000      0             12590  489756  FALL       1
u_app.status_q_RNISGRUI_8_LC_11_19_2/lcout  LogicCell40_SEQ_MODE_0000    558             13149  489756  RISE       8
I__7202/I                                   Odrv12                         0             13149  489756  RISE       1
I__7202/O                                   Odrv12                       724             13872  489756  RISE       1
I__7205/I                                   Sp12to4                        0             13872  489756  RISE       1
I__7205/O                                   Sp12to4                      631             14503  489756  RISE       1
I__7207/I                                   LocalMux                       0             14503  489756  RISE       1
I__7207/O                                   LocalMux                     486             14989  489756  RISE       1
I__7208/I                                   CEMux                          0             14989  489756  RISE       1
I__7208/O                                   CEMux                        889             15878  489756  RISE       1
u_app.data_q_3_LC_11_17_5/ce                LogicCell40_SEQ_MODE_1010      0             15878  489756  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_12_15_4/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8263/I                                       Odrv12                         0                 0  RISE       1
I__8263/O                                       Odrv12                       724               724  RISE       1
I__8266/I                                       Span12Mux_v                    0               724  RISE       1
I__8266/O                                       Span12Mux_v                  724              1447  RISE       1
I__8268/I                                       Span12Mux_h                    0              1447  RISE       1
I__8268/O                                       Span12Mux_h                  724              2171  RISE       1
I__8271/I                                       Sp12to4                        0              2171  RISE       1
I__8271/O                                       Sp12to4                      631              2801  RISE       1
I__8273/I                                       Span4Mux_s2_v                  0              2801  RISE       1
I__8273/O                                       Span4Mux_s2_v                372              3173  RISE       1
I__8274/I                                       LocalMux                       0              3173  RISE       1
I__8274/O                                       LocalMux                     486              3659  RISE       1
I__8275/I                                       IoInMux                        0              3659  RISE       1
I__8275/O                                       IoInMux                      382              4042  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4042  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4951  RISE      58
I__9286/I                                       gio2CtrlBuf                    0              4951  RISE       1
I__9286/O                                       gio2CtrlBuf                    0              4951  RISE       1
I__9287/I                                       GlobalMux                      0              4951  RISE       1
I__9287/O                                       GlobalMux                    227              5179  RISE       1
I__9292/I                                       ClkMux                         0              5179  RISE       1
I__9292/O                                       ClkMux                       455              5634  RISE       1
u_app.data_q_3_LC_11_17_5/clk                   LogicCell40_SEQ_MODE_1010      0              5634  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 104.70 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_6_30_4/lcout
Path End         : u_usb_cdc.u_sie.data_q_7_LC_1_17_5/ce
Capture Clock    : u_usb_cdc.u_sie.data_q_7_LC_1_17_5/clk
Setup Constraint : 20830p
Path slack       : 11278p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8756
---------------------------------------   ----- 
End-of-path arrival time (ps)             10234
 
Launch Clock Path
pin name                                            model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10768/I                                          GlobalMux                               0                 0  RISE       1
I__10768/O                                          GlobalMux                             227               227  RISE       1
I__10882/I                                          ClkMux                                  0               227  RISE       1
I__10882/O                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_6_30_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_6_30_4/lcout                       LogicCell40_SEQ_MODE_1010    796              1478  11279  RISE       2
I__3803/I                                                                  LocalMux                       0              1478  11279  RISE       1
I__3803/O                                                                  LocalMux                     486              1964  11279  RISE       1
I__3805/I                                                                  InMux                          0              1964  11279  RISE       1
I__3805/O                                                                  InMux                        382              2346  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_5_30_4/in1                 LogicCell40_SEQ_MODE_0000      0              2346  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_5_30_4/lcout               LogicCell40_SEQ_MODE_0000    589              2936  11279  RISE      34
I__9082/I                                                                  LocalMux                       0              2936  11279  RISE       1
I__9082/O                                                                  LocalMux                     486              3422  11279  RISE       1
I__9086/I                                                                  InMux                          0              3422  11279  RISE       1
I__9086/O                                                                  InMux                        382              3804  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI4BI42_4_LC_6_29_6/in3               LogicCell40_SEQ_MODE_0000      0              3804  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI4BI42_4_LC_6_29_6/lcout             LogicCell40_SEQ_MODE_0000    465              4269  11279  RISE       2
I__4364/I                                                                  LocalMux                       0              4269  11279  RISE       1
I__4364/O                                                                  LocalMux                     486              4755  11279  RISE       1
I__4366/I                                                                  InMux                          0              4755  11279  RISE       1
I__4366/O                                                                  InMux                        382              5137  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_6_29_5/in3               LogicCell40_SEQ_MODE_0000      0              5137  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_6_29_5/lcout             LogicCell40_SEQ_MODE_0000    465              5603  11279  RISE       1
I__3728/I                                                                  Odrv12                         0              5603  11279  RISE       1
I__3728/O                                                                  Odrv12                       724              6326  11279  RISE       1
I__3729/I                                                                  Span12Mux_v                    0              6326  11279  RISE       1
I__3729/O                                                                  Span12Mux_v                  724              7050  11279  RISE       1
I__3730/I                                                                  Span12Mux_s4_h                 0              7050  11279  RISE       1
I__3730/O                                                                  Span12Mux_s4_h               289              7339  11279  RISE       1
I__3731/I                                                                  LocalMux                       0              7339  11279  RISE       1
I__3731/O                                                                  LocalMux                     486              7825  11279  RISE       1
I__3732/I                                                                  IoInMux                        0              7825  11279  RISE       1
I__3732/O                                                                  IoInMux                      382              8208  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_4/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8208  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_4/GLOBALBUFFEROUTPUT        ICE_GB                       910              9117  11279  RISE      56
I__9729/I                                                                  gio2CtrlBuf                    0              9117  11279  RISE       1
I__9729/O                                                                  gio2CtrlBuf                    0              9117  11279  RISE       1
I__9730/I                                                                  GlobalMux                      0              9117  11279  RISE       1
I__9730/O                                                                  GlobalMux                    227              9345  11279  RISE       1
I__9731/I                                                                  CEMux                          0              9345  11279  RISE       1
I__9731/O                                                                  CEMux                        889             10234  11279  RISE       1
u_usb_cdc.u_sie.data_q_7_LC_1_17_5/ce                                      LogicCell40_SEQ_MODE_1010      0             10234  11279  RISE       1

Capture Clock Path
pin name                                model name                          delay  cumulative delay  edge  Fanout
--------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10768/I                              GlobalMux                               0                 0  RISE       1
I__10768/O                              GlobalMux                             227               227  RISE       1
I__10831/I                              ClkMux                                  0               227  RISE       1
I__10831/O                              ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.data_q_7_LC_1_17_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sleep_sq_0_LC_11_16_1/lcout
Path End         : up_cnt_1_20_LC_13_17_4/in3
Capture Clock    : up_cnt_1_20_LC_13_17_4/clk
Setup Constraint : 62500p
Path slack       : 54137p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      7163
-----------------------------------   ----- 
End-of-path arrival time (ps)         15085
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1282/I                                   Odrv12                         0              1420  RISE       1
I__1282/O                                   Odrv12                       724              2143  RISE       1
I__1283/I                                   Span12Mux_v                    0              2143  RISE       1
I__1283/O                                   Span12Mux_v                  724              2867  RISE       1
I__1284/I                                   Span12Mux_v                    0              2867  RISE       1
I__1284/O                                   Span12Mux_v                  724              3590  RISE       1
I__1285/I                                   Span12Mux_h                    0              3590  RISE       1
I__1285/O                                   Span12Mux_h                  724              4314  RISE       1
I__1286/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1286/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1287/I                                   LocalMux                       0              4665  RISE       1
I__1287/O                                   LocalMux                     486              5151  RISE       1
I__1288/I                                   IoInMux                        0              5151  RISE       1
I__1288/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10615/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10615/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10616/I                                  GlobalMux                      0              6443  RISE       1
I__10616/O                                  GlobalMux                    227              6671  RISE       1
I__10622/I                                  ClkMux                         0              6671  RISE       1
I__10622/O                                  ClkMux                       455              7126  RISE       1
sleep_sq_0_LC_11_16_1/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sleep_sq_0_LC_11_16_1/lcout          LogicCell40_SEQ_MODE_1010    796              7922  54137  RISE       2
I__7119/I                            LocalMux                       0              7922  54137  RISE       1
I__7119/O                            LocalMux                     486              8407  54137  RISE       1
I__7120/I                            InMux                          0              8407  54137  RISE       1
I__7120/O                            InMux                        382              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_12_16_6/in1    LogicCell40_SEQ_MODE_0000      0              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_12_16_6/lcout  LogicCell40_SEQ_MODE_0000    589              9379  54137  RISE       2
I__8046/I                            LocalMux                       0              9379  54137  RISE       1
I__8046/O                            LocalMux                     486              9865  54137  RISE       1
I__8048/I                            InMux                          0              9865  54137  RISE       1
I__8048/O                            InMux                        382             10247  54137  RISE       1
I__8050/I                            CascadeMux                     0             10247  54137  RISE       1
I__8050/O                            CascadeMux                     0             10247  54137  RISE       1
up_cnt_0_LC_13_15_0/in2              LogicCell40_SEQ_MODE_1010      0             10247  54137  RISE       1
up_cnt_0_LC_13_15_0/carryout         LogicCell40_SEQ_MODE_1010    341             10588  54137  RISE       2
up_cnt_1_LC_13_15_1/carryin          LogicCell40_SEQ_MODE_1010      0             10588  54137  RISE       1
up_cnt_1_LC_13_15_1/carryout         LogicCell40_SEQ_MODE_1010    186             10775  54137  RISE       2
up_cnt_2_LC_13_15_2/carryin          LogicCell40_SEQ_MODE_1010      0             10775  54137  RISE       1
up_cnt_2_LC_13_15_2/carryout         LogicCell40_SEQ_MODE_1010    186             10961  54137  RISE       2
up_cnt_3_LC_13_15_3/carryin          LogicCell40_SEQ_MODE_1010      0             10961  54137  RISE       1
up_cnt_3_LC_13_15_3/carryout         LogicCell40_SEQ_MODE_1010    186             11147  54137  RISE       2
up_cnt_4_LC_13_15_4/carryin          LogicCell40_SEQ_MODE_1010      0             11147  54137  RISE       1
up_cnt_4_LC_13_15_4/carryout         LogicCell40_SEQ_MODE_1010    186             11333  54137  RISE       2
up_cnt_5_LC_13_15_5/carryin          LogicCell40_SEQ_MODE_1010      0             11333  54137  RISE       1
up_cnt_5_LC_13_15_5/carryout         LogicCell40_SEQ_MODE_1010    186             11519  54137  RISE       2
up_cnt_6_LC_13_15_6/carryin          LogicCell40_SEQ_MODE_1010      0             11519  54137  RISE       1
up_cnt_6_LC_13_15_6/carryout         LogicCell40_SEQ_MODE_1010    186             11705  54137  RISE       2
up_cnt_7_LC_13_15_7/carryin          LogicCell40_SEQ_MODE_1010      0             11705  54137  RISE       1
up_cnt_7_LC_13_15_7/carryout         LogicCell40_SEQ_MODE_1010    186             11891  54137  RISE       1
IN_MUX_bfv_13_16_0_/carryinitin      ICE_CARRY_IN_MUX               0             11891  54137  RISE       1
IN_MUX_bfv_13_16_0_/carryinitout     ICE_CARRY_IN_MUX             289             12180  54137  RISE       2
up_cnt_8_LC_13_16_0/carryin          LogicCell40_SEQ_MODE_1010      0             12180  54137  RISE       1
up_cnt_8_LC_13_16_0/carryout         LogicCell40_SEQ_MODE_1010    186             12366  54137  RISE       2
up_cnt_9_LC_13_16_1/carryin          LogicCell40_SEQ_MODE_1010      0             12366  54137  RISE       1
up_cnt_9_LC_13_16_1/carryout         LogicCell40_SEQ_MODE_1010    186             12553  54137  RISE       2
up_cnt_10_LC_13_16_2/carryin         LogicCell40_SEQ_MODE_1010      0             12553  54137  RISE       1
up_cnt_10_LC_13_16_2/carryout        LogicCell40_SEQ_MODE_1010    186             12739  54137  RISE       2
up_cnt_11_LC_13_16_3/carryin         LogicCell40_SEQ_MODE_1010      0             12739  54137  RISE       1
up_cnt_11_LC_13_16_3/carryout        LogicCell40_SEQ_MODE_1010    186             12925  54137  RISE       2
up_cnt_12_LC_13_16_4/carryin         LogicCell40_SEQ_MODE_1010      0             12925  54137  RISE       1
up_cnt_12_LC_13_16_4/carryout        LogicCell40_SEQ_MODE_1010    186             13111  54137  RISE       2
up_cnt_13_LC_13_16_5/carryin         LogicCell40_SEQ_MODE_1010      0             13111  54137  RISE       1
up_cnt_13_LC_13_16_5/carryout        LogicCell40_SEQ_MODE_1010    186             13297  54137  RISE       2
up_cnt_14_LC_13_16_6/carryin         LogicCell40_SEQ_MODE_1010      0             13297  54137  RISE       1
up_cnt_14_LC_13_16_6/carryout        LogicCell40_SEQ_MODE_1010    186             13483  54137  RISE       2
up_cnt_15_LC_13_16_7/carryin         LogicCell40_SEQ_MODE_1010      0             13483  54137  RISE       1
up_cnt_15_LC_13_16_7/carryout        LogicCell40_SEQ_MODE_1010    186             13669  54137  RISE       1
IN_MUX_bfv_13_17_0_/carryinitin      ICE_CARRY_IN_MUX               0             13669  54137  RISE       1
IN_MUX_bfv_13_17_0_/carryinitout     ICE_CARRY_IN_MUX             289             13958  54137  RISE       2
up_cnt_16_LC_13_17_0/carryin         LogicCell40_SEQ_MODE_1010      0             13958  54137  RISE       1
up_cnt_16_LC_13_17_0/carryout        LogicCell40_SEQ_MODE_1010    186             14144  54137  RISE       2
up_cnt_17_LC_13_17_1/carryin         LogicCell40_SEQ_MODE_1010      0             14144  54137  RISE       1
up_cnt_17_LC_13_17_1/carryout        LogicCell40_SEQ_MODE_1010    186             14330  54137  RISE       2
up_cnt_18_LC_13_17_2/carryin         LogicCell40_SEQ_MODE_1010      0             14330  54137  RISE       1
up_cnt_18_LC_13_17_2/carryout        LogicCell40_SEQ_MODE_1010    186             14517  54137  RISE       2
up_cnt_19_LC_13_17_3/carryin         LogicCell40_SEQ_MODE_1010      0             14517  54137  RISE       1
up_cnt_19_LC_13_17_3/carryout        LogicCell40_SEQ_MODE_1010    186             14703  54137  RISE       1
I__8175/I                            InMux                          0             14703  54137  RISE       1
I__8175/O                            InMux                        382             15085  54137  RISE       1
up_cnt_1_20_LC_13_17_4/in3           LogicCell40_SEQ_MODE_1010      0             15085  54137  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1282/I                                   Odrv12                         0              1420  RISE       1
I__1282/O                                   Odrv12                       724              2143  RISE       1
I__1283/I                                   Span12Mux_v                    0              2143  RISE       1
I__1283/O                                   Span12Mux_v                  724              2867  RISE       1
I__1284/I                                   Span12Mux_v                    0              2867  RISE       1
I__1284/O                                   Span12Mux_v                  724              3590  RISE       1
I__1285/I                                   Span12Mux_h                    0              3590  RISE       1
I__1285/O                                   Span12Mux_h                  724              4314  RISE       1
I__1286/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1286/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1287/I                                   LocalMux                       0              4665  RISE       1
I__1287/O                                   LocalMux                     486              5151  RISE       1
I__1288/I                                   IoInMux                        0              5151  RISE       1
I__1288/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__10615/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__10615/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__10616/I                                  GlobalMux                      0              6443  RISE       1
I__10616/O                                  GlobalMux                    227              6671  RISE       1
I__10621/I                                  ClkMux                         0              6671  RISE       1
I__10621/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_13_17_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_6_30_4/lcout
Path End         : u_usb_cdc.u_sie.data_q_7_LC_1_17_5/ce
Capture Clock    : u_usb_cdc.u_sie.data_q_7_LC_1_17_5/clk
Setup Constraint : 20830p
Path slack       : 11278p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8756
---------------------------------------   ----- 
End-of-path arrival time (ps)             10234
 
Launch Clock Path
pin name                                            model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10768/I                                          GlobalMux                               0                 0  RISE       1
I__10768/O                                          GlobalMux                             227               227  RISE       1
I__10882/I                                          ClkMux                                  0               227  RISE       1
I__10882/O                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_6_30_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_6_30_4/lcout                       LogicCell40_SEQ_MODE_1010    796              1478  11279  RISE       2
I__3803/I                                                                  LocalMux                       0              1478  11279  RISE       1
I__3803/O                                                                  LocalMux                     486              1964  11279  RISE       1
I__3805/I                                                                  InMux                          0              1964  11279  RISE       1
I__3805/O                                                                  InMux                        382              2346  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_5_30_4/in1                 LogicCell40_SEQ_MODE_0000      0              2346  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_5_30_4/lcout               LogicCell40_SEQ_MODE_0000    589              2936  11279  RISE      34
I__9082/I                                                                  LocalMux                       0              2936  11279  RISE       1
I__9082/O                                                                  LocalMux                     486              3422  11279  RISE       1
I__9086/I                                                                  InMux                          0              3422  11279  RISE       1
I__9086/O                                                                  InMux                        382              3804  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI4BI42_4_LC_6_29_6/in3               LogicCell40_SEQ_MODE_0000      0              3804  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI4BI42_4_LC_6_29_6/lcout             LogicCell40_SEQ_MODE_0000    465              4269  11279  RISE       2
I__4364/I                                                                  LocalMux                       0              4269  11279  RISE       1
I__4364/O                                                                  LocalMux                     486              4755  11279  RISE       1
I__4366/I                                                                  InMux                          0              4755  11279  RISE       1
I__4366/O                                                                  InMux                        382              5137  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_6_29_5/in3               LogicCell40_SEQ_MODE_0000      0              5137  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_6_29_5/lcout             LogicCell40_SEQ_MODE_0000    465              5603  11279  RISE       1
I__3728/I                                                                  Odrv12                         0              5603  11279  RISE       1
I__3728/O                                                                  Odrv12                       724              6326  11279  RISE       1
I__3729/I                                                                  Span12Mux_v                    0              6326  11279  RISE       1
I__3729/O                                                                  Span12Mux_v                  724              7050  11279  RISE       1
I__3730/I                                                                  Span12Mux_s4_h                 0              7050  11279  RISE       1
I__3730/O                                                                  Span12Mux_s4_h               289              7339  11279  RISE       1
I__3731/I                                                                  LocalMux                       0              7339  11279  RISE       1
I__3731/O                                                                  LocalMux                     486              7825  11279  RISE       1
I__3732/I                                                                  IoInMux                        0              7825  11279  RISE       1
I__3732/O                                                                  IoInMux                      382              8208  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_4/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8208  11279  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_1_4/GLOBALBUFFEROUTPUT        ICE_GB                       910              9117  11279  RISE      56
I__9729/I                                                                  gio2CtrlBuf                    0              9117  11279  RISE       1
I__9729/O                                                                  gio2CtrlBuf                    0              9117  11279  RISE       1
I__9730/I                                                                  GlobalMux                      0              9117  11279  RISE       1
I__9730/O                                                                  GlobalMux                    227              9345  11279  RISE       1
I__9731/I                                                                  CEMux                          0              9345  11279  RISE       1
I__9731/O                                                                  CEMux                        889             10234  11279  RISE       1
u_usb_cdc.u_sie.data_q_7_LC_1_17_5/ce                                      LogicCell40_SEQ_MODE_1010      0             10234  11279  RISE       1

Capture Clock Path
pin name                                model name                          delay  cumulative delay  edge  Fanout
--------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10768/I                              GlobalMux                               0                 0  RISE       1
I__10768/O                              GlobalMux                             227               227  RISE       1
I__10831/I                              ClkMux                                  0               227  RISE       1
I__10831/O                              ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.data_q_7_LC_1_17_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_0_LC_12_18_3/lcout
Path End         : u_app.data_q_3_LC_11_17_5/ce
Capture Clock    : u_app.data_q_3_LC_11_17_5/clk
Setup Constraint : 500000p
Path slack       : 489756p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5634
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505634

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5634
+ Clock To Q                                796
+ Data Path Delay                          9448
---------------------------------------   ----- 
End-of-path arrival time (ps)             15878
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_12_15_4/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8263/I                                       Odrv12                         0                 0  RISE       1
I__8263/O                                       Odrv12                       724               724  RISE       1
I__8266/I                                       Span12Mux_v                    0               724  RISE       1
I__8266/O                                       Span12Mux_v                  724              1447  RISE       1
I__8268/I                                       Span12Mux_h                    0              1447  RISE       1
I__8268/O                                       Span12Mux_h                  724              2171  RISE       1
I__8271/I                                       Sp12to4                        0              2171  RISE       1
I__8271/O                                       Sp12to4                      631              2801  RISE       1
I__8273/I                                       Span4Mux_s2_v                  0              2801  RISE       1
I__8273/O                                       Span4Mux_s2_v                372              3173  RISE       1
I__8274/I                                       LocalMux                       0              3173  RISE       1
I__8274/O                                       LocalMux                     486              3659  RISE       1
I__8275/I                                       IoInMux                        0              3659  RISE       1
I__8275/O                                       IoInMux                      382              4042  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4042  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4951  RISE      58
I__9286/I                                       gio2CtrlBuf                    0              4951  RISE       1
I__9286/O                                       gio2CtrlBuf                    0              4951  RISE       1
I__9287/I                                       GlobalMux                      0              4951  RISE       1
I__9287/O                                       GlobalMux                    227              5179  RISE       1
I__9293/I                                       ClkMux                         0              5179  RISE       1
I__9293/O                                       ClkMux                       455              5634  RISE       1
u_app.data_q_0_LC_12_18_3/clk                   LogicCell40_SEQ_MODE_1010      0              5634  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_0_LC_12_18_3/lcout             LogicCell40_SEQ_MODE_1010    796              6430  489756  RISE       7
I__7152/I                                   LocalMux                       0              6430  489756  RISE       1
I__7152/O                                   LocalMux                     486              6915  489756  RISE       1
I__7156/I                                   InMux                          0              6915  489756  RISE       1
I__7156/O                                   InMux                        382              7298  489756  RISE       1
u_app.data_q_RNIDKPU_0_LC_12_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7298  489756  RISE       1
u_app.data_q_RNIDKPU_0_LC_12_17_0/lcout     LogicCell40_SEQ_MODE_0000    589              7887  489756  RISE       1
I__7116/I                                   LocalMux                       0              7887  489756  RISE       1
I__7116/O                                   LocalMux                     486              8373  489756  RISE       1
I__7117/I                                   InMux                          0              8373  489756  RISE       1
I__7117/O                                   InMux                        382              8755  489756  RISE       1
I__7118/I                                   CascadeMux                     0              8755  489756  RISE       1
I__7118/O                                   CascadeMux                     0              8755  489756  RISE       1
u_app.data_q_RNIJ50D2_1_LC_11_18_2/in2      LogicCell40_SEQ_MODE_0000      0              8755  489756  RISE       1
u_app.data_q_RNIJ50D2_1_LC_11_18_2/lcout    LogicCell40_SEQ_MODE_0000    558              9314  489756  RISE       1
I__7126/I                                   Odrv4                          0              9314  489756  RISE       1
I__7126/O                                   Odrv4                        517              9830  489756  RISE       1
I__7127/I                                   LocalMux                       0              9830  489756  RISE       1
I__7127/O                                   LocalMux                     486             10316  489756  RISE       1
I__7128/I                                   InMux                          0             10316  489756  RISE       1
I__7128/O                                   InMux                        382             10699  489756  RISE       1
u_app.data_q_RNIN7786_7_LC_12_18_6/in3      LogicCell40_SEQ_MODE_0000      0             10699  489756  RISE       1
u_app.data_q_RNIN7786_7_LC_12_18_6/lcout    LogicCell40_SEQ_MODE_0000    465             11164  489756  RISE       2
I__7123/I                                   LocalMux                       0             11164  489756  RISE       1
I__7123/O                                   LocalMux                     486             11650  489756  RISE       1
I__7125/I                                   InMux                          0             11650  489756  RISE       1
I__7125/O                                   InMux                        382             12032  489756  RISE       1
u_app.status_q_RNI25J8G_6_LC_11_19_1/in1    LogicCell40_SEQ_MODE_0000      0             12032  489756  RISE       1
u_app.status_q_RNI25J8G_6_LC_11_19_1/ltout  LogicCell40_SEQ_MODE_0000    558             12590  489756  FALL       1
I__6666/I                                   CascadeMux                     0             12590  489756  FALL       1
I__6666/O                                   CascadeMux                     0             12590  489756  FALL       1
u_app.status_q_RNISGRUI_8_LC_11_19_2/in2    LogicCell40_SEQ_MODE_0000      0             12590  489756  FALL       1
u_app.status_q_RNISGRUI_8_LC_11_19_2/lcout  LogicCell40_SEQ_MODE_0000    558             13149  489756  RISE       8
I__7202/I                                   Odrv12                         0             13149  489756  RISE       1
I__7202/O                                   Odrv12                       724             13872  489756  RISE       1
I__7205/I                                   Sp12to4                        0             13872  489756  RISE       1
I__7205/O                                   Sp12to4                      631             14503  489756  RISE       1
I__7207/I                                   LocalMux                       0             14503  489756  RISE       1
I__7207/O                                   LocalMux                     486             14989  489756  RISE       1
I__7208/I                                   CEMux                          0             14989  489756  RISE       1
I__7208/O                                   CEMux                        889             15878  489756  RISE       1
u_app.data_q_3_LC_11_17_5/ce                LogicCell40_SEQ_MODE_1010      0             15878  489756  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_12_15_4/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__8263/I                                       Odrv12                         0                 0  RISE       1
I__8263/O                                       Odrv12                       724               724  RISE       1
I__8266/I                                       Span12Mux_v                    0               724  RISE       1
I__8266/O                                       Span12Mux_v                  724              1447  RISE       1
I__8268/I                                       Span12Mux_h                    0              1447  RISE       1
I__8268/O                                       Span12Mux_h                  724              2171  RISE       1
I__8271/I                                       Sp12to4                        0              2171  RISE       1
I__8271/O                                       Sp12to4                      631              2801  RISE       1
I__8273/I                                       Span4Mux_s2_v                  0              2801  RISE       1
I__8273/O                                       Span4Mux_s2_v                372              3173  RISE       1
I__8274/I                                       LocalMux                       0              3173  RISE       1
I__8274/O                                       LocalMux                     486              3659  RISE       1
I__8275/I                                       IoInMux                        0              3659  RISE       1
I__8275/O                                       IoInMux                      382              4042  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4042  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4951  RISE      58
I__9286/I                                       gio2CtrlBuf                    0              4951  RISE       1
I__9286/O                                       gio2CtrlBuf                    0              4951  RISE       1
I__9287/I                                       GlobalMux                      0              4951  RISE       1
I__9287/O                                       GlobalMux                    227              5179  RISE       1
I__9292/I                                       ClkMux                         0              5179  RISE       1
I__9292/O                                       ClkMux                       455              5634  RISE       1
u_app.data_q_3_LC_11_17_5/clk                   LogicCell40_SEQ_MODE_1010      0              5634  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3509


Data Path Delay                3499
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3509

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       soc                        0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__3799/I                                      Odrv4                      0      1670               RISE  1       
I__3799/O                                      Odrv4                      517    2186               RISE  1       
I__3800/I                                      Span4Mux_h                 0      2186               RISE  1       
I__3800/O                                      Span4Mux_h                 444    2631               RISE  1       
I__3801/I                                      LocalMux                   0      2631               RISE  1       
I__3801/O                                      LocalMux                   486    3117               RISE  1       
I__3802/I                                      InMux                      0      3117               RISE  1       
I__3802/O                                      InMux                      382    3499               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_6_30_7/in0  LogicCell40_SEQ_MODE_1010  0      3499               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10768/I                                     GlobalMux                           0      0                  RISE  1       
I__10768/O                                     GlobalMux                           227    227                RISE  1       
I__10882/I                                     ClkMux                              0      227                RISE  1       
I__10882/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_6_30_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3489


Data Path Delay                3479
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3489

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       soc                        0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4642/I                                      Odrv4                      0      1670               RISE  1       
I__4642/O                                      Odrv4                      517    2186               RISE  1       
I__4643/I                                      IoSpan4Mux                 0      2186               RISE  1       
I__4643/O                                      IoSpan4Mux                 424    2610               RISE  1       
I__4644/I                                      LocalMux                   0      2610               RISE  1       
I__4644/O                                      LocalMux                   486    3096               RISE  1       
I__4645/I                                      InMux                      0      3096               RISE  1       
I__4645/O                                      InMux                      382    3479               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_30_6/in0  LogicCell40_SEQ_MODE_1010  0      3479               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10768/I                                     GlobalMux                           0      0                  RISE  1       
I__10768/O                                     GlobalMux                           227    227                RISE  1       
I__10880/I                                     ClkMux                              0      227                RISE  1       
I__10880/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_30_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12122


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10644
---------------------------- ------
Clock To Out Delay            12122

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10768/I                                          GlobalMux                           0      0                  RISE  1       
I__10768/O                                          GlobalMux                           227    227                RISE  1       
I__10820/I                                          ClkMux                              0      227                RISE  1       
I__10820/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_6_20_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_6_20_7/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__3555/I                                                   Odrv4                      0      1478               RISE  1       
I__3555/O                                                   Odrv4                      517    1995               RISE  1       
I__3556/I                                                   Span4Mux_v                 0      1995               RISE  1       
I__3556/O                                                   Span4Mux_v                 517    2512               RISE  1       
I__3557/I                                                   LocalMux                   0      2512               RISE  1       
I__3557/O                                                   LocalMux                   486    2998               RISE  1       
I__3560/I                                                   InMux                      0      2998               RISE  1       
I__3560/O                                                   InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_6_25_3/in1    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_6_25_3/lcout  LogicCell40_SEQ_MODE_0000  589    3969               RISE  1       
I__3633/I                                                   Odrv4                      0      3969               RISE  1       
I__3633/O                                                   Odrv4                      517    4486               RISE  1       
I__3634/I                                                   Span4Mux_v                 0      4486               RISE  1       
I__3634/O                                                   Span4Mux_v                 517    5003               RISE  1       
I__3635/I                                                   Span4Mux_s3_v              0      5003               RISE  1       
I__3635/O                                                   Span4Mux_s3_v              465    5468               RISE  1       
I__3636/I                                                   LocalMux                   0      5468               RISE  1       
I__3636/O                                                   LocalMux                   486    5954               RISE  1       
I__3637/I                                                   IoInMux                    0      5954               RISE  1       
I__3637/O                                                   IoInMux                    382    6337               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      6337               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   9634               FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      9634               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   12122              FALL  1       
usb_n:out                                                   soc                        0      12122              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12453


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10975
---------------------------- ------
Clock To Out Delay            12453

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10768/I                                          GlobalMux                           0      0                  RISE  1       
I__10768/O                                          GlobalMux                           227    227                RISE  1       
I__10820/I                                          ClkMux                              0      227                RISE  1       
I__10820/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_6_20_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_6_20_7/lcout      LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__3555/I                                                 Odrv4                      0      1478               RISE  1       
I__3555/O                                                 Odrv4                      517    1995               RISE  1       
I__3556/I                                                 Span4Mux_v                 0      1995               RISE  1       
I__3556/O                                                 Span4Mux_v                 517    2512               RISE  1       
I__3557/I                                                 LocalMux                   0      2512               RISE  1       
I__3557/O                                                 LocalMux                   486    2998               RISE  1       
I__3561/I                                                 InMux                      0      2998               RISE  1       
I__3561/O                                                 InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_6_25_4/in0    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_6_25_4/lcout  LogicCell40_SEQ_MODE_0000  662    4042               RISE  1       
I__3623/I                                                 Odrv4                      0      4042               RISE  1       
I__3623/O                                                 Odrv4                      517    4559               RISE  1       
I__3624/I                                                 Span4Mux_v                 0      4559               RISE  1       
I__3624/O                                                 Span4Mux_v                 517    5075               RISE  1       
I__3625/I                                                 Span4Mux_s0_v              0      5075               RISE  1       
I__3625/O                                                 Span4Mux_s0_v              300    5375               RISE  1       
I__3626/I                                                 IoSpan4Mux                 0      5375               RISE  1       
I__3626/O                                                 IoSpan4Mux                 424    5799               RISE  1       
I__3627/I                                                 LocalMux                   0      5799               RISE  1       
I__3627/O                                                 LocalMux                   486    6285               RISE  1       
I__3628/I                                                 IoInMux                    0      6285               RISE  1       
I__3628/O                                                 IoInMux                    382    6667               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6667               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   9965               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9965               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12453              FALL  1       
usb_p:out                                                 soc                        0      12453              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2249


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2931
---------------------------- ------
Hold Time                     -2249

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       soc                        0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__3799/I                                      Odrv4                      0      1142               FALL  1       
I__3799/O                                      Odrv4                      548    1690               FALL  1       
I__3800/I                                      Span4Mux_h                 0      1690               FALL  1       
I__3800/O                                      Span4Mux_h                 465    2155               FALL  1       
I__3801/I                                      LocalMux                   0      2155               FALL  1       
I__3801/O                                      LocalMux                   455    2610               FALL  1       
I__3802/I                                      InMux                      0      2610               FALL  1       
I__3802/O                                      InMux                      320    2931               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_6_30_7/in0  LogicCell40_SEQ_MODE_1010  0      2931               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10768/I                                     GlobalMux                           0      0                  RISE  1       
I__10768/O                                     GlobalMux                           227    227                RISE  1       
I__10882/I                                     ClkMux                              0      227                RISE  1       
I__10882/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_6_30_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2259


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                     -2259

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       soc                        0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4642/I                                      Odrv4                      0      1142               FALL  1       
I__4642/O                                      Odrv4                      548    1690               FALL  1       
I__4643/I                                      IoSpan4Mux                 0      1690               FALL  1       
I__4643/O                                      IoSpan4Mux                 475    2166               FALL  1       
I__4644/I                                      LocalMux                   0      2166               FALL  1       
I__4644/O                                      LocalMux                   455    2620               FALL  1       
I__4645/I                                      InMux                      0      2620               FALL  1       
I__4645/O                                      InMux                      320    2941               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_30_6/in0  LogicCell40_SEQ_MODE_1010  0      2941               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10768/I                                     GlobalMux                           0      0                  RISE  1       
I__10768/O                                     GlobalMux                           227    227                RISE  1       
I__10880/I                                     ClkMux                              0      227                RISE  1       
I__10880/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_7_30_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8902


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7424
---------------------------- ------
Clock To Out Delay             8902

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10768/I                                           GlobalMux                           0      0                  RISE  1       
I__10768/O                                           GlobalMux                           227    227                RISE  1       
I__10863/I                                           ClkMux                              0      227                RISE  1       
I__10863/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_25_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_25_5/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__3563/I                                                        LocalMux                   0      1478               FALL  1       
I__3563/O                                                        LocalMux                   455    1933               FALL  1       
I__3567/I                                                        InMux                      0      1933               FALL  1       
I__3567/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_5_26_2/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_5_26_2/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  3       
I__5407/I                                                        Odrv4                      0      2677               FALL  1       
I__5407/O                                                        Odrv4                      548    3225               FALL  1       
I__5409/I                                                        Span4Mux_v                 0      3225               FALL  1       
I__5409/O                                                        Span4Mux_v                 548    3773               FALL  1       
I__5412/I                                                        LocalMux                   0      3773               FALL  1       
I__5412/O                                                        LocalMux                   455    4228               FALL  1       
I__5413/I                                                        InMux                      0      4228               FALL  1       
I__5413/O                                                        InMux                      320    4548               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_28_7/in0    LogicCell40_SEQ_MODE_0000  0      4548               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_28_7/lcout  LogicCell40_SEQ_MODE_0000  569    5117               FALL  2       
I__5400/I                                                        Odrv4                      0      5117               FALL  1       
I__5400/O                                                        Odrv4                      548    5665               FALL  1       
I__5402/I                                                        Span4Mux_s1_v              0      5665               FALL  1       
I__5402/O                                                        Span4Mux_s1_v              289    5954               FALL  1       
I__5404/I                                                        LocalMux                   0      5954               FALL  1       
I__5404/O                                                        LocalMux                   455    6409               FALL  1       
I__5405/I                                                        IoInMux                    0      6409               FALL  1       
I__5405/O                                                        IoInMux                    320    6729               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      6729               FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    6988               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      6988               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   8902               RISE  1       
usb_n:out                                                        soc                        0      8902               RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8860


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7382
---------------------------- ------
Clock To Out Delay             8860

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10768/I                                           GlobalMux                           0      0                  RISE  1       
I__10768/O                                           GlobalMux                           227    227                RISE  1       
I__10863/I                                           ClkMux                              0      227                RISE  1       
I__10863/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_25_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_25_5/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__3563/I                                                        LocalMux                   0      1478               FALL  1       
I__3563/O                                                        LocalMux                   455    1933               FALL  1       
I__3567/I                                                        InMux                      0      1933               FALL  1       
I__3567/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_5_26_2/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_5_26_2/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  3       
I__5407/I                                                        Odrv4                      0      2677               FALL  1       
I__5407/O                                                        Odrv4                      548    3225               FALL  1       
I__5409/I                                                        Span4Mux_v                 0      3225               FALL  1       
I__5409/O                                                        Span4Mux_v                 548    3773               FALL  1       
I__5412/I                                                        LocalMux                   0      3773               FALL  1       
I__5412/O                                                        LocalMux                   455    4228               FALL  1       
I__5413/I                                                        InMux                      0      4228               FALL  1       
I__5413/O                                                        InMux                      320    4548               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_28_7/in0    LogicCell40_SEQ_MODE_0000  0      4548               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_28_7/lcout  LogicCell40_SEQ_MODE_0000  569    5117               FALL  2       
I__5399/I                                                        Odrv12                     0      5117               FALL  1       
I__5399/O                                                        Odrv12                     796    5913               FALL  1       
I__5401/I                                                        LocalMux                   0      5913               FALL  1       
I__5401/O                                                        LocalMux                   455    6368               FALL  1       
I__5403/I                                                        IoInMux                    0      6368               FALL  1       
I__5403/O                                                        IoInMux                    320    6688               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      6688               FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    6946               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      6946               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   8860               RISE  1       
usb_p:out                                                        soc                        0      8860               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

