// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

#ifndef TENSIX_NEO_REG_H
#define TENSIX_NEO_REG_H

//==============================================================================
// Addresses for Address Map: tensix_neo
//==============================================================================

#define TENSIX_NEO_REG_MAP_BASE_ADDR (0x00000000)
#define TENSIX_NEO_REG_MAP_SIZE (0x08207008)

//==============================================================================
// Memory: tensix_l1
//==============================================================================

#define TENSIX_L1_MEM_BASE_ADDR (0x00000000)
#define TENSIX_L1_MEM_SIZE (0x00800000)

//==============================================================================
// Addresses for Address Map: neo_regs[0]
//==============================================================================

#define NEO_REGS_0__REG_MAP_BASE_ADDR (0x01800000)
#define NEO_REGS_0__REG_MAP_SIZE (0x0000B400)

//==============================================================================
// Addresses for Address Map: local_regs
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_REG_MAP_BASE_ADDR (0x01800000)
#define NEO_REGS_0__LOCAL_REGS_REG_MAP_SIZE (0x0000B400)

//==============================================================================
// Register File: debug_regs
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_REG_FILE_BASE_ADDR (0x01800000)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_REG_FILE_SIZE (0x000003B4)

#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_REG_OFFSET (0x00000000)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_REG_ADDR (0x01800000)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_REG_OFFSET (0x00000004)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_REG_ADDR (0x01800004)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_REG_ADDR (0x01800008)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_REG_ADDR (0x0180000C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_REG_ADDR (0x01800010)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_REG_OFFSET (0x00000014)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_REG_ADDR (0x01800014)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU0_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU0_REG_ADDR (0x01800018)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU1_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU1_REG_ADDR (0x0180001C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU2_REG_OFFSET (0x00000020)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU2_REG_ADDR (0x01800020)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_ALL_REG_OFFSET (0x00000024)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_ALL_REG_ADDR (0x01800024)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_BUS_CTRL_REG_OFFSET (0x00000028)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_BUS_CTRL_REG_ADDR (0x01800028)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_READ_REG_OFFSET (0x0000002C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_READ_REG_ADDR (0x0180002C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_RD_DATA_REG_OFFSET (0x00000030)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_RD_DATA_REG_ADDR (0x01800030)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_EN_REG_OFFSET (0x00000034)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_EN_REG_ADDR (0x01800034)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_CMD_REG_OFFSET (0x00000038)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_CMD_REG_ADDR (0x01800038)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_STATUS_REG_OFFSET (0x0000003C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_STATUS_REG_ADDR (0x0180003C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_FEATURE_DISABLE_REG_OFFSET (0x00000040)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_FEATURE_DISABLE_REG_ADDR (0x01800040)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_DATA_REG_OFFSET (0x00000044)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_DATA_REG_ADDR (0x01800044)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST0_REG_OFFSET (0x00000048)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST0_REG_ADDR (0x01800048)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST1_REG_OFFSET (0x0000004C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST1_REG_ADDR (0x0180004C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_RDDATA_REG_OFFSET (0x00000050)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_RDDATA_REG_ADDR (0x01800050)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST2_REG_OFFSET (0x00000054)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST2_REG_ADDR (0x01800054)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_0_REG_OFFSET (0x00000058)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_0_REG_ADDR (0x01800058)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_1_REG_OFFSET (0x0000005C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_1_REG_ADDR (0x0180005C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_0_REG_OFFSET (0x00000060)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_0_REG_ADDR (0x01800060)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_1_REG_OFFSET (0x00000064)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_1_REG_ADDR (0x01800064)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_REG_OFFSET (0x00000068)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_REG_ADDR (0x01800068)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_REG_OFFSET (0x0000006C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_REG_ADDR (0x0180006C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_INVALID_INSTRN_REG_OFFSET (0x00000070)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_INVALID_INSTRN_REG_ADDR (0x01800070)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_REG_OFFSET (0x00000074)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_REG_ADDR (0x01800074)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_REG_OFFSET (0x00000078)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_REG_ADDR (0x01800078)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_REG_OFFSET (0x0000007C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_REG_ADDR (0x0180007C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK0_REG_OFFSET (0x00000080)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK0_REG_ADDR (0x01800080)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK1_REG_OFFSET (0x00000084)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK1_REG_ADDR (0x01800084)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_STICKY_BITS_REG_OFFSET (0x00000088)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_STICKY_BITS_REG_ADDR (0x01800088)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REG_OFFSET (0x0000008C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REG_ADDR (0x0180008C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK1_REG_OFFSET (0x00000090)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK1_REG_ADDR (0x01800090)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK2_REG_OFFSET (0x00000094)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK2_REG_ADDR (0x01800094)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_REG_OFFSET (0x00000098)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_REG_ADDR (0x01800098)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_REG_OFFSET (0x0000009C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_REG_ADDR (0x0180009C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_REG_OFFSET (0x000000A0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_REG_ADDR (0x018000A0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_REG_OFFSET (0x000000A4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_REG_ADDR (0x018000A4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_REG_OFFSET (0x000000A8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_REG_ADDR (0x018000A8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_REG_OFFSET (0x000000AC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_REG_ADDR (0x018000AC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_FPU_REG_OFFSET (0x000000B0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_FPU_REG_ADDR (0x018000B0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_FPU_REG_OFFSET (0x000000B4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_FPU_REG_ADDR (0x018000B4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_0_REG_OFFSET (0x000000B8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_0_REG_ADDR (0x018000B8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_1_REG_OFFSET (0x000000BC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_1_REG_ADDR (0x018000BC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WATCHDOG_TIMER_REG_OFFSET (0x000000C0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WATCHDOG_TIMER_REG_ADDR (0x018000C0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WDT_CNTL_REG_OFFSET (0x000000C4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WDT_CNTL_REG_ADDR (0x018000C4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WDT_STATUS_REG_OFFSET (0x000000C8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WDT_STATUS_REG_ADDR (0x018000C8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_0_REG_OFFSET (0x000000CC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_0_REG_ADDR (0x018000CC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_REG_OFFSET (0x000000D0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_REG_ADDR (0x018000D0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_AT_REG_OFFSET (0x000000D4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_AT_REG_ADDR (0x018000D4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CMD_REG_OFFSET (0x000000D8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CMD_REG_ADDR (0x018000D8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_REG_OFFSET (0x000000DC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_REG_ADDR (0x018000DC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_REG_OFFSET (0x000000E0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_REG_ADDR (0x018000E0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_REG_OFFSET (0x000000E4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_REG_ADDR (0x018000E4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_REG_OFFSET (0x000000E8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_REG_ADDR (0x018000E8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_REG_OFFSET (0x000000EC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_REG_ADDR (0x018000EC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_REG_OFFSET (0x000000F0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_REG_ADDR (0x018000F0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_MUX_CTRL_REG_OFFSET (0x000000F4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_PERF_CNT_MUX_CTRL_REG_ADDR (0x018000F4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_LFSR_HIT_MASK_REG_OFFSET (0x000000F8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_LFSR_HIT_MASK_REG_ADDR (0x018000F8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DISABLE_RESET_REG_OFFSET (0x000000FC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DISABLE_RESET_REG_ADDR (0x018000FC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_RESET_PC_REG_OFFSET (0x00000100)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_RESET_PC_REG_ADDR (0x01800100)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_RESET_PC_REG_OFFSET (0x00000104)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_RESET_PC_REG_ADDR (0x01800104)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_RESET_PC_REG_OFFSET (0x00000108)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_RESET_PC_REG_ADDR (0x01800108)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_RESET_PC_REG_OFFSET (0x0000010C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_RESET_PC_REG_ADDR (0x0180010C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_REG_OFFSET (0x00000110)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_REG_ADDR (0x01800110)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DEST_CG_CTRL_REG_OFFSET (0x00000114)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DEST_CG_CTRL_REG_ADDR (0x01800114)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_CTRL_EN_REG_OFFSET (0x00000118)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_CTRL_EN_REG_ADDR (0x01800118)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_KICK_REG_OFFSET (0x0000011C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CG_KICK_REG_ADDR (0x0180011C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_REG_OFFSET (0x00000120)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_REG_ADDR (0x01800120)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_CNT_EN_REG_OFFSET (0x00000124)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_CNT_EN_REG_ADDR (0x01800124)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_REG_OFFSET (0x00000128)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_REG_ADDR (0x01800128)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_REG_OFFSET (0x0000012C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_REG_ADDR (0x0180012C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_0__REG_OFFSET (0x00000130)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_0__REG_ADDR (0x01800130)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_1__REG_OFFSET (0x00000134)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_1__REG_ADDR (0x01800134)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_2__REG_OFFSET (0x00000138)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_2__REG_ADDR (0x01800138)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_3__REG_OFFSET (0x0000013C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_3__REG_ADDR (0x0180013C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_SELECT_REG_OFFSET (0x00000140)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_SELECT_REG_ADDR (0x01800140)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_0__REG_OFFSET (0x00000144)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_0__REG_ADDR (0x01800144)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_1__REG_OFFSET (0x00000148)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_1__REG_ADDR (0x01800148)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_2__REG_OFFSET (0x0000014C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_2__REG_ADDR (0x0180014C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_3__REG_OFFSET (0x00000150)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_3__REG_ADDR (0x01800150)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_SELECT_REG_OFFSET (0x00000154)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_SELECT_REG_ADDR (0x01800154)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_0__REG_OFFSET (0x00000158)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_0__REG_ADDR (0x01800158)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_1__REG_OFFSET (0x0000015C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_1__REG_ADDR (0x0180015C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_2__REG_OFFSET (0x00000160)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_2__REG_ADDR (0x01800160)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_3__REG_OFFSET (0x00000164)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_3__REG_ADDR (0x01800164)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_SELECT_REG_OFFSET (0x00000168)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_SELECT_REG_ADDR (0x01800168)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_0__REG_OFFSET (0x0000016C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_0__REG_ADDR (0x0180016C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_1__REG_OFFSET (0x00000170)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_1__REG_ADDR (0x01800170)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_2__REG_OFFSET (0x00000174)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_2__REG_ADDR (0x01800174)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_3__REG_OFFSET (0x00000178)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_3__REG_ADDR (0x01800178)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_SELECT_REG_OFFSET (0x0000017C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_SELECT_REG_ADDR (0x0180017C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_0__REG_OFFSET (0x00000180)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_0__REG_ADDR (0x01800180)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_1__REG_OFFSET (0x00000184)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_1__REG_ADDR (0x01800184)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_2__REG_OFFSET (0x00000188)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_2__REG_ADDR (0x01800188)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_3__REG_OFFSET (0x0000018C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_3__REG_ADDR (0x0180018C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_4__REG_OFFSET (0x00000190)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_4__REG_ADDR (0x01800190)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_5__REG_OFFSET (0x00000194)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_5__REG_ADDR (0x01800194)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_6__REG_OFFSET (0x00000198)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_6__REG_ADDR (0x01800198)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_7__REG_OFFSET (0x0000019C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_7__REG_ADDR (0x0180019C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_8__REG_OFFSET (0x000001A0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_8__REG_ADDR (0x018001A0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_9__REG_OFFSET (0x000001A4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_9__REG_ADDR (0x018001A4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_10__REG_OFFSET (0x000001A8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_10__REG_ADDR (0x018001A8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_11__REG_OFFSET (0x000001AC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_11__REG_ADDR (0x018001AC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_12__REG_OFFSET (0x000001B0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_12__REG_ADDR (0x018001B0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_13__REG_OFFSET (0x000001B4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_13__REG_ADDR (0x018001B4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_14__REG_OFFSET (0x000001B8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_14__REG_ADDR (0x018001B8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_15__REG_OFFSET (0x000001BC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_15__REG_ADDR (0x018001BC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_HALT_CLR_REG_OFFSET (0x000001C0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_HALT_CLR_REG_ADDR (0x018001C0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_ADDR_REG_OFFSET (0x000001C4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_ADDR_REG_ADDR (0x018001C4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_REG_OFFSET (0x000001C8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_REG_ADDR (0x018001C8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_0__REG_OFFSET (0x000001CC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_0__REG_ADDR (0x018001CC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_1__REG_OFFSET (0x000001D0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_1__REG_ADDR (0x018001D0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_2__REG_OFFSET (0x000001D4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_2__REG_ADDR (0x018001D4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_3__REG_OFFSET (0x000001D8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_3__REG_ADDR (0x018001D8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_4__REG_OFFSET (0x000001DC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_4__REG_ADDR (0x018001DC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_5__REG_OFFSET (0x000001E0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_5__REG_ADDR (0x018001E0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_6__REG_OFFSET (0x000001E4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_6__REG_ADDR (0x018001E4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_7__REG_OFFSET (0x000001E8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_7__REG_ADDR (0x018001E8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_8__REG_OFFSET (0x000001EC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_8__REG_ADDR (0x018001EC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_9__REG_OFFSET (0x000001F0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_9__REG_ADDR (0x018001F0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_10__REG_OFFSET (0x000001F4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_10__REG_ADDR (0x018001F4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_11__REG_OFFSET (0x000001F8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_11__REG_ADDR (0x018001F8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_12__REG_OFFSET (0x000001FC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_12__REG_ADDR (0x018001FC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_13__REG_OFFSET (0x00000200)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_13__REG_ADDR (0x01800200)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_14__REG_OFFSET (0x00000204)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_14__REG_ADDR (0x01800204)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_15__REG_OFFSET (0x00000208)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_15__REG_ADDR (0x01800208)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_16__REG_OFFSET (0x0000020C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_16__REG_ADDR (0x0180020C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_17__REG_OFFSET (0x00000210)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_17__REG_ADDR (0x01800210)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_18__REG_OFFSET (0x00000214)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_18__REG_ADDR (0x01800214)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_19__REG_OFFSET (0x00000218)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_19__REG_ADDR (0x01800218)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_20__REG_OFFSET (0x0000021C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_20__REG_ADDR (0x0180021C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_21__REG_OFFSET (0x00000220)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_21__REG_ADDR (0x01800220)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_22__REG_OFFSET (0x00000224)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_22__REG_ADDR (0x01800224)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_23__REG_OFFSET (0x00000228)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_23__REG_ADDR (0x01800228)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_24__REG_OFFSET (0x0000022C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_24__REG_ADDR (0x0180022C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_25__REG_OFFSET (0x00000230)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_25__REG_ADDR (0x01800230)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_26__REG_OFFSET (0x00000234)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_26__REG_ADDR (0x01800234)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_27__REG_OFFSET (0x00000238)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_27__REG_ADDR (0x01800238)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_28__REG_OFFSET (0x0000023C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_28__REG_ADDR (0x0180023C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_29__REG_OFFSET (0x00000240)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_29__REG_ADDR (0x01800240)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_30__REG_OFFSET (0x00000244)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_30__REG_ADDR (0x01800244)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_31__REG_OFFSET (0x00000248)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_31__REG_ADDR (0x01800248)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_REG_OFFSET (0x0000024C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_REG_ADDR (0x0180024C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_REG_OFFSET (0x00000250)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_REG_ADDR (0x01800250)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_REG_OFFSET (0x00000254)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_REG_ADDR (0x01800254)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISCV_IC_INVALIDATE_REG_OFFSET (0x00000258)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISCV_IC_INVALIDATE_REG_ADDR (0x01800258)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_0__REG_OFFSET (0x0000025C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_0__REG_ADDR (0x0180025C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_1__REG_OFFSET (0x00000260)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_1__REG_ADDR (0x01800260)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_2__REG_OFFSET (0x00000264)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_2__REG_ADDR (0x01800264)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_3__REG_OFFSET (0x00000268)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_3__REG_ADDR (0x01800268)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_PREFETCH_CTRL_REG_OFFSET (0x0000026C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_PREFETCH_CTRL_REG_ADDR (0x0180026C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_REG_OFFSET (0x00000270)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_REG_ADDR (0x01800270)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CHICKEN_BITS_REG_OFFSET (0x00000274)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CHICKEN_BITS_REG_ADDR (0x01800274)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_0__REG_OFFSET (0x00000278)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_0__REG_ADDR (0x01800278)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_1__REG_OFFSET (0x0000027C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_1__REG_ADDR (0x0180027C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_2__REG_OFFSET (0x00000280)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_2__REG_ADDR (0x01800280)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_3__REG_OFFSET (0x00000284)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_3__REG_ADDR (0x01800284)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_0__REG_OFFSET (0x00000288)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_0__REG_ADDR (0x01800288)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_1__REG_OFFSET (0x0000028C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_1__REG_ADDR (0x0180028C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_2__REG_OFFSET (0x00000290)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_2__REG_ADDR (0x01800290)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_3__REG_OFFSET (0x00000294)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_3__REG_ADDR (0x01800294)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_REG_OFFSET (0x00000298)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_REG_ADDR (0x01800298)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_MISC_CTRL_REG_OFFSET (0x0000029C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_MISC_CTRL_REG_ADDR (0x0180029C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL0_REG_OFFSET (0x000002A0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL0_REG_ADDR (0x018002A0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL1_REG_OFFSET (0x000002A4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL1_REG_ADDR (0x018002A4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_REG_OFFSET (0x000002A8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_REG_ADDR (0x018002A8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_REG_OFFSET (0x000002AC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_REG_ADDR (0x018002AC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ERR_MASK_REG_OFFSET (0x000002B0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ERR_MASK_REG_ADDR (0x018002B0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ERR_DATA_REG_OFFSET (0x000002B4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ERR_DATA_REG_ADDR (0x018002B4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_FPU_SAFETY_REG_OFFSET (0x000002B8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_FPU_SAFETY_REG_ADDR (0x018002B8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_SFPU_SAFETY_REG_OFFSET (0x000002BC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_SFPU_SAFETY_REG_ADDR (0x018002BC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CFG_WATCHPOINT_STATUS_REG_OFFSET (0x000002C0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_CFG_WATCHPOINT_STATUS_REG_ADDR (0x018002C0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DROOP_MASK_REG_OFFSET (0x000002C4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_DROOP_MASK_REG_ADDR (0x018002C4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_REG_OFFSET (0x000002C8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_REG_ADDR (0x018002C8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_0__REG_OFFSET (0x000002CC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_0__REG_ADDR (0x018002CC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_1__REG_OFFSET (0x000002D0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_1__REG_ADDR (0x018002D0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_2__REG_OFFSET (0x000002D4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_2__REG_ADDR (0x018002D4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_3__REG_OFFSET (0x000002D8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_3__REG_ADDR (0x018002D8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_4__REG_OFFSET (0x000002DC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_4__REG_ADDR (0x018002DC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_5__REG_OFFSET (0x000002E0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_5__REG_ADDR (0x018002E0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_6__REG_OFFSET (0x000002E4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_6__REG_ADDR (0x018002E4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_7__REG_OFFSET (0x000002E8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_7__REG_ADDR (0x018002E8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_0__REG_OFFSET (0x000002EC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_0__REG_ADDR (0x018002EC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_1__REG_OFFSET (0x000002F0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_1__REG_ADDR (0x018002F0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_2__REG_OFFSET (0x000002F4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_2__REG_ADDR (0x018002F4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_3__REG_OFFSET (0x000002F8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_3__REG_ADDR (0x018002F8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_4__REG_OFFSET (0x000002FC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_4__REG_ADDR (0x018002FC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_5__REG_OFFSET (0x00000300)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_5__REG_ADDR (0x01800300)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_6__REG_OFFSET (0x00000304)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_6__REG_ADDR (0x01800304)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_7__REG_OFFSET (0x00000308)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_7__REG_ADDR (0x01800308)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_0__REG_OFFSET (0x0000030C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_0__REG_ADDR (0x0180030C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_1__REG_OFFSET (0x00000310)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_1__REG_ADDR (0x01800310)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_2__REG_OFFSET (0x00000314)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_2__REG_ADDR (0x01800314)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_3__REG_OFFSET (0x00000318)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_3__REG_ADDR (0x01800318)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_4__REG_OFFSET (0x0000031C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_4__REG_ADDR (0x0180031C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_5__REG_OFFSET (0x00000320)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_5__REG_ADDR (0x01800320)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_6__REG_OFFSET (0x00000324)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_6__REG_ADDR (0x01800324)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_7__REG_OFFSET (0x00000328)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_7__REG_ADDR (0x01800328)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_8__REG_OFFSET (0x0000032C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_8__REG_ADDR (0x0180032C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_9__REG_OFFSET (0x00000330)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_9__REG_ADDR (0x01800330)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_10__REG_OFFSET (0x00000334)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_10__REG_ADDR (0x01800334)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_11__REG_OFFSET (0x00000338)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_11__REG_ADDR (0x01800338)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_12__REG_OFFSET (0x0000033C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_12__REG_ADDR (0x0180033C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_13__REG_OFFSET (0x00000340)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_13__REG_ADDR (0x01800340)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_14__REG_OFFSET (0x00000344)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_14__REG_ADDR (0x01800344)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_15__REG_OFFSET (0x00000348)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_15__REG_ADDR (0x01800348)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_16__REG_OFFSET (0x0000034C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_16__REG_ADDR (0x0180034C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_17__REG_OFFSET (0x00000350)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_17__REG_ADDR (0x01800350)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_18__REG_OFFSET (0x00000354)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_18__REG_ADDR (0x01800354)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_19__REG_OFFSET (0x00000358)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_19__REG_ADDR (0x01800358)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_20__REG_OFFSET (0x0000035C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_20__REG_ADDR (0x0180035C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_21__REG_OFFSET (0x00000360)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_21__REG_ADDR (0x01800360)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_22__REG_OFFSET (0x00000364)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_22__REG_ADDR (0x01800364)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_23__REG_OFFSET (0x00000368)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_23__REG_ADDR (0x01800368)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_24__REG_OFFSET (0x0000036C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_24__REG_ADDR (0x0180036C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_25__REG_OFFSET (0x00000370)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_25__REG_ADDR (0x01800370)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_26__REG_OFFSET (0x00000374)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_26__REG_ADDR (0x01800374)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_27__REG_OFFSET (0x00000378)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_27__REG_ADDR (0x01800378)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_28__REG_OFFSET (0x0000037C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_28__REG_ADDR (0x0180037C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_29__REG_OFFSET (0x00000380)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_29__REG_ADDR (0x01800380)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_30__REG_OFFSET (0x00000384)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_30__REG_ADDR (0x01800384)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_31__REG_OFFSET (0x00000388)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_31__REG_ADDR (0x01800388)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_32__REG_OFFSET (0x0000038C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_32__REG_ADDR (0x0180038C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_33__REG_OFFSET (0x00000390)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_33__REG_ADDR (0x01800390)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_34__REG_OFFSET (0x00000394)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_34__REG_ADDR (0x01800394)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_35__REG_OFFSET (0x00000398)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_35__REG_ADDR (0x01800398)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_36__REG_OFFSET (0x0000039C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_36__REG_ADDR (0x0180039C)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_37__REG_OFFSET (0x000003A0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_37__REG_ADDR (0x018003A0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_38__REG_OFFSET (0x000003A4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_38__REG_ADDR (0x018003A4)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_39__REG_OFFSET (0x000003A8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_39__REG_ADDR (0x018003A8)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_40__REG_OFFSET (0x000003AC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_40__REG_ADDR (0x018003AC)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_41__REG_OFFSET (0x000003B0)
#define NEO_REGS_0__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_41__REG_ADDR (0x018003B0)

//==============================================================================
// Addresses for Address Map: pic_regs
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_REG_MAP_BASE_ADDR (0x01800400)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: CORE[0]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__REG_FILE_BASE_ADDR (0x01800400)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_ENABLE_REG_ADDR (0x01800400)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_ENABLE_REG_ADDR (0x01800404)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__INT_NUMBER_REG_ADDR (0x01800408)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_TRIGGER_REG_ADDR (0x0180040C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_STATUS_REG_ADDR (0x01800410)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_CONFIG_REG_ADDR (0x01800414)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_0__REG_ADDR (0x01800418)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_1__REG_ADDR (0x0180041C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_2__REG_ADDR (0x01800420)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_3__REG_ADDR (0x01800424)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_0__REG_ADDR (0x01800428)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_1__REG_ADDR (0x0180042C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_2__REG_ADDR (0x01800430)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_3__REG_ADDR (0x01800434)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_4__REG_ADDR (0x01800438)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_5__REG_ADDR (0x0180043C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_6__REG_ADDR (0x01800440)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_7__REG_ADDR (0x01800444)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_8__REG_ADDR (0x01800448)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_9__REG_ADDR (0x0180044C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_10__REG_ADDR (0x01800450)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_11__REG_ADDR (0x01800454)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_12__REG_ADDR (0x01800458)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_13__REG_ADDR (0x0180045C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_14__REG_ADDR (0x01800460)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_0__REG_ADDR (0x01800464)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_1__REG_ADDR (0x01800468)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_2__REG_ADDR (0x0180046C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_3__REG_ADDR (0x01800470)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_4__REG_ADDR (0x01800474)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_5__REG_ADDR (0x01800478)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_6__REG_ADDR (0x0180047C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_7__REG_ADDR (0x01800480)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_8__REG_ADDR (0x01800484)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_9__REG_ADDR (0x01800488)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_10__REG_ADDR (0x0180048C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_11__REG_ADDR (0x01800490)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_12__REG_ADDR (0x01800494)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_13__REG_ADDR (0x01800498)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_14__REG_ADDR (0x0180049C)

//==============================================================================
// Register File: CORE[1]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__REG_FILE_BASE_ADDR (0x01800500)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_ENABLE_REG_ADDR (0x01800500)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_ENABLE_REG_ADDR (0x01800504)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__INT_NUMBER_REG_ADDR (0x01800508)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_TRIGGER_REG_ADDR (0x0180050C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_STATUS_REG_ADDR (0x01800510)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_CONFIG_REG_ADDR (0x01800514)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_0__REG_ADDR (0x01800518)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_1__REG_ADDR (0x0180051C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_2__REG_ADDR (0x01800520)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_3__REG_ADDR (0x01800524)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_0__REG_ADDR (0x01800528)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_1__REG_ADDR (0x0180052C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_2__REG_ADDR (0x01800530)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_3__REG_ADDR (0x01800534)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_4__REG_ADDR (0x01800538)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_5__REG_ADDR (0x0180053C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_6__REG_ADDR (0x01800540)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_7__REG_ADDR (0x01800544)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_8__REG_ADDR (0x01800548)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_9__REG_ADDR (0x0180054C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_10__REG_ADDR (0x01800550)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_11__REG_ADDR (0x01800554)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_12__REG_ADDR (0x01800558)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_13__REG_ADDR (0x0180055C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_14__REG_ADDR (0x01800560)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_0__REG_ADDR (0x01800564)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_1__REG_ADDR (0x01800568)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_2__REG_ADDR (0x0180056C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_3__REG_ADDR (0x01800570)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_4__REG_ADDR (0x01800574)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_5__REG_ADDR (0x01800578)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_6__REG_ADDR (0x0180057C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_7__REG_ADDR (0x01800580)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_8__REG_ADDR (0x01800584)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_9__REG_ADDR (0x01800588)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_10__REG_ADDR (0x0180058C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_11__REG_ADDR (0x01800590)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_12__REG_ADDR (0x01800594)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_13__REG_ADDR (0x01800598)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_14__REG_ADDR (0x0180059C)

//==============================================================================
// Register File: CORE[2]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__REG_FILE_BASE_ADDR (0x01800600)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_ENABLE_REG_ADDR (0x01800600)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_ENABLE_REG_ADDR (0x01800604)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__INT_NUMBER_REG_ADDR (0x01800608)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_TRIGGER_REG_ADDR (0x0180060C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_STATUS_REG_ADDR (0x01800610)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_CONFIG_REG_ADDR (0x01800614)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_0__REG_ADDR (0x01800618)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_1__REG_ADDR (0x0180061C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_2__REG_ADDR (0x01800620)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_3__REG_ADDR (0x01800624)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_0__REG_ADDR (0x01800628)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_1__REG_ADDR (0x0180062C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_2__REG_ADDR (0x01800630)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_3__REG_ADDR (0x01800634)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_4__REG_ADDR (0x01800638)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_5__REG_ADDR (0x0180063C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_6__REG_ADDR (0x01800640)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_7__REG_ADDR (0x01800644)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_8__REG_ADDR (0x01800648)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_9__REG_ADDR (0x0180064C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_10__REG_ADDR (0x01800650)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_11__REG_ADDR (0x01800654)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_12__REG_ADDR (0x01800658)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_13__REG_ADDR (0x0180065C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_14__REG_ADDR (0x01800660)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_0__REG_ADDR (0x01800664)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_1__REG_ADDR (0x01800668)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_2__REG_ADDR (0x0180066C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_3__REG_ADDR (0x01800670)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_4__REG_ADDR (0x01800674)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_5__REG_ADDR (0x01800678)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_6__REG_ADDR (0x0180067C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_7__REG_ADDR (0x01800680)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_8__REG_ADDR (0x01800684)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_9__REG_ADDR (0x01800688)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_10__REG_ADDR (0x0180068C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_11__REG_ADDR (0x01800690)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_12__REG_ADDR (0x01800694)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_13__REG_ADDR (0x01800698)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_14__REG_ADDR (0x0180069C)

//==============================================================================
// Register File: CORE[3]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__REG_FILE_BASE_ADDR (0x01800700)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_ENABLE_REG_ADDR (0x01800700)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_ENABLE_REG_ADDR (0x01800704)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__INT_NUMBER_REG_ADDR (0x01800708)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_TRIGGER_REG_ADDR (0x0180070C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_STATUS_REG_ADDR (0x01800710)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_CONFIG_REG_ADDR (0x01800714)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_0__REG_ADDR (0x01800718)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_1__REG_ADDR (0x0180071C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_2__REG_ADDR (0x01800720)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_3__REG_ADDR (0x01800724)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_0__REG_ADDR (0x01800728)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_1__REG_ADDR (0x0180072C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_2__REG_ADDR (0x01800730)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_3__REG_ADDR (0x01800734)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_4__REG_ADDR (0x01800738)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_5__REG_ADDR (0x0180073C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_6__REG_ADDR (0x01800740)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_7__REG_ADDR (0x01800744)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_8__REG_ADDR (0x01800748)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_9__REG_ADDR (0x0180074C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_10__REG_ADDR (0x01800750)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_11__REG_ADDR (0x01800754)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_12__REG_ADDR (0x01800758)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_13__REG_ADDR (0x0180075C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_14__REG_ADDR (0x01800760)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_0__REG_ADDR (0x01800764)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_1__REG_ADDR (0x01800768)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_2__REG_ADDR (0x0180076C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_3__REG_ADDR (0x01800770)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_4__REG_ADDR (0x01800774)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_5__REG_ADDR (0x01800778)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_6__REG_ADDR (0x0180077C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_7__REG_ADDR (0x01800780)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_8__REG_ADDR (0x01800784)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_9__REG_ADDR (0x01800788)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_10__REG_ADDR (0x0180078C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_11__REG_ADDR (0x01800790)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_12__REG_ADDR (0x01800794)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_13__REG_ADDR (0x01800798)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_0__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_14__REG_ADDR (0x0180079C)

//==============================================================================
// Register File: l1_client
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_REG_FILE_BASE_ADDR (0x0180A000)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_REG_FILE_SIZE (0x000000E4)

#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN_CTRL_REG_OFFSET (0x00000000)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN_CTRL_REG_ADDR (0x0180A000)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MASK_REG_OFFSET (0x00000004)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MASK_REG_ADDR (0x0180A004)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MATCH_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MATCH_REG_ADDR (0x0180A008)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR4_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR4_REG_ADDR (0x0180A00C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR5_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR5_REG_ADDR (0x0180A010)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR6_REG_OFFSET (0x00000014)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR6_REG_ADDR (0x0180A014)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR7_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR7_REG_ADDR (0x0180A018)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR8_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR8_REG_ADDR (0x0180A01C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR9_REG_OFFSET (0x00000020)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR9_REG_ADDR (0x0180A020)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR10_REG_OFFSET (0x00000024)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR10_REG_ADDR (0x0180A024)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR11_REG_OFFSET (0x00000028)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR11_REG_ADDR (0x0180A028)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR12_REG_OFFSET (0x0000002C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR12_REG_ADDR (0x0180A02C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR13_REG_OFFSET (0x00000030)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR13_REG_ADDR (0x0180A030)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR14_REG_OFFSET (0x00000034)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR14_REG_ADDR (0x0180A034)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR15_REG_OFFSET (0x00000038)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR15_REG_ADDR (0x0180A038)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR16_REG_OFFSET (0x0000003C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR16_REG_ADDR (0x0180A03C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR17_REG_OFFSET (0x00000040)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR17_REG_ADDR (0x0180A040)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR18_REG_OFFSET (0x00000044)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR18_REG_ADDR (0x0180A044)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR19_REG_OFFSET (0x00000048)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR19_REG_ADDR (0x0180A048)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR20_REG_OFFSET (0x0000004C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR20_REG_ADDR (0x0180A04C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR21_REG_OFFSET (0x00000050)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR21_REG_ADDR (0x0180A050)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MASK_REG_OFFSET (0x00000054)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MASK_REG_ADDR (0x0180A054)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MATCH_REG_OFFSET (0x00000058)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MATCH_REG_ADDR (0x0180A058)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR4_REG_OFFSET (0x0000005C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR4_REG_ADDR (0x0180A05C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR5_REG_OFFSET (0x00000060)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR5_REG_ADDR (0x0180A060)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR6_REG_OFFSET (0x00000064)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR6_REG_ADDR (0x0180A064)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR7_REG_OFFSET (0x00000068)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR7_REG_ADDR (0x0180A068)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR8_REG_OFFSET (0x0000006C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR8_REG_ADDR (0x0180A06C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR9_REG_OFFSET (0x00000070)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR9_REG_ADDR (0x0180A070)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR10_REG_OFFSET (0x00000074)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR10_REG_ADDR (0x0180A074)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR11_REG_OFFSET (0x00000078)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR11_REG_ADDR (0x0180A078)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR12_REG_OFFSET (0x0000007C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR12_REG_ADDR (0x0180A07C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR13_REG_OFFSET (0x00000080)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR13_REG_ADDR (0x0180A080)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR14_REG_OFFSET (0x00000084)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR14_REG_ADDR (0x0180A084)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR15_REG_OFFSET (0x00000088)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR15_REG_ADDR (0x0180A088)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR16_REG_OFFSET (0x0000008C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR16_REG_ADDR (0x0180A08C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR17_REG_OFFSET (0x00000090)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR17_REG_ADDR (0x0180A090)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR18_REG_OFFSET (0x00000094)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR18_REG_ADDR (0x0180A094)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR19_REG_OFFSET (0x00000098)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR19_REG_ADDR (0x0180A098)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR20_REG_OFFSET (0x0000009C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR20_REG_ADDR (0x0180A09C)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR21_REG_OFFSET (0x000000A0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR21_REG_ADDR (0x0180A0A0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_IN_ORDER_MASK_REG_OFFSET (0x000000A4)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_IN_ORDER_MASK_REG_ADDR (0x0180A0A4)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_IN_ORDER_MATCH_REG_OFFSET (0x000000A8)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_IN_ORDER_MATCH_REG_ADDR (0x0180A0A8)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CTRL_REG_OFFSET (0x000000AC)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CTRL_REG_ADDR (0x0180A0AC)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CNT_REG_OFFSET (0x000000B0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CNT_REG_ADDR (0x0180A0B0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_TRISC_PORT_CTRL_REG_OFFSET (0x000000B4)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_TRISC_PORT_CTRL_REG_ADDR (0x0180A0B4)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_TRISC_PORT_STATUS_REG_OFFSET (0x000000B8)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_TRISC_PORT_STATUS_REG_ADDR (0x0180A0B8)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_0__REG_OFFSET (0x000000BC)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_0__REG_ADDR (0x0180A0BC)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_1__REG_OFFSET (0x000000C0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_1__REG_ADDR (0x0180A0C0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_0__REG_OFFSET (0x000000C4)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_0__REG_ADDR (0x0180A0C4)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_1__REG_OFFSET (0x000000C8)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_1__REG_ADDR (0x0180A0C8)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_0__REG_OFFSET (0x000000CC)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_0__REG_ADDR (0x0180A0CC)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_1__REG_OFFSET (0x000000D0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_1__REG_ADDR (0x0180A0D0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_2__REG_OFFSET (0x000000D4)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_2__REG_ADDR (0x0180A0D4)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_0__REG_OFFSET (0x000000D8)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_0__REG_ADDR (0x0180A0D8)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_1__REG_OFFSET (0x000000DC)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_1__REG_ADDR (0x0180A0DC)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_2__REG_OFFSET (0x000000E0)
#define NEO_REGS_0__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_2__REG_ADDR (0x0180A0E0)

//==============================================================================
// Addresses for Address Map: tile_counters_mirror
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_REG_MAP_BASE_ADDR (0x0180B000)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: counters[0]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__REG_FILE_BASE_ADDR (0x0180B000)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAILABLE_REG_ADDR (0x0180B008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAILABLE_REG_ADDR (0x0180B00C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__BUFFER_CAPACITY_REG_ADDR (0x0180B010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B01C)

//==============================================================================
// Register File: counters[1]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__REG_FILE_BASE_ADDR (0x0180B020)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAILABLE_REG_ADDR (0x0180B028)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAILABLE_REG_ADDR (0x0180B02C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__BUFFER_CAPACITY_REG_ADDR (0x0180B030)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B038)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B03C)

//==============================================================================
// Register File: counters[2]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__REG_FILE_BASE_ADDR (0x0180B040)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAILABLE_REG_ADDR (0x0180B048)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAILABLE_REG_ADDR (0x0180B04C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__BUFFER_CAPACITY_REG_ADDR (0x0180B050)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B058)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B05C)

//==============================================================================
// Register File: counters[3]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__REG_FILE_BASE_ADDR (0x0180B060)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAILABLE_REG_ADDR (0x0180B068)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAILABLE_REG_ADDR (0x0180B06C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__BUFFER_CAPACITY_REG_ADDR (0x0180B070)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B078)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B07C)

//==============================================================================
// Register File: counters[4]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__REG_FILE_BASE_ADDR (0x0180B080)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAILABLE_REG_ADDR (0x0180B088)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAILABLE_REG_ADDR (0x0180B08C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__BUFFER_CAPACITY_REG_ADDR (0x0180B090)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B098)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B09C)

//==============================================================================
// Register File: counters[5]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__REG_FILE_BASE_ADDR (0x0180B0A0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAILABLE_REG_ADDR (0x0180B0A8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAILABLE_REG_ADDR (0x0180B0AC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__BUFFER_CAPACITY_REG_ADDR (0x0180B0B0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B0B8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B0BC)

//==============================================================================
// Register File: counters[6]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__REG_FILE_BASE_ADDR (0x0180B0C0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAILABLE_REG_ADDR (0x0180B0C8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAILABLE_REG_ADDR (0x0180B0CC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__BUFFER_CAPACITY_REG_ADDR (0x0180B0D0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B0D8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B0DC)

//==============================================================================
// Register File: counters[7]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__REG_FILE_BASE_ADDR (0x0180B0E0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAILABLE_REG_ADDR (0x0180B0E8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAILABLE_REG_ADDR (0x0180B0EC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__BUFFER_CAPACITY_REG_ADDR (0x0180B0F0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B0F8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B0FC)

//==============================================================================
// Register File: counters[8]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__REG_FILE_BASE_ADDR (0x0180B100)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAILABLE_REG_ADDR (0x0180B108)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAILABLE_REG_ADDR (0x0180B10C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__BUFFER_CAPACITY_REG_ADDR (0x0180B110)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B118)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B11C)

//==============================================================================
// Register File: counters[9]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__REG_FILE_BASE_ADDR (0x0180B120)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAILABLE_REG_ADDR (0x0180B128)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAILABLE_REG_ADDR (0x0180B12C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__BUFFER_CAPACITY_REG_ADDR (0x0180B130)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B138)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B13C)

//==============================================================================
// Register File: counters[10]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__REG_FILE_BASE_ADDR (0x0180B140)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAILABLE_REG_ADDR (0x0180B148)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAILABLE_REG_ADDR (0x0180B14C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__BUFFER_CAPACITY_REG_ADDR (0x0180B150)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B158)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B15C)

//==============================================================================
// Register File: counters[11]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__REG_FILE_BASE_ADDR (0x0180B160)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAILABLE_REG_ADDR (0x0180B168)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAILABLE_REG_ADDR (0x0180B16C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__BUFFER_CAPACITY_REG_ADDR (0x0180B170)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B178)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B17C)

//==============================================================================
// Register File: counters[12]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__REG_FILE_BASE_ADDR (0x0180B180)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAILABLE_REG_ADDR (0x0180B188)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAILABLE_REG_ADDR (0x0180B18C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__BUFFER_CAPACITY_REG_ADDR (0x0180B190)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B198)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B19C)

//==============================================================================
// Register File: counters[13]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__REG_FILE_BASE_ADDR (0x0180B1A0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAILABLE_REG_ADDR (0x0180B1A8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAILABLE_REG_ADDR (0x0180B1AC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__BUFFER_CAPACITY_REG_ADDR (0x0180B1B0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B1B8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B1BC)

//==============================================================================
// Register File: counters[14]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__REG_FILE_BASE_ADDR (0x0180B1C0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAILABLE_REG_ADDR (0x0180B1C8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAILABLE_REG_ADDR (0x0180B1CC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__BUFFER_CAPACITY_REG_ADDR (0x0180B1D0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B1D8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B1DC)

//==============================================================================
// Register File: counters[15]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__REG_FILE_BASE_ADDR (0x0180B1E0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAILABLE_REG_ADDR (0x0180B1E8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAILABLE_REG_ADDR (0x0180B1EC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__BUFFER_CAPACITY_REG_ADDR (0x0180B1F0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B1F8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B1FC)

//==============================================================================
// Register File: counters[16]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__REG_FILE_BASE_ADDR (0x0180B200)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAILABLE_REG_ADDR (0x0180B208)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAILABLE_REG_ADDR (0x0180B20C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__BUFFER_CAPACITY_REG_ADDR (0x0180B210)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B218)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B21C)

//==============================================================================
// Register File: counters[17]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__REG_FILE_BASE_ADDR (0x0180B220)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAILABLE_REG_ADDR (0x0180B228)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAILABLE_REG_ADDR (0x0180B22C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__BUFFER_CAPACITY_REG_ADDR (0x0180B230)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B238)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B23C)

//==============================================================================
// Register File: counters[18]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__REG_FILE_BASE_ADDR (0x0180B240)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAILABLE_REG_ADDR (0x0180B248)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAILABLE_REG_ADDR (0x0180B24C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__BUFFER_CAPACITY_REG_ADDR (0x0180B250)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B258)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B25C)

//==============================================================================
// Register File: counters[19]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__REG_FILE_BASE_ADDR (0x0180B260)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAILABLE_REG_ADDR (0x0180B268)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAILABLE_REG_ADDR (0x0180B26C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__BUFFER_CAPACITY_REG_ADDR (0x0180B270)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B278)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B27C)

//==============================================================================
// Register File: counters[20]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__REG_FILE_BASE_ADDR (0x0180B280)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAILABLE_REG_ADDR (0x0180B288)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAILABLE_REG_ADDR (0x0180B28C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__BUFFER_CAPACITY_REG_ADDR (0x0180B290)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B298)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B29C)

//==============================================================================
// Register File: counters[21]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__REG_FILE_BASE_ADDR (0x0180B2A0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAILABLE_REG_ADDR (0x0180B2A8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAILABLE_REG_ADDR (0x0180B2AC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__BUFFER_CAPACITY_REG_ADDR (0x0180B2B0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B2B8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B2BC)

//==============================================================================
// Register File: counters[22]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__REG_FILE_BASE_ADDR (0x0180B2C0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAILABLE_REG_ADDR (0x0180B2C8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAILABLE_REG_ADDR (0x0180B2CC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__BUFFER_CAPACITY_REG_ADDR (0x0180B2D0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B2D8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B2DC)

//==============================================================================
// Register File: counters[23]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__REG_FILE_BASE_ADDR (0x0180B2E0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAILABLE_REG_ADDR (0x0180B2E8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAILABLE_REG_ADDR (0x0180B2EC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__BUFFER_CAPACITY_REG_ADDR (0x0180B2F0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B2F8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B2FC)

//==============================================================================
// Register File: counters[24]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__REG_FILE_BASE_ADDR (0x0180B300)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAILABLE_REG_ADDR (0x0180B308)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAILABLE_REG_ADDR (0x0180B30C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__BUFFER_CAPACITY_REG_ADDR (0x0180B310)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B318)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B31C)

//==============================================================================
// Register File: counters[25]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__REG_FILE_BASE_ADDR (0x0180B320)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAILABLE_REG_ADDR (0x0180B328)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAILABLE_REG_ADDR (0x0180B32C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__BUFFER_CAPACITY_REG_ADDR (0x0180B330)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B338)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B33C)

//==============================================================================
// Register File: counters[26]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__REG_FILE_BASE_ADDR (0x0180B340)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAILABLE_REG_ADDR (0x0180B348)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAILABLE_REG_ADDR (0x0180B34C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__BUFFER_CAPACITY_REG_ADDR (0x0180B350)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B358)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B35C)

//==============================================================================
// Register File: counters[27]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__REG_FILE_BASE_ADDR (0x0180B360)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAILABLE_REG_ADDR (0x0180B368)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAILABLE_REG_ADDR (0x0180B36C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__BUFFER_CAPACITY_REG_ADDR (0x0180B370)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B378)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B37C)

//==============================================================================
// Register File: counters[28]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__REG_FILE_BASE_ADDR (0x0180B380)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAILABLE_REG_ADDR (0x0180B388)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAILABLE_REG_ADDR (0x0180B38C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__BUFFER_CAPACITY_REG_ADDR (0x0180B390)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B398)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B39C)

//==============================================================================
// Register File: counters[29]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__REG_FILE_BASE_ADDR (0x0180B3A0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAILABLE_REG_ADDR (0x0180B3A8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAILABLE_REG_ADDR (0x0180B3AC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__BUFFER_CAPACITY_REG_ADDR (0x0180B3B0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B3B8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B3BC)

//==============================================================================
// Register File: counters[30]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__REG_FILE_BASE_ADDR (0x0180B3C0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAILABLE_REG_ADDR (0x0180B3C8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAILABLE_REG_ADDR (0x0180B3CC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__BUFFER_CAPACITY_REG_ADDR (0x0180B3D0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B3D8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B3DC)

//==============================================================================
// Register File: counters[31]
//==============================================================================

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__REG_FILE_BASE_ADDR (0x0180B3E0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAILABLE_REG_ADDR (0x0180B3E8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAILABLE_REG_ADDR (0x0180B3EC)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__BUFFER_CAPACITY_REG_ADDR (0x0180B3F0)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B3F8)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_0__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0180B3FC)

//==============================================================================
// Addresses for Address Map: neo_regs[1]
//==============================================================================

#define NEO_REGS_1__REG_MAP_BASE_ADDR (0x01810000)
#define NEO_REGS_1__REG_MAP_SIZE (0x0000B400)

//==============================================================================
// Addresses for Address Map: local_regs
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_REG_MAP_BASE_ADDR (0x01810000)
#define NEO_REGS_1__LOCAL_REGS_REG_MAP_SIZE (0x0000B400)

//==============================================================================
// Register File: debug_regs
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_REG_FILE_BASE_ADDR (0x01810000)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_REG_FILE_SIZE (0x000003B4)

#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_REG_OFFSET (0x00000000)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_REG_ADDR (0x01810000)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_REG_OFFSET (0x00000004)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_REG_ADDR (0x01810004)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_REG_ADDR (0x01810008)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_REG_ADDR (0x0181000C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_REG_ADDR (0x01810010)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_REG_OFFSET (0x00000014)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_REG_ADDR (0x01810014)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU0_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU0_REG_ADDR (0x01810018)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU1_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU1_REG_ADDR (0x0181001C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU2_REG_OFFSET (0x00000020)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU2_REG_ADDR (0x01810020)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_ALL_REG_OFFSET (0x00000024)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_ALL_REG_ADDR (0x01810024)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_BUS_CTRL_REG_OFFSET (0x00000028)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_BUS_CTRL_REG_ADDR (0x01810028)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_READ_REG_OFFSET (0x0000002C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_READ_REG_ADDR (0x0181002C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_RD_DATA_REG_OFFSET (0x00000030)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_RD_DATA_REG_ADDR (0x01810030)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_EN_REG_OFFSET (0x00000034)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_EN_REG_ADDR (0x01810034)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_CMD_REG_OFFSET (0x00000038)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_CMD_REG_ADDR (0x01810038)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_STATUS_REG_OFFSET (0x0000003C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_STATUS_REG_ADDR (0x0181003C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_FEATURE_DISABLE_REG_OFFSET (0x00000040)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_FEATURE_DISABLE_REG_ADDR (0x01810040)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_DATA_REG_OFFSET (0x00000044)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_DATA_REG_ADDR (0x01810044)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST0_REG_OFFSET (0x00000048)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST0_REG_ADDR (0x01810048)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST1_REG_OFFSET (0x0000004C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST1_REG_ADDR (0x0181004C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_RDDATA_REG_OFFSET (0x00000050)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_RDDATA_REG_ADDR (0x01810050)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST2_REG_OFFSET (0x00000054)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST2_REG_ADDR (0x01810054)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_0_REG_OFFSET (0x00000058)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_0_REG_ADDR (0x01810058)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_1_REG_OFFSET (0x0000005C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_1_REG_ADDR (0x0181005C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_0_REG_OFFSET (0x00000060)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_0_REG_ADDR (0x01810060)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_1_REG_OFFSET (0x00000064)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_1_REG_ADDR (0x01810064)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_REG_OFFSET (0x00000068)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_REG_ADDR (0x01810068)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_REG_OFFSET (0x0000006C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_REG_ADDR (0x0181006C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_INVALID_INSTRN_REG_OFFSET (0x00000070)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_INVALID_INSTRN_REG_ADDR (0x01810070)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_REG_OFFSET (0x00000074)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_REG_ADDR (0x01810074)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_REG_OFFSET (0x00000078)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_REG_ADDR (0x01810078)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_REG_OFFSET (0x0000007C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_REG_ADDR (0x0181007C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK0_REG_OFFSET (0x00000080)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK0_REG_ADDR (0x01810080)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK1_REG_OFFSET (0x00000084)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK1_REG_ADDR (0x01810084)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_STICKY_BITS_REG_OFFSET (0x00000088)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_STICKY_BITS_REG_ADDR (0x01810088)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REG_OFFSET (0x0000008C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REG_ADDR (0x0181008C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK1_REG_OFFSET (0x00000090)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK1_REG_ADDR (0x01810090)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK2_REG_OFFSET (0x00000094)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK2_REG_ADDR (0x01810094)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_REG_OFFSET (0x00000098)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_REG_ADDR (0x01810098)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_REG_OFFSET (0x0000009C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_REG_ADDR (0x0181009C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_REG_OFFSET (0x000000A0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_REG_ADDR (0x018100A0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_REG_OFFSET (0x000000A4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_REG_ADDR (0x018100A4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_REG_OFFSET (0x000000A8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_REG_ADDR (0x018100A8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_REG_OFFSET (0x000000AC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_REG_ADDR (0x018100AC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_FPU_REG_OFFSET (0x000000B0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_FPU_REG_ADDR (0x018100B0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_FPU_REG_OFFSET (0x000000B4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_FPU_REG_ADDR (0x018100B4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_0_REG_OFFSET (0x000000B8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_0_REG_ADDR (0x018100B8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_1_REG_OFFSET (0x000000BC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_1_REG_ADDR (0x018100BC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WATCHDOG_TIMER_REG_OFFSET (0x000000C0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WATCHDOG_TIMER_REG_ADDR (0x018100C0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WDT_CNTL_REG_OFFSET (0x000000C4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WDT_CNTL_REG_ADDR (0x018100C4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WDT_STATUS_REG_OFFSET (0x000000C8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WDT_STATUS_REG_ADDR (0x018100C8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_0_REG_OFFSET (0x000000CC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_0_REG_ADDR (0x018100CC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_REG_OFFSET (0x000000D0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_REG_ADDR (0x018100D0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_AT_REG_OFFSET (0x000000D4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_AT_REG_ADDR (0x018100D4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CMD_REG_OFFSET (0x000000D8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CMD_REG_ADDR (0x018100D8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_REG_OFFSET (0x000000DC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_REG_ADDR (0x018100DC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_REG_OFFSET (0x000000E0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_REG_ADDR (0x018100E0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_REG_OFFSET (0x000000E4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_REG_ADDR (0x018100E4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_REG_OFFSET (0x000000E8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_REG_ADDR (0x018100E8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_REG_OFFSET (0x000000EC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_REG_ADDR (0x018100EC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_REG_OFFSET (0x000000F0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_REG_ADDR (0x018100F0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_MUX_CTRL_REG_OFFSET (0x000000F4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_PERF_CNT_MUX_CTRL_REG_ADDR (0x018100F4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_LFSR_HIT_MASK_REG_OFFSET (0x000000F8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_LFSR_HIT_MASK_REG_ADDR (0x018100F8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DISABLE_RESET_REG_OFFSET (0x000000FC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DISABLE_RESET_REG_ADDR (0x018100FC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_RESET_PC_REG_OFFSET (0x00000100)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_RESET_PC_REG_ADDR (0x01810100)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_RESET_PC_REG_OFFSET (0x00000104)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_RESET_PC_REG_ADDR (0x01810104)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_RESET_PC_REG_OFFSET (0x00000108)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_RESET_PC_REG_ADDR (0x01810108)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_RESET_PC_REG_OFFSET (0x0000010C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_RESET_PC_REG_ADDR (0x0181010C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_REG_OFFSET (0x00000110)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_REG_ADDR (0x01810110)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DEST_CG_CTRL_REG_OFFSET (0x00000114)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DEST_CG_CTRL_REG_ADDR (0x01810114)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_CTRL_EN_REG_OFFSET (0x00000118)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_CTRL_EN_REG_ADDR (0x01810118)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_KICK_REG_OFFSET (0x0000011C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CG_KICK_REG_ADDR (0x0181011C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_REG_OFFSET (0x00000120)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_REG_ADDR (0x01810120)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_CNT_EN_REG_OFFSET (0x00000124)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_CNT_EN_REG_ADDR (0x01810124)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_REG_OFFSET (0x00000128)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_REG_ADDR (0x01810128)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_REG_OFFSET (0x0000012C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_REG_ADDR (0x0181012C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_0__REG_OFFSET (0x00000130)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_0__REG_ADDR (0x01810130)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_1__REG_OFFSET (0x00000134)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_1__REG_ADDR (0x01810134)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_2__REG_OFFSET (0x00000138)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_2__REG_ADDR (0x01810138)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_3__REG_OFFSET (0x0000013C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_3__REG_ADDR (0x0181013C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_SELECT_REG_OFFSET (0x00000140)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_SELECT_REG_ADDR (0x01810140)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_0__REG_OFFSET (0x00000144)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_0__REG_ADDR (0x01810144)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_1__REG_OFFSET (0x00000148)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_1__REG_ADDR (0x01810148)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_2__REG_OFFSET (0x0000014C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_2__REG_ADDR (0x0181014C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_3__REG_OFFSET (0x00000150)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_3__REG_ADDR (0x01810150)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_SELECT_REG_OFFSET (0x00000154)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_SELECT_REG_ADDR (0x01810154)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_0__REG_OFFSET (0x00000158)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_0__REG_ADDR (0x01810158)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_1__REG_OFFSET (0x0000015C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_1__REG_ADDR (0x0181015C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_2__REG_OFFSET (0x00000160)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_2__REG_ADDR (0x01810160)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_3__REG_OFFSET (0x00000164)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_3__REG_ADDR (0x01810164)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_SELECT_REG_OFFSET (0x00000168)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_SELECT_REG_ADDR (0x01810168)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_0__REG_OFFSET (0x0000016C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_0__REG_ADDR (0x0181016C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_1__REG_OFFSET (0x00000170)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_1__REG_ADDR (0x01810170)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_2__REG_OFFSET (0x00000174)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_2__REG_ADDR (0x01810174)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_3__REG_OFFSET (0x00000178)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_3__REG_ADDR (0x01810178)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_SELECT_REG_OFFSET (0x0000017C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_SELECT_REG_ADDR (0x0181017C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_0__REG_OFFSET (0x00000180)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_0__REG_ADDR (0x01810180)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_1__REG_OFFSET (0x00000184)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_1__REG_ADDR (0x01810184)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_2__REG_OFFSET (0x00000188)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_2__REG_ADDR (0x01810188)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_3__REG_OFFSET (0x0000018C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_3__REG_ADDR (0x0181018C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_4__REG_OFFSET (0x00000190)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_4__REG_ADDR (0x01810190)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_5__REG_OFFSET (0x00000194)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_5__REG_ADDR (0x01810194)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_6__REG_OFFSET (0x00000198)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_6__REG_ADDR (0x01810198)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_7__REG_OFFSET (0x0000019C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_7__REG_ADDR (0x0181019C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_8__REG_OFFSET (0x000001A0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_8__REG_ADDR (0x018101A0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_9__REG_OFFSET (0x000001A4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_9__REG_ADDR (0x018101A4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_10__REG_OFFSET (0x000001A8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_10__REG_ADDR (0x018101A8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_11__REG_OFFSET (0x000001AC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_11__REG_ADDR (0x018101AC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_12__REG_OFFSET (0x000001B0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_12__REG_ADDR (0x018101B0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_13__REG_OFFSET (0x000001B4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_13__REG_ADDR (0x018101B4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_14__REG_OFFSET (0x000001B8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_14__REG_ADDR (0x018101B8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_15__REG_OFFSET (0x000001BC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_15__REG_ADDR (0x018101BC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_HALT_CLR_REG_OFFSET (0x000001C0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_HALT_CLR_REG_ADDR (0x018101C0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_ADDR_REG_OFFSET (0x000001C4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_ADDR_REG_ADDR (0x018101C4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_REG_OFFSET (0x000001C8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_REG_ADDR (0x018101C8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_0__REG_OFFSET (0x000001CC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_0__REG_ADDR (0x018101CC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_1__REG_OFFSET (0x000001D0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_1__REG_ADDR (0x018101D0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_2__REG_OFFSET (0x000001D4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_2__REG_ADDR (0x018101D4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_3__REG_OFFSET (0x000001D8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_3__REG_ADDR (0x018101D8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_4__REG_OFFSET (0x000001DC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_4__REG_ADDR (0x018101DC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_5__REG_OFFSET (0x000001E0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_5__REG_ADDR (0x018101E0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_6__REG_OFFSET (0x000001E4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_6__REG_ADDR (0x018101E4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_7__REG_OFFSET (0x000001E8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_7__REG_ADDR (0x018101E8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_8__REG_OFFSET (0x000001EC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_8__REG_ADDR (0x018101EC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_9__REG_OFFSET (0x000001F0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_9__REG_ADDR (0x018101F0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_10__REG_OFFSET (0x000001F4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_10__REG_ADDR (0x018101F4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_11__REG_OFFSET (0x000001F8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_11__REG_ADDR (0x018101F8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_12__REG_OFFSET (0x000001FC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_12__REG_ADDR (0x018101FC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_13__REG_OFFSET (0x00000200)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_13__REG_ADDR (0x01810200)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_14__REG_OFFSET (0x00000204)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_14__REG_ADDR (0x01810204)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_15__REG_OFFSET (0x00000208)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_15__REG_ADDR (0x01810208)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_16__REG_OFFSET (0x0000020C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_16__REG_ADDR (0x0181020C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_17__REG_OFFSET (0x00000210)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_17__REG_ADDR (0x01810210)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_18__REG_OFFSET (0x00000214)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_18__REG_ADDR (0x01810214)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_19__REG_OFFSET (0x00000218)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_19__REG_ADDR (0x01810218)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_20__REG_OFFSET (0x0000021C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_20__REG_ADDR (0x0181021C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_21__REG_OFFSET (0x00000220)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_21__REG_ADDR (0x01810220)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_22__REG_OFFSET (0x00000224)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_22__REG_ADDR (0x01810224)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_23__REG_OFFSET (0x00000228)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_23__REG_ADDR (0x01810228)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_24__REG_OFFSET (0x0000022C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_24__REG_ADDR (0x0181022C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_25__REG_OFFSET (0x00000230)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_25__REG_ADDR (0x01810230)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_26__REG_OFFSET (0x00000234)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_26__REG_ADDR (0x01810234)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_27__REG_OFFSET (0x00000238)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_27__REG_ADDR (0x01810238)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_28__REG_OFFSET (0x0000023C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_28__REG_ADDR (0x0181023C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_29__REG_OFFSET (0x00000240)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_29__REG_ADDR (0x01810240)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_30__REG_OFFSET (0x00000244)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_30__REG_ADDR (0x01810244)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_31__REG_OFFSET (0x00000248)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_31__REG_ADDR (0x01810248)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_REG_OFFSET (0x0000024C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_REG_ADDR (0x0181024C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_REG_OFFSET (0x00000250)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_REG_ADDR (0x01810250)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_REG_OFFSET (0x00000254)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_REG_ADDR (0x01810254)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISCV_IC_INVALIDATE_REG_OFFSET (0x00000258)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISCV_IC_INVALIDATE_REG_ADDR (0x01810258)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_0__REG_OFFSET (0x0000025C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_0__REG_ADDR (0x0181025C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_1__REG_OFFSET (0x00000260)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_1__REG_ADDR (0x01810260)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_2__REG_OFFSET (0x00000264)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_2__REG_ADDR (0x01810264)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_3__REG_OFFSET (0x00000268)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_3__REG_ADDR (0x01810268)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_PREFETCH_CTRL_REG_OFFSET (0x0000026C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_PREFETCH_CTRL_REG_ADDR (0x0181026C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_REG_OFFSET (0x00000270)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_REG_ADDR (0x01810270)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CHICKEN_BITS_REG_OFFSET (0x00000274)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CHICKEN_BITS_REG_ADDR (0x01810274)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_0__REG_OFFSET (0x00000278)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_0__REG_ADDR (0x01810278)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_1__REG_OFFSET (0x0000027C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_1__REG_ADDR (0x0181027C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_2__REG_OFFSET (0x00000280)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_2__REG_ADDR (0x01810280)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_3__REG_OFFSET (0x00000284)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_3__REG_ADDR (0x01810284)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_0__REG_OFFSET (0x00000288)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_0__REG_ADDR (0x01810288)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_1__REG_OFFSET (0x0000028C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_1__REG_ADDR (0x0181028C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_2__REG_OFFSET (0x00000290)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_2__REG_ADDR (0x01810290)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_3__REG_OFFSET (0x00000294)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_3__REG_ADDR (0x01810294)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_REG_OFFSET (0x00000298)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_REG_ADDR (0x01810298)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_MISC_CTRL_REG_OFFSET (0x0000029C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_MISC_CTRL_REG_ADDR (0x0181029C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL0_REG_OFFSET (0x000002A0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL0_REG_ADDR (0x018102A0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL1_REG_OFFSET (0x000002A4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL1_REG_ADDR (0x018102A4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_REG_OFFSET (0x000002A8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_REG_ADDR (0x018102A8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_REG_OFFSET (0x000002AC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_REG_ADDR (0x018102AC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ERR_MASK_REG_OFFSET (0x000002B0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ERR_MASK_REG_ADDR (0x018102B0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ERR_DATA_REG_OFFSET (0x000002B4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ERR_DATA_REG_ADDR (0x018102B4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_FPU_SAFETY_REG_OFFSET (0x000002B8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_FPU_SAFETY_REG_ADDR (0x018102B8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_SFPU_SAFETY_REG_OFFSET (0x000002BC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_SFPU_SAFETY_REG_ADDR (0x018102BC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CFG_WATCHPOINT_STATUS_REG_OFFSET (0x000002C0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_CFG_WATCHPOINT_STATUS_REG_ADDR (0x018102C0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DROOP_MASK_REG_OFFSET (0x000002C4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_DROOP_MASK_REG_ADDR (0x018102C4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_REG_OFFSET (0x000002C8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_REG_ADDR (0x018102C8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_0__REG_OFFSET (0x000002CC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_0__REG_ADDR (0x018102CC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_1__REG_OFFSET (0x000002D0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_1__REG_ADDR (0x018102D0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_2__REG_OFFSET (0x000002D4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_2__REG_ADDR (0x018102D4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_3__REG_OFFSET (0x000002D8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_3__REG_ADDR (0x018102D8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_4__REG_OFFSET (0x000002DC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_4__REG_ADDR (0x018102DC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_5__REG_OFFSET (0x000002E0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_5__REG_ADDR (0x018102E0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_6__REG_OFFSET (0x000002E4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_6__REG_ADDR (0x018102E4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_7__REG_OFFSET (0x000002E8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_7__REG_ADDR (0x018102E8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_0__REG_OFFSET (0x000002EC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_0__REG_ADDR (0x018102EC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_1__REG_OFFSET (0x000002F0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_1__REG_ADDR (0x018102F0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_2__REG_OFFSET (0x000002F4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_2__REG_ADDR (0x018102F4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_3__REG_OFFSET (0x000002F8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_3__REG_ADDR (0x018102F8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_4__REG_OFFSET (0x000002FC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_4__REG_ADDR (0x018102FC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_5__REG_OFFSET (0x00000300)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_5__REG_ADDR (0x01810300)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_6__REG_OFFSET (0x00000304)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_6__REG_ADDR (0x01810304)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_7__REG_OFFSET (0x00000308)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_7__REG_ADDR (0x01810308)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_0__REG_OFFSET (0x0000030C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_0__REG_ADDR (0x0181030C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_1__REG_OFFSET (0x00000310)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_1__REG_ADDR (0x01810310)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_2__REG_OFFSET (0x00000314)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_2__REG_ADDR (0x01810314)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_3__REG_OFFSET (0x00000318)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_3__REG_ADDR (0x01810318)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_4__REG_OFFSET (0x0000031C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_4__REG_ADDR (0x0181031C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_5__REG_OFFSET (0x00000320)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_5__REG_ADDR (0x01810320)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_6__REG_OFFSET (0x00000324)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_6__REG_ADDR (0x01810324)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_7__REG_OFFSET (0x00000328)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_7__REG_ADDR (0x01810328)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_8__REG_OFFSET (0x0000032C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_8__REG_ADDR (0x0181032C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_9__REG_OFFSET (0x00000330)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_9__REG_ADDR (0x01810330)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_10__REG_OFFSET (0x00000334)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_10__REG_ADDR (0x01810334)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_11__REG_OFFSET (0x00000338)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_11__REG_ADDR (0x01810338)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_12__REG_OFFSET (0x0000033C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_12__REG_ADDR (0x0181033C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_13__REG_OFFSET (0x00000340)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_13__REG_ADDR (0x01810340)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_14__REG_OFFSET (0x00000344)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_14__REG_ADDR (0x01810344)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_15__REG_OFFSET (0x00000348)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_15__REG_ADDR (0x01810348)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_16__REG_OFFSET (0x0000034C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_16__REG_ADDR (0x0181034C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_17__REG_OFFSET (0x00000350)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_17__REG_ADDR (0x01810350)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_18__REG_OFFSET (0x00000354)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_18__REG_ADDR (0x01810354)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_19__REG_OFFSET (0x00000358)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_19__REG_ADDR (0x01810358)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_20__REG_OFFSET (0x0000035C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_20__REG_ADDR (0x0181035C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_21__REG_OFFSET (0x00000360)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_21__REG_ADDR (0x01810360)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_22__REG_OFFSET (0x00000364)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_22__REG_ADDR (0x01810364)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_23__REG_OFFSET (0x00000368)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_23__REG_ADDR (0x01810368)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_24__REG_OFFSET (0x0000036C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_24__REG_ADDR (0x0181036C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_25__REG_OFFSET (0x00000370)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_25__REG_ADDR (0x01810370)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_26__REG_OFFSET (0x00000374)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_26__REG_ADDR (0x01810374)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_27__REG_OFFSET (0x00000378)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_27__REG_ADDR (0x01810378)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_28__REG_OFFSET (0x0000037C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_28__REG_ADDR (0x0181037C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_29__REG_OFFSET (0x00000380)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_29__REG_ADDR (0x01810380)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_30__REG_OFFSET (0x00000384)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_30__REG_ADDR (0x01810384)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_31__REG_OFFSET (0x00000388)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_31__REG_ADDR (0x01810388)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_32__REG_OFFSET (0x0000038C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_32__REG_ADDR (0x0181038C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_33__REG_OFFSET (0x00000390)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_33__REG_ADDR (0x01810390)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_34__REG_OFFSET (0x00000394)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_34__REG_ADDR (0x01810394)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_35__REG_OFFSET (0x00000398)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_35__REG_ADDR (0x01810398)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_36__REG_OFFSET (0x0000039C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_36__REG_ADDR (0x0181039C)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_37__REG_OFFSET (0x000003A0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_37__REG_ADDR (0x018103A0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_38__REG_OFFSET (0x000003A4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_38__REG_ADDR (0x018103A4)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_39__REG_OFFSET (0x000003A8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_39__REG_ADDR (0x018103A8)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_40__REG_OFFSET (0x000003AC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_40__REG_ADDR (0x018103AC)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_41__REG_OFFSET (0x000003B0)
#define NEO_REGS_1__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_41__REG_ADDR (0x018103B0)

//==============================================================================
// Addresses for Address Map: pic_regs
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_REG_MAP_BASE_ADDR (0x01810400)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: CORE[0]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__REG_FILE_BASE_ADDR (0x01810400)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_ENABLE_REG_ADDR (0x01810400)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_ENABLE_REG_ADDR (0x01810404)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__INT_NUMBER_REG_ADDR (0x01810408)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_TRIGGER_REG_ADDR (0x0181040C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_STATUS_REG_ADDR (0x01810410)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_CONFIG_REG_ADDR (0x01810414)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_0__REG_ADDR (0x01810418)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_1__REG_ADDR (0x0181041C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_2__REG_ADDR (0x01810420)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_3__REG_ADDR (0x01810424)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_0__REG_ADDR (0x01810428)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_1__REG_ADDR (0x0181042C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_2__REG_ADDR (0x01810430)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_3__REG_ADDR (0x01810434)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_4__REG_ADDR (0x01810438)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_5__REG_ADDR (0x0181043C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_6__REG_ADDR (0x01810440)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_7__REG_ADDR (0x01810444)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_8__REG_ADDR (0x01810448)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_9__REG_ADDR (0x0181044C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_10__REG_ADDR (0x01810450)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_11__REG_ADDR (0x01810454)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_12__REG_ADDR (0x01810458)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_13__REG_ADDR (0x0181045C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_14__REG_ADDR (0x01810460)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_0__REG_ADDR (0x01810464)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_1__REG_ADDR (0x01810468)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_2__REG_ADDR (0x0181046C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_3__REG_ADDR (0x01810470)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_4__REG_ADDR (0x01810474)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_5__REG_ADDR (0x01810478)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_6__REG_ADDR (0x0181047C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_7__REG_ADDR (0x01810480)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_8__REG_ADDR (0x01810484)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_9__REG_ADDR (0x01810488)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_10__REG_ADDR (0x0181048C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_11__REG_ADDR (0x01810490)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_12__REG_ADDR (0x01810494)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_13__REG_ADDR (0x01810498)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_14__REG_ADDR (0x0181049C)

//==============================================================================
// Register File: CORE[1]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__REG_FILE_BASE_ADDR (0x01810500)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_ENABLE_REG_ADDR (0x01810500)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_ENABLE_REG_ADDR (0x01810504)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__INT_NUMBER_REG_ADDR (0x01810508)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_TRIGGER_REG_ADDR (0x0181050C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_STATUS_REG_ADDR (0x01810510)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_CONFIG_REG_ADDR (0x01810514)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_0__REG_ADDR (0x01810518)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_1__REG_ADDR (0x0181051C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_2__REG_ADDR (0x01810520)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_3__REG_ADDR (0x01810524)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_0__REG_ADDR (0x01810528)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_1__REG_ADDR (0x0181052C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_2__REG_ADDR (0x01810530)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_3__REG_ADDR (0x01810534)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_4__REG_ADDR (0x01810538)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_5__REG_ADDR (0x0181053C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_6__REG_ADDR (0x01810540)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_7__REG_ADDR (0x01810544)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_8__REG_ADDR (0x01810548)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_9__REG_ADDR (0x0181054C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_10__REG_ADDR (0x01810550)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_11__REG_ADDR (0x01810554)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_12__REG_ADDR (0x01810558)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_13__REG_ADDR (0x0181055C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_14__REG_ADDR (0x01810560)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_0__REG_ADDR (0x01810564)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_1__REG_ADDR (0x01810568)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_2__REG_ADDR (0x0181056C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_3__REG_ADDR (0x01810570)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_4__REG_ADDR (0x01810574)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_5__REG_ADDR (0x01810578)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_6__REG_ADDR (0x0181057C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_7__REG_ADDR (0x01810580)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_8__REG_ADDR (0x01810584)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_9__REG_ADDR (0x01810588)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_10__REG_ADDR (0x0181058C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_11__REG_ADDR (0x01810590)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_12__REG_ADDR (0x01810594)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_13__REG_ADDR (0x01810598)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_14__REG_ADDR (0x0181059C)

//==============================================================================
// Register File: CORE[2]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__REG_FILE_BASE_ADDR (0x01810600)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_ENABLE_REG_ADDR (0x01810600)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_ENABLE_REG_ADDR (0x01810604)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__INT_NUMBER_REG_ADDR (0x01810608)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_TRIGGER_REG_ADDR (0x0181060C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_STATUS_REG_ADDR (0x01810610)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_CONFIG_REG_ADDR (0x01810614)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_0__REG_ADDR (0x01810618)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_1__REG_ADDR (0x0181061C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_2__REG_ADDR (0x01810620)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_3__REG_ADDR (0x01810624)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_0__REG_ADDR (0x01810628)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_1__REG_ADDR (0x0181062C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_2__REG_ADDR (0x01810630)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_3__REG_ADDR (0x01810634)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_4__REG_ADDR (0x01810638)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_5__REG_ADDR (0x0181063C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_6__REG_ADDR (0x01810640)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_7__REG_ADDR (0x01810644)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_8__REG_ADDR (0x01810648)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_9__REG_ADDR (0x0181064C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_10__REG_ADDR (0x01810650)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_11__REG_ADDR (0x01810654)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_12__REG_ADDR (0x01810658)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_13__REG_ADDR (0x0181065C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_14__REG_ADDR (0x01810660)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_0__REG_ADDR (0x01810664)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_1__REG_ADDR (0x01810668)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_2__REG_ADDR (0x0181066C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_3__REG_ADDR (0x01810670)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_4__REG_ADDR (0x01810674)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_5__REG_ADDR (0x01810678)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_6__REG_ADDR (0x0181067C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_7__REG_ADDR (0x01810680)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_8__REG_ADDR (0x01810684)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_9__REG_ADDR (0x01810688)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_10__REG_ADDR (0x0181068C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_11__REG_ADDR (0x01810690)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_12__REG_ADDR (0x01810694)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_13__REG_ADDR (0x01810698)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_14__REG_ADDR (0x0181069C)

//==============================================================================
// Register File: CORE[3]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__REG_FILE_BASE_ADDR (0x01810700)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_ENABLE_REG_ADDR (0x01810700)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_ENABLE_REG_ADDR (0x01810704)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__INT_NUMBER_REG_ADDR (0x01810708)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_TRIGGER_REG_ADDR (0x0181070C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_STATUS_REG_ADDR (0x01810710)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_CONFIG_REG_ADDR (0x01810714)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_0__REG_ADDR (0x01810718)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_1__REG_ADDR (0x0181071C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_2__REG_ADDR (0x01810720)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_3__REG_ADDR (0x01810724)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_0__REG_ADDR (0x01810728)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_1__REG_ADDR (0x0181072C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_2__REG_ADDR (0x01810730)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_3__REG_ADDR (0x01810734)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_4__REG_ADDR (0x01810738)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_5__REG_ADDR (0x0181073C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_6__REG_ADDR (0x01810740)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_7__REG_ADDR (0x01810744)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_8__REG_ADDR (0x01810748)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_9__REG_ADDR (0x0181074C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_10__REG_ADDR (0x01810750)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_11__REG_ADDR (0x01810754)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_12__REG_ADDR (0x01810758)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_13__REG_ADDR (0x0181075C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_14__REG_ADDR (0x01810760)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_0__REG_ADDR (0x01810764)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_1__REG_ADDR (0x01810768)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_2__REG_ADDR (0x0181076C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_3__REG_ADDR (0x01810770)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_4__REG_ADDR (0x01810774)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_5__REG_ADDR (0x01810778)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_6__REG_ADDR (0x0181077C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_7__REG_ADDR (0x01810780)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_8__REG_ADDR (0x01810784)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_9__REG_ADDR (0x01810788)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_10__REG_ADDR (0x0181078C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_11__REG_ADDR (0x01810790)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_12__REG_ADDR (0x01810794)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_13__REG_ADDR (0x01810798)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_1__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_14__REG_ADDR (0x0181079C)

//==============================================================================
// Register File: l1_client
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_REG_FILE_BASE_ADDR (0x0181A000)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_REG_FILE_SIZE (0x000000E4)

#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN_CTRL_REG_OFFSET (0x00000000)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN_CTRL_REG_ADDR (0x0181A000)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MASK_REG_OFFSET (0x00000004)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MASK_REG_ADDR (0x0181A004)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MATCH_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MATCH_REG_ADDR (0x0181A008)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR4_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR4_REG_ADDR (0x0181A00C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR5_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR5_REG_ADDR (0x0181A010)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR6_REG_OFFSET (0x00000014)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR6_REG_ADDR (0x0181A014)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR7_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR7_REG_ADDR (0x0181A018)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR8_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR8_REG_ADDR (0x0181A01C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR9_REG_OFFSET (0x00000020)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR9_REG_ADDR (0x0181A020)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR10_REG_OFFSET (0x00000024)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR10_REG_ADDR (0x0181A024)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR11_REG_OFFSET (0x00000028)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR11_REG_ADDR (0x0181A028)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR12_REG_OFFSET (0x0000002C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR12_REG_ADDR (0x0181A02C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR13_REG_OFFSET (0x00000030)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR13_REG_ADDR (0x0181A030)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR14_REG_OFFSET (0x00000034)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR14_REG_ADDR (0x0181A034)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR15_REG_OFFSET (0x00000038)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR15_REG_ADDR (0x0181A038)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR16_REG_OFFSET (0x0000003C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR16_REG_ADDR (0x0181A03C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR17_REG_OFFSET (0x00000040)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR17_REG_ADDR (0x0181A040)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR18_REG_OFFSET (0x00000044)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR18_REG_ADDR (0x0181A044)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR19_REG_OFFSET (0x00000048)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR19_REG_ADDR (0x0181A048)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR20_REG_OFFSET (0x0000004C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR20_REG_ADDR (0x0181A04C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR21_REG_OFFSET (0x00000050)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR21_REG_ADDR (0x0181A050)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MASK_REG_OFFSET (0x00000054)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MASK_REG_ADDR (0x0181A054)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MATCH_REG_OFFSET (0x00000058)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MATCH_REG_ADDR (0x0181A058)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR4_REG_OFFSET (0x0000005C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR4_REG_ADDR (0x0181A05C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR5_REG_OFFSET (0x00000060)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR5_REG_ADDR (0x0181A060)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR6_REG_OFFSET (0x00000064)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR6_REG_ADDR (0x0181A064)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR7_REG_OFFSET (0x00000068)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR7_REG_ADDR (0x0181A068)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR8_REG_OFFSET (0x0000006C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR8_REG_ADDR (0x0181A06C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR9_REG_OFFSET (0x00000070)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR9_REG_ADDR (0x0181A070)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR10_REG_OFFSET (0x00000074)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR10_REG_ADDR (0x0181A074)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR11_REG_OFFSET (0x00000078)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR11_REG_ADDR (0x0181A078)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR12_REG_OFFSET (0x0000007C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR12_REG_ADDR (0x0181A07C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR13_REG_OFFSET (0x00000080)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR13_REG_ADDR (0x0181A080)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR14_REG_OFFSET (0x00000084)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR14_REG_ADDR (0x0181A084)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR15_REG_OFFSET (0x00000088)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR15_REG_ADDR (0x0181A088)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR16_REG_OFFSET (0x0000008C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR16_REG_ADDR (0x0181A08C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR17_REG_OFFSET (0x00000090)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR17_REG_ADDR (0x0181A090)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR18_REG_OFFSET (0x00000094)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR18_REG_ADDR (0x0181A094)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR19_REG_OFFSET (0x00000098)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR19_REG_ADDR (0x0181A098)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR20_REG_OFFSET (0x0000009C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR20_REG_ADDR (0x0181A09C)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR21_REG_OFFSET (0x000000A0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR21_REG_ADDR (0x0181A0A0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_IN_ORDER_MASK_REG_OFFSET (0x000000A4)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_IN_ORDER_MASK_REG_ADDR (0x0181A0A4)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_IN_ORDER_MATCH_REG_OFFSET (0x000000A8)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_IN_ORDER_MATCH_REG_ADDR (0x0181A0A8)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CTRL_REG_OFFSET (0x000000AC)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CTRL_REG_ADDR (0x0181A0AC)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CNT_REG_OFFSET (0x000000B0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CNT_REG_ADDR (0x0181A0B0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_TRISC_PORT_CTRL_REG_OFFSET (0x000000B4)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_TRISC_PORT_CTRL_REG_ADDR (0x0181A0B4)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_TRISC_PORT_STATUS_REG_OFFSET (0x000000B8)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_TRISC_PORT_STATUS_REG_ADDR (0x0181A0B8)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_0__REG_OFFSET (0x000000BC)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_0__REG_ADDR (0x0181A0BC)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_1__REG_OFFSET (0x000000C0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_1__REG_ADDR (0x0181A0C0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_0__REG_OFFSET (0x000000C4)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_0__REG_ADDR (0x0181A0C4)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_1__REG_OFFSET (0x000000C8)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_1__REG_ADDR (0x0181A0C8)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_0__REG_OFFSET (0x000000CC)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_0__REG_ADDR (0x0181A0CC)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_1__REG_OFFSET (0x000000D0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_1__REG_ADDR (0x0181A0D0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_2__REG_OFFSET (0x000000D4)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_2__REG_ADDR (0x0181A0D4)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_0__REG_OFFSET (0x000000D8)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_0__REG_ADDR (0x0181A0D8)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_1__REG_OFFSET (0x000000DC)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_1__REG_ADDR (0x0181A0DC)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_2__REG_OFFSET (0x000000E0)
#define NEO_REGS_1__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_2__REG_ADDR (0x0181A0E0)

//==============================================================================
// Addresses for Address Map: tile_counters_mirror
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_REG_MAP_BASE_ADDR (0x0181B000)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: counters[0]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__REG_FILE_BASE_ADDR (0x0181B000)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAILABLE_REG_ADDR (0x0181B008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAILABLE_REG_ADDR (0x0181B00C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__BUFFER_CAPACITY_REG_ADDR (0x0181B010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B01C)

//==============================================================================
// Register File: counters[1]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__REG_FILE_BASE_ADDR (0x0181B020)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAILABLE_REG_ADDR (0x0181B028)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAILABLE_REG_ADDR (0x0181B02C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__BUFFER_CAPACITY_REG_ADDR (0x0181B030)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B038)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B03C)

//==============================================================================
// Register File: counters[2]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__REG_FILE_BASE_ADDR (0x0181B040)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAILABLE_REG_ADDR (0x0181B048)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAILABLE_REG_ADDR (0x0181B04C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__BUFFER_CAPACITY_REG_ADDR (0x0181B050)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B058)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B05C)

//==============================================================================
// Register File: counters[3]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__REG_FILE_BASE_ADDR (0x0181B060)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAILABLE_REG_ADDR (0x0181B068)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAILABLE_REG_ADDR (0x0181B06C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__BUFFER_CAPACITY_REG_ADDR (0x0181B070)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B078)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B07C)

//==============================================================================
// Register File: counters[4]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__REG_FILE_BASE_ADDR (0x0181B080)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAILABLE_REG_ADDR (0x0181B088)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAILABLE_REG_ADDR (0x0181B08C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__BUFFER_CAPACITY_REG_ADDR (0x0181B090)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B098)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B09C)

//==============================================================================
// Register File: counters[5]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__REG_FILE_BASE_ADDR (0x0181B0A0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAILABLE_REG_ADDR (0x0181B0A8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAILABLE_REG_ADDR (0x0181B0AC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__BUFFER_CAPACITY_REG_ADDR (0x0181B0B0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B0B8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B0BC)

//==============================================================================
// Register File: counters[6]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__REG_FILE_BASE_ADDR (0x0181B0C0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAILABLE_REG_ADDR (0x0181B0C8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAILABLE_REG_ADDR (0x0181B0CC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__BUFFER_CAPACITY_REG_ADDR (0x0181B0D0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B0D8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B0DC)

//==============================================================================
// Register File: counters[7]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__REG_FILE_BASE_ADDR (0x0181B0E0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAILABLE_REG_ADDR (0x0181B0E8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAILABLE_REG_ADDR (0x0181B0EC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__BUFFER_CAPACITY_REG_ADDR (0x0181B0F0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B0F8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B0FC)

//==============================================================================
// Register File: counters[8]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__REG_FILE_BASE_ADDR (0x0181B100)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAILABLE_REG_ADDR (0x0181B108)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAILABLE_REG_ADDR (0x0181B10C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__BUFFER_CAPACITY_REG_ADDR (0x0181B110)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B118)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B11C)

//==============================================================================
// Register File: counters[9]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__REG_FILE_BASE_ADDR (0x0181B120)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAILABLE_REG_ADDR (0x0181B128)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAILABLE_REG_ADDR (0x0181B12C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__BUFFER_CAPACITY_REG_ADDR (0x0181B130)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B138)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B13C)

//==============================================================================
// Register File: counters[10]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__REG_FILE_BASE_ADDR (0x0181B140)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAILABLE_REG_ADDR (0x0181B148)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAILABLE_REG_ADDR (0x0181B14C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__BUFFER_CAPACITY_REG_ADDR (0x0181B150)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B158)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B15C)

//==============================================================================
// Register File: counters[11]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__REG_FILE_BASE_ADDR (0x0181B160)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAILABLE_REG_ADDR (0x0181B168)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAILABLE_REG_ADDR (0x0181B16C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__BUFFER_CAPACITY_REG_ADDR (0x0181B170)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B178)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B17C)

//==============================================================================
// Register File: counters[12]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__REG_FILE_BASE_ADDR (0x0181B180)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAILABLE_REG_ADDR (0x0181B188)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAILABLE_REG_ADDR (0x0181B18C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__BUFFER_CAPACITY_REG_ADDR (0x0181B190)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B198)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B19C)

//==============================================================================
// Register File: counters[13]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__REG_FILE_BASE_ADDR (0x0181B1A0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAILABLE_REG_ADDR (0x0181B1A8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAILABLE_REG_ADDR (0x0181B1AC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__BUFFER_CAPACITY_REG_ADDR (0x0181B1B0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B1B8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B1BC)

//==============================================================================
// Register File: counters[14]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__REG_FILE_BASE_ADDR (0x0181B1C0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAILABLE_REG_ADDR (0x0181B1C8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAILABLE_REG_ADDR (0x0181B1CC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__BUFFER_CAPACITY_REG_ADDR (0x0181B1D0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B1D8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B1DC)

//==============================================================================
// Register File: counters[15]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__REG_FILE_BASE_ADDR (0x0181B1E0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAILABLE_REG_ADDR (0x0181B1E8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAILABLE_REG_ADDR (0x0181B1EC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__BUFFER_CAPACITY_REG_ADDR (0x0181B1F0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B1F8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B1FC)

//==============================================================================
// Register File: counters[16]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__REG_FILE_BASE_ADDR (0x0181B200)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAILABLE_REG_ADDR (0x0181B208)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAILABLE_REG_ADDR (0x0181B20C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__BUFFER_CAPACITY_REG_ADDR (0x0181B210)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B218)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B21C)

//==============================================================================
// Register File: counters[17]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__REG_FILE_BASE_ADDR (0x0181B220)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAILABLE_REG_ADDR (0x0181B228)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAILABLE_REG_ADDR (0x0181B22C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__BUFFER_CAPACITY_REG_ADDR (0x0181B230)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B238)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B23C)

//==============================================================================
// Register File: counters[18]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__REG_FILE_BASE_ADDR (0x0181B240)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAILABLE_REG_ADDR (0x0181B248)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAILABLE_REG_ADDR (0x0181B24C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__BUFFER_CAPACITY_REG_ADDR (0x0181B250)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B258)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B25C)

//==============================================================================
// Register File: counters[19]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__REG_FILE_BASE_ADDR (0x0181B260)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAILABLE_REG_ADDR (0x0181B268)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAILABLE_REG_ADDR (0x0181B26C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__BUFFER_CAPACITY_REG_ADDR (0x0181B270)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B278)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B27C)

//==============================================================================
// Register File: counters[20]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__REG_FILE_BASE_ADDR (0x0181B280)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAILABLE_REG_ADDR (0x0181B288)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAILABLE_REG_ADDR (0x0181B28C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__BUFFER_CAPACITY_REG_ADDR (0x0181B290)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B298)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B29C)

//==============================================================================
// Register File: counters[21]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__REG_FILE_BASE_ADDR (0x0181B2A0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAILABLE_REG_ADDR (0x0181B2A8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAILABLE_REG_ADDR (0x0181B2AC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__BUFFER_CAPACITY_REG_ADDR (0x0181B2B0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B2B8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B2BC)

//==============================================================================
// Register File: counters[22]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__REG_FILE_BASE_ADDR (0x0181B2C0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAILABLE_REG_ADDR (0x0181B2C8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAILABLE_REG_ADDR (0x0181B2CC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__BUFFER_CAPACITY_REG_ADDR (0x0181B2D0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B2D8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B2DC)

//==============================================================================
// Register File: counters[23]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__REG_FILE_BASE_ADDR (0x0181B2E0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAILABLE_REG_ADDR (0x0181B2E8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAILABLE_REG_ADDR (0x0181B2EC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__BUFFER_CAPACITY_REG_ADDR (0x0181B2F0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B2F8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B2FC)

//==============================================================================
// Register File: counters[24]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__REG_FILE_BASE_ADDR (0x0181B300)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAILABLE_REG_ADDR (0x0181B308)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAILABLE_REG_ADDR (0x0181B30C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__BUFFER_CAPACITY_REG_ADDR (0x0181B310)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B318)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B31C)

//==============================================================================
// Register File: counters[25]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__REG_FILE_BASE_ADDR (0x0181B320)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAILABLE_REG_ADDR (0x0181B328)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAILABLE_REG_ADDR (0x0181B32C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__BUFFER_CAPACITY_REG_ADDR (0x0181B330)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B338)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B33C)

//==============================================================================
// Register File: counters[26]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__REG_FILE_BASE_ADDR (0x0181B340)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAILABLE_REG_ADDR (0x0181B348)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAILABLE_REG_ADDR (0x0181B34C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__BUFFER_CAPACITY_REG_ADDR (0x0181B350)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B358)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B35C)

//==============================================================================
// Register File: counters[27]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__REG_FILE_BASE_ADDR (0x0181B360)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAILABLE_REG_ADDR (0x0181B368)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAILABLE_REG_ADDR (0x0181B36C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__BUFFER_CAPACITY_REG_ADDR (0x0181B370)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B378)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B37C)

//==============================================================================
// Register File: counters[28]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__REG_FILE_BASE_ADDR (0x0181B380)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAILABLE_REG_ADDR (0x0181B388)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAILABLE_REG_ADDR (0x0181B38C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__BUFFER_CAPACITY_REG_ADDR (0x0181B390)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B398)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B39C)

//==============================================================================
// Register File: counters[29]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__REG_FILE_BASE_ADDR (0x0181B3A0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAILABLE_REG_ADDR (0x0181B3A8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAILABLE_REG_ADDR (0x0181B3AC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__BUFFER_CAPACITY_REG_ADDR (0x0181B3B0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B3B8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B3BC)

//==============================================================================
// Register File: counters[30]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__REG_FILE_BASE_ADDR (0x0181B3C0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAILABLE_REG_ADDR (0x0181B3C8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAILABLE_REG_ADDR (0x0181B3CC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__BUFFER_CAPACITY_REG_ADDR (0x0181B3D0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B3D8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B3DC)

//==============================================================================
// Register File: counters[31]
//==============================================================================

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__REG_FILE_BASE_ADDR (0x0181B3E0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAILABLE_REG_ADDR (0x0181B3E8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAILABLE_REG_ADDR (0x0181B3EC)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__BUFFER_CAPACITY_REG_ADDR (0x0181B3F0)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B3F8)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_1__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0181B3FC)

//==============================================================================
// Addresses for Address Map: neo_regs[2]
//==============================================================================

#define NEO_REGS_2__REG_MAP_BASE_ADDR (0x01820000)
#define NEO_REGS_2__REG_MAP_SIZE (0x0000B400)

//==============================================================================
// Addresses for Address Map: local_regs
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_REG_MAP_BASE_ADDR (0x01820000)
#define NEO_REGS_2__LOCAL_REGS_REG_MAP_SIZE (0x0000B400)

//==============================================================================
// Register File: debug_regs
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_REG_FILE_BASE_ADDR (0x01820000)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_REG_FILE_SIZE (0x000003B4)

#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_REG_OFFSET (0x00000000)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_REG_ADDR (0x01820000)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_REG_OFFSET (0x00000004)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_REG_ADDR (0x01820004)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_REG_ADDR (0x01820008)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_REG_ADDR (0x0182000C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_REG_ADDR (0x01820010)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_REG_OFFSET (0x00000014)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_REG_ADDR (0x01820014)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU0_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU0_REG_ADDR (0x01820018)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU1_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU1_REG_ADDR (0x0182001C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU2_REG_OFFSET (0x00000020)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU2_REG_ADDR (0x01820020)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_ALL_REG_OFFSET (0x00000024)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_ALL_REG_ADDR (0x01820024)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_BUS_CTRL_REG_OFFSET (0x00000028)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_BUS_CTRL_REG_ADDR (0x01820028)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_READ_REG_OFFSET (0x0000002C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_READ_REG_ADDR (0x0182002C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_RD_DATA_REG_OFFSET (0x00000030)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_RD_DATA_REG_ADDR (0x01820030)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_EN_REG_OFFSET (0x00000034)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_EN_REG_ADDR (0x01820034)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_CMD_REG_OFFSET (0x00000038)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_CMD_REG_ADDR (0x01820038)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_STATUS_REG_OFFSET (0x0000003C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_STATUS_REG_ADDR (0x0182003C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_FEATURE_DISABLE_REG_OFFSET (0x00000040)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_FEATURE_DISABLE_REG_ADDR (0x01820040)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_DATA_REG_OFFSET (0x00000044)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_DATA_REG_ADDR (0x01820044)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST0_REG_OFFSET (0x00000048)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST0_REG_ADDR (0x01820048)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST1_REG_OFFSET (0x0000004C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST1_REG_ADDR (0x0182004C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_RDDATA_REG_OFFSET (0x00000050)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_RDDATA_REG_ADDR (0x01820050)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST2_REG_OFFSET (0x00000054)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST2_REG_ADDR (0x01820054)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_0_REG_OFFSET (0x00000058)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_0_REG_ADDR (0x01820058)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_1_REG_OFFSET (0x0000005C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_1_REG_ADDR (0x0182005C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_0_REG_OFFSET (0x00000060)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_0_REG_ADDR (0x01820060)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_1_REG_OFFSET (0x00000064)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_1_REG_ADDR (0x01820064)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_REG_OFFSET (0x00000068)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_REG_ADDR (0x01820068)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_REG_OFFSET (0x0000006C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_REG_ADDR (0x0182006C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_INVALID_INSTRN_REG_OFFSET (0x00000070)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_INVALID_INSTRN_REG_ADDR (0x01820070)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_REG_OFFSET (0x00000074)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_REG_ADDR (0x01820074)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_REG_OFFSET (0x00000078)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_REG_ADDR (0x01820078)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_REG_OFFSET (0x0000007C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_REG_ADDR (0x0182007C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK0_REG_OFFSET (0x00000080)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK0_REG_ADDR (0x01820080)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK1_REG_OFFSET (0x00000084)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK1_REG_ADDR (0x01820084)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_STICKY_BITS_REG_OFFSET (0x00000088)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_STICKY_BITS_REG_ADDR (0x01820088)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REG_OFFSET (0x0000008C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REG_ADDR (0x0182008C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK1_REG_OFFSET (0x00000090)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK1_REG_ADDR (0x01820090)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK2_REG_OFFSET (0x00000094)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK2_REG_ADDR (0x01820094)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_REG_OFFSET (0x00000098)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_REG_ADDR (0x01820098)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_REG_OFFSET (0x0000009C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_REG_ADDR (0x0182009C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_REG_OFFSET (0x000000A0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_REG_ADDR (0x018200A0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_REG_OFFSET (0x000000A4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_REG_ADDR (0x018200A4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_REG_OFFSET (0x000000A8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_REG_ADDR (0x018200A8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_REG_OFFSET (0x000000AC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_REG_ADDR (0x018200AC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_FPU_REG_OFFSET (0x000000B0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_FPU_REG_ADDR (0x018200B0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_FPU_REG_OFFSET (0x000000B4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_FPU_REG_ADDR (0x018200B4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_0_REG_OFFSET (0x000000B8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_0_REG_ADDR (0x018200B8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_1_REG_OFFSET (0x000000BC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_1_REG_ADDR (0x018200BC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WATCHDOG_TIMER_REG_OFFSET (0x000000C0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WATCHDOG_TIMER_REG_ADDR (0x018200C0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WDT_CNTL_REG_OFFSET (0x000000C4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WDT_CNTL_REG_ADDR (0x018200C4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WDT_STATUS_REG_OFFSET (0x000000C8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WDT_STATUS_REG_ADDR (0x018200C8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_0_REG_OFFSET (0x000000CC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_0_REG_ADDR (0x018200CC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_REG_OFFSET (0x000000D0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_REG_ADDR (0x018200D0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_AT_REG_OFFSET (0x000000D4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_AT_REG_ADDR (0x018200D4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CMD_REG_OFFSET (0x000000D8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CMD_REG_ADDR (0x018200D8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_REG_OFFSET (0x000000DC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_REG_ADDR (0x018200DC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_REG_OFFSET (0x000000E0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_REG_ADDR (0x018200E0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_REG_OFFSET (0x000000E4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_REG_ADDR (0x018200E4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_REG_OFFSET (0x000000E8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_REG_ADDR (0x018200E8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_REG_OFFSET (0x000000EC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_REG_ADDR (0x018200EC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_REG_OFFSET (0x000000F0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_REG_ADDR (0x018200F0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_MUX_CTRL_REG_OFFSET (0x000000F4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_PERF_CNT_MUX_CTRL_REG_ADDR (0x018200F4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_LFSR_HIT_MASK_REG_OFFSET (0x000000F8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_LFSR_HIT_MASK_REG_ADDR (0x018200F8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DISABLE_RESET_REG_OFFSET (0x000000FC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DISABLE_RESET_REG_ADDR (0x018200FC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_RESET_PC_REG_OFFSET (0x00000100)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_RESET_PC_REG_ADDR (0x01820100)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_RESET_PC_REG_OFFSET (0x00000104)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_RESET_PC_REG_ADDR (0x01820104)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_RESET_PC_REG_OFFSET (0x00000108)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_RESET_PC_REG_ADDR (0x01820108)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_RESET_PC_REG_OFFSET (0x0000010C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_RESET_PC_REG_ADDR (0x0182010C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_REG_OFFSET (0x00000110)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_REG_ADDR (0x01820110)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DEST_CG_CTRL_REG_OFFSET (0x00000114)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DEST_CG_CTRL_REG_ADDR (0x01820114)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_CTRL_EN_REG_OFFSET (0x00000118)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_CTRL_EN_REG_ADDR (0x01820118)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_KICK_REG_OFFSET (0x0000011C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CG_KICK_REG_ADDR (0x0182011C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_REG_OFFSET (0x00000120)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_REG_ADDR (0x01820120)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_CNT_EN_REG_OFFSET (0x00000124)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_CNT_EN_REG_ADDR (0x01820124)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_REG_OFFSET (0x00000128)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_REG_ADDR (0x01820128)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_REG_OFFSET (0x0000012C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_REG_ADDR (0x0182012C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_0__REG_OFFSET (0x00000130)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_0__REG_ADDR (0x01820130)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_1__REG_OFFSET (0x00000134)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_1__REG_ADDR (0x01820134)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_2__REG_OFFSET (0x00000138)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_2__REG_ADDR (0x01820138)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_3__REG_OFFSET (0x0000013C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_3__REG_ADDR (0x0182013C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_SELECT_REG_OFFSET (0x00000140)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_SELECT_REG_ADDR (0x01820140)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_0__REG_OFFSET (0x00000144)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_0__REG_ADDR (0x01820144)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_1__REG_OFFSET (0x00000148)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_1__REG_ADDR (0x01820148)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_2__REG_OFFSET (0x0000014C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_2__REG_ADDR (0x0182014C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_3__REG_OFFSET (0x00000150)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_3__REG_ADDR (0x01820150)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_SELECT_REG_OFFSET (0x00000154)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_SELECT_REG_ADDR (0x01820154)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_0__REG_OFFSET (0x00000158)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_0__REG_ADDR (0x01820158)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_1__REG_OFFSET (0x0000015C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_1__REG_ADDR (0x0182015C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_2__REG_OFFSET (0x00000160)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_2__REG_ADDR (0x01820160)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_3__REG_OFFSET (0x00000164)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_3__REG_ADDR (0x01820164)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_SELECT_REG_OFFSET (0x00000168)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_SELECT_REG_ADDR (0x01820168)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_0__REG_OFFSET (0x0000016C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_0__REG_ADDR (0x0182016C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_1__REG_OFFSET (0x00000170)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_1__REG_ADDR (0x01820170)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_2__REG_OFFSET (0x00000174)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_2__REG_ADDR (0x01820174)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_3__REG_OFFSET (0x00000178)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_3__REG_ADDR (0x01820178)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_SELECT_REG_OFFSET (0x0000017C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_SELECT_REG_ADDR (0x0182017C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_0__REG_OFFSET (0x00000180)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_0__REG_ADDR (0x01820180)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_1__REG_OFFSET (0x00000184)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_1__REG_ADDR (0x01820184)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_2__REG_OFFSET (0x00000188)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_2__REG_ADDR (0x01820188)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_3__REG_OFFSET (0x0000018C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_3__REG_ADDR (0x0182018C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_4__REG_OFFSET (0x00000190)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_4__REG_ADDR (0x01820190)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_5__REG_OFFSET (0x00000194)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_5__REG_ADDR (0x01820194)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_6__REG_OFFSET (0x00000198)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_6__REG_ADDR (0x01820198)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_7__REG_OFFSET (0x0000019C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_7__REG_ADDR (0x0182019C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_8__REG_OFFSET (0x000001A0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_8__REG_ADDR (0x018201A0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_9__REG_OFFSET (0x000001A4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_9__REG_ADDR (0x018201A4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_10__REG_OFFSET (0x000001A8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_10__REG_ADDR (0x018201A8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_11__REG_OFFSET (0x000001AC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_11__REG_ADDR (0x018201AC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_12__REG_OFFSET (0x000001B0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_12__REG_ADDR (0x018201B0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_13__REG_OFFSET (0x000001B4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_13__REG_ADDR (0x018201B4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_14__REG_OFFSET (0x000001B8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_14__REG_ADDR (0x018201B8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_15__REG_OFFSET (0x000001BC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_15__REG_ADDR (0x018201BC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_HALT_CLR_REG_OFFSET (0x000001C0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_HALT_CLR_REG_ADDR (0x018201C0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_ADDR_REG_OFFSET (0x000001C4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_ADDR_REG_ADDR (0x018201C4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_REG_OFFSET (0x000001C8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_REG_ADDR (0x018201C8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_0__REG_OFFSET (0x000001CC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_0__REG_ADDR (0x018201CC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_1__REG_OFFSET (0x000001D0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_1__REG_ADDR (0x018201D0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_2__REG_OFFSET (0x000001D4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_2__REG_ADDR (0x018201D4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_3__REG_OFFSET (0x000001D8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_3__REG_ADDR (0x018201D8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_4__REG_OFFSET (0x000001DC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_4__REG_ADDR (0x018201DC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_5__REG_OFFSET (0x000001E0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_5__REG_ADDR (0x018201E0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_6__REG_OFFSET (0x000001E4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_6__REG_ADDR (0x018201E4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_7__REG_OFFSET (0x000001E8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_7__REG_ADDR (0x018201E8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_8__REG_OFFSET (0x000001EC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_8__REG_ADDR (0x018201EC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_9__REG_OFFSET (0x000001F0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_9__REG_ADDR (0x018201F0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_10__REG_OFFSET (0x000001F4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_10__REG_ADDR (0x018201F4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_11__REG_OFFSET (0x000001F8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_11__REG_ADDR (0x018201F8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_12__REG_OFFSET (0x000001FC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_12__REG_ADDR (0x018201FC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_13__REG_OFFSET (0x00000200)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_13__REG_ADDR (0x01820200)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_14__REG_OFFSET (0x00000204)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_14__REG_ADDR (0x01820204)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_15__REG_OFFSET (0x00000208)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_15__REG_ADDR (0x01820208)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_16__REG_OFFSET (0x0000020C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_16__REG_ADDR (0x0182020C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_17__REG_OFFSET (0x00000210)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_17__REG_ADDR (0x01820210)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_18__REG_OFFSET (0x00000214)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_18__REG_ADDR (0x01820214)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_19__REG_OFFSET (0x00000218)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_19__REG_ADDR (0x01820218)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_20__REG_OFFSET (0x0000021C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_20__REG_ADDR (0x0182021C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_21__REG_OFFSET (0x00000220)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_21__REG_ADDR (0x01820220)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_22__REG_OFFSET (0x00000224)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_22__REG_ADDR (0x01820224)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_23__REG_OFFSET (0x00000228)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_23__REG_ADDR (0x01820228)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_24__REG_OFFSET (0x0000022C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_24__REG_ADDR (0x0182022C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_25__REG_OFFSET (0x00000230)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_25__REG_ADDR (0x01820230)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_26__REG_OFFSET (0x00000234)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_26__REG_ADDR (0x01820234)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_27__REG_OFFSET (0x00000238)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_27__REG_ADDR (0x01820238)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_28__REG_OFFSET (0x0000023C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_28__REG_ADDR (0x0182023C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_29__REG_OFFSET (0x00000240)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_29__REG_ADDR (0x01820240)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_30__REG_OFFSET (0x00000244)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_30__REG_ADDR (0x01820244)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_31__REG_OFFSET (0x00000248)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_31__REG_ADDR (0x01820248)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_REG_OFFSET (0x0000024C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_REG_ADDR (0x0182024C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_REG_OFFSET (0x00000250)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_REG_ADDR (0x01820250)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_REG_OFFSET (0x00000254)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_REG_ADDR (0x01820254)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISCV_IC_INVALIDATE_REG_OFFSET (0x00000258)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISCV_IC_INVALIDATE_REG_ADDR (0x01820258)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_0__REG_OFFSET (0x0000025C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_0__REG_ADDR (0x0182025C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_1__REG_OFFSET (0x00000260)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_1__REG_ADDR (0x01820260)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_2__REG_OFFSET (0x00000264)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_2__REG_ADDR (0x01820264)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_3__REG_OFFSET (0x00000268)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_3__REG_ADDR (0x01820268)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_PREFETCH_CTRL_REG_OFFSET (0x0000026C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_PREFETCH_CTRL_REG_ADDR (0x0182026C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_REG_OFFSET (0x00000270)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_REG_ADDR (0x01820270)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CHICKEN_BITS_REG_OFFSET (0x00000274)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CHICKEN_BITS_REG_ADDR (0x01820274)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_0__REG_OFFSET (0x00000278)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_0__REG_ADDR (0x01820278)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_1__REG_OFFSET (0x0000027C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_1__REG_ADDR (0x0182027C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_2__REG_OFFSET (0x00000280)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_2__REG_ADDR (0x01820280)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_3__REG_OFFSET (0x00000284)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_3__REG_ADDR (0x01820284)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_0__REG_OFFSET (0x00000288)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_0__REG_ADDR (0x01820288)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_1__REG_OFFSET (0x0000028C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_1__REG_ADDR (0x0182028C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_2__REG_OFFSET (0x00000290)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_2__REG_ADDR (0x01820290)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_3__REG_OFFSET (0x00000294)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_3__REG_ADDR (0x01820294)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_REG_OFFSET (0x00000298)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_REG_ADDR (0x01820298)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_MISC_CTRL_REG_OFFSET (0x0000029C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_MISC_CTRL_REG_ADDR (0x0182029C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL0_REG_OFFSET (0x000002A0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL0_REG_ADDR (0x018202A0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL1_REG_OFFSET (0x000002A4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL1_REG_ADDR (0x018202A4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_REG_OFFSET (0x000002A8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_REG_ADDR (0x018202A8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_REG_OFFSET (0x000002AC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_REG_ADDR (0x018202AC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ERR_MASK_REG_OFFSET (0x000002B0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ERR_MASK_REG_ADDR (0x018202B0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ERR_DATA_REG_OFFSET (0x000002B4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ERR_DATA_REG_ADDR (0x018202B4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_FPU_SAFETY_REG_OFFSET (0x000002B8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_FPU_SAFETY_REG_ADDR (0x018202B8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_SFPU_SAFETY_REG_OFFSET (0x000002BC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_SFPU_SAFETY_REG_ADDR (0x018202BC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CFG_WATCHPOINT_STATUS_REG_OFFSET (0x000002C0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_CFG_WATCHPOINT_STATUS_REG_ADDR (0x018202C0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DROOP_MASK_REG_OFFSET (0x000002C4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_DROOP_MASK_REG_ADDR (0x018202C4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_REG_OFFSET (0x000002C8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_REG_ADDR (0x018202C8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_0__REG_OFFSET (0x000002CC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_0__REG_ADDR (0x018202CC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_1__REG_OFFSET (0x000002D0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_1__REG_ADDR (0x018202D0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_2__REG_OFFSET (0x000002D4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_2__REG_ADDR (0x018202D4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_3__REG_OFFSET (0x000002D8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_3__REG_ADDR (0x018202D8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_4__REG_OFFSET (0x000002DC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_4__REG_ADDR (0x018202DC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_5__REG_OFFSET (0x000002E0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_5__REG_ADDR (0x018202E0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_6__REG_OFFSET (0x000002E4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_6__REG_ADDR (0x018202E4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_7__REG_OFFSET (0x000002E8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_7__REG_ADDR (0x018202E8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_0__REG_OFFSET (0x000002EC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_0__REG_ADDR (0x018202EC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_1__REG_OFFSET (0x000002F0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_1__REG_ADDR (0x018202F0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_2__REG_OFFSET (0x000002F4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_2__REG_ADDR (0x018202F4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_3__REG_OFFSET (0x000002F8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_3__REG_ADDR (0x018202F8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_4__REG_OFFSET (0x000002FC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_4__REG_ADDR (0x018202FC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_5__REG_OFFSET (0x00000300)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_5__REG_ADDR (0x01820300)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_6__REG_OFFSET (0x00000304)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_6__REG_ADDR (0x01820304)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_7__REG_OFFSET (0x00000308)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_7__REG_ADDR (0x01820308)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_0__REG_OFFSET (0x0000030C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_0__REG_ADDR (0x0182030C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_1__REG_OFFSET (0x00000310)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_1__REG_ADDR (0x01820310)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_2__REG_OFFSET (0x00000314)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_2__REG_ADDR (0x01820314)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_3__REG_OFFSET (0x00000318)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_3__REG_ADDR (0x01820318)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_4__REG_OFFSET (0x0000031C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_4__REG_ADDR (0x0182031C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_5__REG_OFFSET (0x00000320)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_5__REG_ADDR (0x01820320)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_6__REG_OFFSET (0x00000324)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_6__REG_ADDR (0x01820324)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_7__REG_OFFSET (0x00000328)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_7__REG_ADDR (0x01820328)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_8__REG_OFFSET (0x0000032C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_8__REG_ADDR (0x0182032C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_9__REG_OFFSET (0x00000330)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_9__REG_ADDR (0x01820330)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_10__REG_OFFSET (0x00000334)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_10__REG_ADDR (0x01820334)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_11__REG_OFFSET (0x00000338)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_11__REG_ADDR (0x01820338)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_12__REG_OFFSET (0x0000033C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_12__REG_ADDR (0x0182033C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_13__REG_OFFSET (0x00000340)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_13__REG_ADDR (0x01820340)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_14__REG_OFFSET (0x00000344)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_14__REG_ADDR (0x01820344)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_15__REG_OFFSET (0x00000348)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_15__REG_ADDR (0x01820348)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_16__REG_OFFSET (0x0000034C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_16__REG_ADDR (0x0182034C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_17__REG_OFFSET (0x00000350)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_17__REG_ADDR (0x01820350)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_18__REG_OFFSET (0x00000354)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_18__REG_ADDR (0x01820354)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_19__REG_OFFSET (0x00000358)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_19__REG_ADDR (0x01820358)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_20__REG_OFFSET (0x0000035C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_20__REG_ADDR (0x0182035C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_21__REG_OFFSET (0x00000360)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_21__REG_ADDR (0x01820360)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_22__REG_OFFSET (0x00000364)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_22__REG_ADDR (0x01820364)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_23__REG_OFFSET (0x00000368)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_23__REG_ADDR (0x01820368)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_24__REG_OFFSET (0x0000036C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_24__REG_ADDR (0x0182036C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_25__REG_OFFSET (0x00000370)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_25__REG_ADDR (0x01820370)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_26__REG_OFFSET (0x00000374)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_26__REG_ADDR (0x01820374)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_27__REG_OFFSET (0x00000378)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_27__REG_ADDR (0x01820378)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_28__REG_OFFSET (0x0000037C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_28__REG_ADDR (0x0182037C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_29__REG_OFFSET (0x00000380)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_29__REG_ADDR (0x01820380)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_30__REG_OFFSET (0x00000384)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_30__REG_ADDR (0x01820384)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_31__REG_OFFSET (0x00000388)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_31__REG_ADDR (0x01820388)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_32__REG_OFFSET (0x0000038C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_32__REG_ADDR (0x0182038C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_33__REG_OFFSET (0x00000390)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_33__REG_ADDR (0x01820390)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_34__REG_OFFSET (0x00000394)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_34__REG_ADDR (0x01820394)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_35__REG_OFFSET (0x00000398)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_35__REG_ADDR (0x01820398)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_36__REG_OFFSET (0x0000039C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_36__REG_ADDR (0x0182039C)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_37__REG_OFFSET (0x000003A0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_37__REG_ADDR (0x018203A0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_38__REG_OFFSET (0x000003A4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_38__REG_ADDR (0x018203A4)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_39__REG_OFFSET (0x000003A8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_39__REG_ADDR (0x018203A8)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_40__REG_OFFSET (0x000003AC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_40__REG_ADDR (0x018203AC)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_41__REG_OFFSET (0x000003B0)
#define NEO_REGS_2__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_41__REG_ADDR (0x018203B0)

//==============================================================================
// Addresses for Address Map: pic_regs
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_REG_MAP_BASE_ADDR (0x01820400)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: CORE[0]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__REG_FILE_BASE_ADDR (0x01820400)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_ENABLE_REG_ADDR (0x01820400)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_ENABLE_REG_ADDR (0x01820404)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__INT_NUMBER_REG_ADDR (0x01820408)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_TRIGGER_REG_ADDR (0x0182040C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_STATUS_REG_ADDR (0x01820410)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_CONFIG_REG_ADDR (0x01820414)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_0__REG_ADDR (0x01820418)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_1__REG_ADDR (0x0182041C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_2__REG_ADDR (0x01820420)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_3__REG_ADDR (0x01820424)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_0__REG_ADDR (0x01820428)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_1__REG_ADDR (0x0182042C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_2__REG_ADDR (0x01820430)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_3__REG_ADDR (0x01820434)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_4__REG_ADDR (0x01820438)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_5__REG_ADDR (0x0182043C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_6__REG_ADDR (0x01820440)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_7__REG_ADDR (0x01820444)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_8__REG_ADDR (0x01820448)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_9__REG_ADDR (0x0182044C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_10__REG_ADDR (0x01820450)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_11__REG_ADDR (0x01820454)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_12__REG_ADDR (0x01820458)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_13__REG_ADDR (0x0182045C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_14__REG_ADDR (0x01820460)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_0__REG_ADDR (0x01820464)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_1__REG_ADDR (0x01820468)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_2__REG_ADDR (0x0182046C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_3__REG_ADDR (0x01820470)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_4__REG_ADDR (0x01820474)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_5__REG_ADDR (0x01820478)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_6__REG_ADDR (0x0182047C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_7__REG_ADDR (0x01820480)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_8__REG_ADDR (0x01820484)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_9__REG_ADDR (0x01820488)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_10__REG_ADDR (0x0182048C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_11__REG_ADDR (0x01820490)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_12__REG_ADDR (0x01820494)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_13__REG_ADDR (0x01820498)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_14__REG_ADDR (0x0182049C)

//==============================================================================
// Register File: CORE[1]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__REG_FILE_BASE_ADDR (0x01820500)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_ENABLE_REG_ADDR (0x01820500)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_ENABLE_REG_ADDR (0x01820504)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__INT_NUMBER_REG_ADDR (0x01820508)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_TRIGGER_REG_ADDR (0x0182050C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_STATUS_REG_ADDR (0x01820510)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_CONFIG_REG_ADDR (0x01820514)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_0__REG_ADDR (0x01820518)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_1__REG_ADDR (0x0182051C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_2__REG_ADDR (0x01820520)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_3__REG_ADDR (0x01820524)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_0__REG_ADDR (0x01820528)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_1__REG_ADDR (0x0182052C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_2__REG_ADDR (0x01820530)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_3__REG_ADDR (0x01820534)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_4__REG_ADDR (0x01820538)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_5__REG_ADDR (0x0182053C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_6__REG_ADDR (0x01820540)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_7__REG_ADDR (0x01820544)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_8__REG_ADDR (0x01820548)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_9__REG_ADDR (0x0182054C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_10__REG_ADDR (0x01820550)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_11__REG_ADDR (0x01820554)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_12__REG_ADDR (0x01820558)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_13__REG_ADDR (0x0182055C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_14__REG_ADDR (0x01820560)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_0__REG_ADDR (0x01820564)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_1__REG_ADDR (0x01820568)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_2__REG_ADDR (0x0182056C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_3__REG_ADDR (0x01820570)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_4__REG_ADDR (0x01820574)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_5__REG_ADDR (0x01820578)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_6__REG_ADDR (0x0182057C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_7__REG_ADDR (0x01820580)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_8__REG_ADDR (0x01820584)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_9__REG_ADDR (0x01820588)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_10__REG_ADDR (0x0182058C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_11__REG_ADDR (0x01820590)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_12__REG_ADDR (0x01820594)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_13__REG_ADDR (0x01820598)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_14__REG_ADDR (0x0182059C)

//==============================================================================
// Register File: CORE[2]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__REG_FILE_BASE_ADDR (0x01820600)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_ENABLE_REG_ADDR (0x01820600)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_ENABLE_REG_ADDR (0x01820604)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__INT_NUMBER_REG_ADDR (0x01820608)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_TRIGGER_REG_ADDR (0x0182060C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_STATUS_REG_ADDR (0x01820610)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_CONFIG_REG_ADDR (0x01820614)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_0__REG_ADDR (0x01820618)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_1__REG_ADDR (0x0182061C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_2__REG_ADDR (0x01820620)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_3__REG_ADDR (0x01820624)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_0__REG_ADDR (0x01820628)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_1__REG_ADDR (0x0182062C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_2__REG_ADDR (0x01820630)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_3__REG_ADDR (0x01820634)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_4__REG_ADDR (0x01820638)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_5__REG_ADDR (0x0182063C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_6__REG_ADDR (0x01820640)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_7__REG_ADDR (0x01820644)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_8__REG_ADDR (0x01820648)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_9__REG_ADDR (0x0182064C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_10__REG_ADDR (0x01820650)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_11__REG_ADDR (0x01820654)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_12__REG_ADDR (0x01820658)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_13__REG_ADDR (0x0182065C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_14__REG_ADDR (0x01820660)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_0__REG_ADDR (0x01820664)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_1__REG_ADDR (0x01820668)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_2__REG_ADDR (0x0182066C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_3__REG_ADDR (0x01820670)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_4__REG_ADDR (0x01820674)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_5__REG_ADDR (0x01820678)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_6__REG_ADDR (0x0182067C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_7__REG_ADDR (0x01820680)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_8__REG_ADDR (0x01820684)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_9__REG_ADDR (0x01820688)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_10__REG_ADDR (0x0182068C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_11__REG_ADDR (0x01820690)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_12__REG_ADDR (0x01820694)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_13__REG_ADDR (0x01820698)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_14__REG_ADDR (0x0182069C)

//==============================================================================
// Register File: CORE[3]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__REG_FILE_BASE_ADDR (0x01820700)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_ENABLE_REG_ADDR (0x01820700)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_ENABLE_REG_ADDR (0x01820704)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__INT_NUMBER_REG_ADDR (0x01820708)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_TRIGGER_REG_ADDR (0x0182070C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_STATUS_REG_ADDR (0x01820710)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_CONFIG_REG_ADDR (0x01820714)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_0__REG_ADDR (0x01820718)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_1__REG_ADDR (0x0182071C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_2__REG_ADDR (0x01820720)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_3__REG_ADDR (0x01820724)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_0__REG_ADDR (0x01820728)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_1__REG_ADDR (0x0182072C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_2__REG_ADDR (0x01820730)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_3__REG_ADDR (0x01820734)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_4__REG_ADDR (0x01820738)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_5__REG_ADDR (0x0182073C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_6__REG_ADDR (0x01820740)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_7__REG_ADDR (0x01820744)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_8__REG_ADDR (0x01820748)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_9__REG_ADDR (0x0182074C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_10__REG_ADDR (0x01820750)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_11__REG_ADDR (0x01820754)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_12__REG_ADDR (0x01820758)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_13__REG_ADDR (0x0182075C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_14__REG_ADDR (0x01820760)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_0__REG_ADDR (0x01820764)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_1__REG_ADDR (0x01820768)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_2__REG_ADDR (0x0182076C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_3__REG_ADDR (0x01820770)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_4__REG_ADDR (0x01820774)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_5__REG_ADDR (0x01820778)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_6__REG_ADDR (0x0182077C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_7__REG_ADDR (0x01820780)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_8__REG_ADDR (0x01820784)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_9__REG_ADDR (0x01820788)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_10__REG_ADDR (0x0182078C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_11__REG_ADDR (0x01820790)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_12__REG_ADDR (0x01820794)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_13__REG_ADDR (0x01820798)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_2__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_14__REG_ADDR (0x0182079C)

//==============================================================================
// Register File: l1_client
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_REG_FILE_BASE_ADDR (0x0182A000)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_REG_FILE_SIZE (0x000000E4)

#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN_CTRL_REG_OFFSET (0x00000000)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN_CTRL_REG_ADDR (0x0182A000)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MASK_REG_OFFSET (0x00000004)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MASK_REG_ADDR (0x0182A004)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MATCH_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MATCH_REG_ADDR (0x0182A008)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR4_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR4_REG_ADDR (0x0182A00C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR5_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR5_REG_ADDR (0x0182A010)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR6_REG_OFFSET (0x00000014)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR6_REG_ADDR (0x0182A014)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR7_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR7_REG_ADDR (0x0182A018)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR8_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR8_REG_ADDR (0x0182A01C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR9_REG_OFFSET (0x00000020)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR9_REG_ADDR (0x0182A020)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR10_REG_OFFSET (0x00000024)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR10_REG_ADDR (0x0182A024)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR11_REG_OFFSET (0x00000028)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR11_REG_ADDR (0x0182A028)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR12_REG_OFFSET (0x0000002C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR12_REG_ADDR (0x0182A02C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR13_REG_OFFSET (0x00000030)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR13_REG_ADDR (0x0182A030)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR14_REG_OFFSET (0x00000034)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR14_REG_ADDR (0x0182A034)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR15_REG_OFFSET (0x00000038)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR15_REG_ADDR (0x0182A038)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR16_REG_OFFSET (0x0000003C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR16_REG_ADDR (0x0182A03C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR17_REG_OFFSET (0x00000040)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR17_REG_ADDR (0x0182A040)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR18_REG_OFFSET (0x00000044)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR18_REG_ADDR (0x0182A044)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR19_REG_OFFSET (0x00000048)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR19_REG_ADDR (0x0182A048)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR20_REG_OFFSET (0x0000004C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR20_REG_ADDR (0x0182A04C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR21_REG_OFFSET (0x00000050)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR21_REG_ADDR (0x0182A050)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MASK_REG_OFFSET (0x00000054)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MASK_REG_ADDR (0x0182A054)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MATCH_REG_OFFSET (0x00000058)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MATCH_REG_ADDR (0x0182A058)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR4_REG_OFFSET (0x0000005C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR4_REG_ADDR (0x0182A05C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR5_REG_OFFSET (0x00000060)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR5_REG_ADDR (0x0182A060)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR6_REG_OFFSET (0x00000064)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR6_REG_ADDR (0x0182A064)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR7_REG_OFFSET (0x00000068)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR7_REG_ADDR (0x0182A068)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR8_REG_OFFSET (0x0000006C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR8_REG_ADDR (0x0182A06C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR9_REG_OFFSET (0x00000070)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR9_REG_ADDR (0x0182A070)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR10_REG_OFFSET (0x00000074)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR10_REG_ADDR (0x0182A074)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR11_REG_OFFSET (0x00000078)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR11_REG_ADDR (0x0182A078)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR12_REG_OFFSET (0x0000007C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR12_REG_ADDR (0x0182A07C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR13_REG_OFFSET (0x00000080)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR13_REG_ADDR (0x0182A080)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR14_REG_OFFSET (0x00000084)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR14_REG_ADDR (0x0182A084)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR15_REG_OFFSET (0x00000088)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR15_REG_ADDR (0x0182A088)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR16_REG_OFFSET (0x0000008C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR16_REG_ADDR (0x0182A08C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR17_REG_OFFSET (0x00000090)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR17_REG_ADDR (0x0182A090)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR18_REG_OFFSET (0x00000094)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR18_REG_ADDR (0x0182A094)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR19_REG_OFFSET (0x00000098)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR19_REG_ADDR (0x0182A098)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR20_REG_OFFSET (0x0000009C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR20_REG_ADDR (0x0182A09C)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR21_REG_OFFSET (0x000000A0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR21_REG_ADDR (0x0182A0A0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_IN_ORDER_MASK_REG_OFFSET (0x000000A4)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_IN_ORDER_MASK_REG_ADDR (0x0182A0A4)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_IN_ORDER_MATCH_REG_OFFSET (0x000000A8)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_IN_ORDER_MATCH_REG_ADDR (0x0182A0A8)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CTRL_REG_OFFSET (0x000000AC)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CTRL_REG_ADDR (0x0182A0AC)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CNT_REG_OFFSET (0x000000B0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CNT_REG_ADDR (0x0182A0B0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_TRISC_PORT_CTRL_REG_OFFSET (0x000000B4)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_TRISC_PORT_CTRL_REG_ADDR (0x0182A0B4)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_TRISC_PORT_STATUS_REG_OFFSET (0x000000B8)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_TRISC_PORT_STATUS_REG_ADDR (0x0182A0B8)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_0__REG_OFFSET (0x000000BC)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_0__REG_ADDR (0x0182A0BC)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_1__REG_OFFSET (0x000000C0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_1__REG_ADDR (0x0182A0C0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_0__REG_OFFSET (0x000000C4)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_0__REG_ADDR (0x0182A0C4)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_1__REG_OFFSET (0x000000C8)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_1__REG_ADDR (0x0182A0C8)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_0__REG_OFFSET (0x000000CC)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_0__REG_ADDR (0x0182A0CC)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_1__REG_OFFSET (0x000000D0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_1__REG_ADDR (0x0182A0D0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_2__REG_OFFSET (0x000000D4)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_2__REG_ADDR (0x0182A0D4)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_0__REG_OFFSET (0x000000D8)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_0__REG_ADDR (0x0182A0D8)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_1__REG_OFFSET (0x000000DC)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_1__REG_ADDR (0x0182A0DC)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_2__REG_OFFSET (0x000000E0)
#define NEO_REGS_2__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_2__REG_ADDR (0x0182A0E0)

//==============================================================================
// Addresses for Address Map: tile_counters_mirror
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_REG_MAP_BASE_ADDR (0x0182B000)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: counters[0]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__REG_FILE_BASE_ADDR (0x0182B000)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAILABLE_REG_ADDR (0x0182B008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAILABLE_REG_ADDR (0x0182B00C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__BUFFER_CAPACITY_REG_ADDR (0x0182B010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B01C)

//==============================================================================
// Register File: counters[1]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__REG_FILE_BASE_ADDR (0x0182B020)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAILABLE_REG_ADDR (0x0182B028)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAILABLE_REG_ADDR (0x0182B02C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__BUFFER_CAPACITY_REG_ADDR (0x0182B030)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B038)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B03C)

//==============================================================================
// Register File: counters[2]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__REG_FILE_BASE_ADDR (0x0182B040)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAILABLE_REG_ADDR (0x0182B048)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAILABLE_REG_ADDR (0x0182B04C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__BUFFER_CAPACITY_REG_ADDR (0x0182B050)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B058)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B05C)

//==============================================================================
// Register File: counters[3]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__REG_FILE_BASE_ADDR (0x0182B060)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAILABLE_REG_ADDR (0x0182B068)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAILABLE_REG_ADDR (0x0182B06C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__BUFFER_CAPACITY_REG_ADDR (0x0182B070)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B078)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B07C)

//==============================================================================
// Register File: counters[4]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__REG_FILE_BASE_ADDR (0x0182B080)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAILABLE_REG_ADDR (0x0182B088)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAILABLE_REG_ADDR (0x0182B08C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__BUFFER_CAPACITY_REG_ADDR (0x0182B090)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B098)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B09C)

//==============================================================================
// Register File: counters[5]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__REG_FILE_BASE_ADDR (0x0182B0A0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAILABLE_REG_ADDR (0x0182B0A8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAILABLE_REG_ADDR (0x0182B0AC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__BUFFER_CAPACITY_REG_ADDR (0x0182B0B0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B0B8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B0BC)

//==============================================================================
// Register File: counters[6]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__REG_FILE_BASE_ADDR (0x0182B0C0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAILABLE_REG_ADDR (0x0182B0C8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAILABLE_REG_ADDR (0x0182B0CC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__BUFFER_CAPACITY_REG_ADDR (0x0182B0D0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B0D8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B0DC)

//==============================================================================
// Register File: counters[7]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__REG_FILE_BASE_ADDR (0x0182B0E0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAILABLE_REG_ADDR (0x0182B0E8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAILABLE_REG_ADDR (0x0182B0EC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__BUFFER_CAPACITY_REG_ADDR (0x0182B0F0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B0F8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B0FC)

//==============================================================================
// Register File: counters[8]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__REG_FILE_BASE_ADDR (0x0182B100)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAILABLE_REG_ADDR (0x0182B108)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAILABLE_REG_ADDR (0x0182B10C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__BUFFER_CAPACITY_REG_ADDR (0x0182B110)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B118)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B11C)

//==============================================================================
// Register File: counters[9]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__REG_FILE_BASE_ADDR (0x0182B120)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAILABLE_REG_ADDR (0x0182B128)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAILABLE_REG_ADDR (0x0182B12C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__BUFFER_CAPACITY_REG_ADDR (0x0182B130)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B138)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B13C)

//==============================================================================
// Register File: counters[10]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__REG_FILE_BASE_ADDR (0x0182B140)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAILABLE_REG_ADDR (0x0182B148)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAILABLE_REG_ADDR (0x0182B14C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__BUFFER_CAPACITY_REG_ADDR (0x0182B150)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B158)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B15C)

//==============================================================================
// Register File: counters[11]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__REG_FILE_BASE_ADDR (0x0182B160)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAILABLE_REG_ADDR (0x0182B168)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAILABLE_REG_ADDR (0x0182B16C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__BUFFER_CAPACITY_REG_ADDR (0x0182B170)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B178)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B17C)

//==============================================================================
// Register File: counters[12]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__REG_FILE_BASE_ADDR (0x0182B180)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAILABLE_REG_ADDR (0x0182B188)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAILABLE_REG_ADDR (0x0182B18C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__BUFFER_CAPACITY_REG_ADDR (0x0182B190)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B198)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B19C)

//==============================================================================
// Register File: counters[13]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__REG_FILE_BASE_ADDR (0x0182B1A0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAILABLE_REG_ADDR (0x0182B1A8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAILABLE_REG_ADDR (0x0182B1AC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__BUFFER_CAPACITY_REG_ADDR (0x0182B1B0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B1B8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B1BC)

//==============================================================================
// Register File: counters[14]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__REG_FILE_BASE_ADDR (0x0182B1C0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAILABLE_REG_ADDR (0x0182B1C8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAILABLE_REG_ADDR (0x0182B1CC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__BUFFER_CAPACITY_REG_ADDR (0x0182B1D0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B1D8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B1DC)

//==============================================================================
// Register File: counters[15]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__REG_FILE_BASE_ADDR (0x0182B1E0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAILABLE_REG_ADDR (0x0182B1E8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAILABLE_REG_ADDR (0x0182B1EC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__BUFFER_CAPACITY_REG_ADDR (0x0182B1F0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B1F8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B1FC)

//==============================================================================
// Register File: counters[16]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__REG_FILE_BASE_ADDR (0x0182B200)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAILABLE_REG_ADDR (0x0182B208)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAILABLE_REG_ADDR (0x0182B20C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__BUFFER_CAPACITY_REG_ADDR (0x0182B210)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B218)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B21C)

//==============================================================================
// Register File: counters[17]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__REG_FILE_BASE_ADDR (0x0182B220)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAILABLE_REG_ADDR (0x0182B228)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAILABLE_REG_ADDR (0x0182B22C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__BUFFER_CAPACITY_REG_ADDR (0x0182B230)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B238)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B23C)

//==============================================================================
// Register File: counters[18]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__REG_FILE_BASE_ADDR (0x0182B240)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAILABLE_REG_ADDR (0x0182B248)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAILABLE_REG_ADDR (0x0182B24C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__BUFFER_CAPACITY_REG_ADDR (0x0182B250)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B258)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B25C)

//==============================================================================
// Register File: counters[19]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__REG_FILE_BASE_ADDR (0x0182B260)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAILABLE_REG_ADDR (0x0182B268)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAILABLE_REG_ADDR (0x0182B26C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__BUFFER_CAPACITY_REG_ADDR (0x0182B270)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B278)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B27C)

//==============================================================================
// Register File: counters[20]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__REG_FILE_BASE_ADDR (0x0182B280)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAILABLE_REG_ADDR (0x0182B288)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAILABLE_REG_ADDR (0x0182B28C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__BUFFER_CAPACITY_REG_ADDR (0x0182B290)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B298)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B29C)

//==============================================================================
// Register File: counters[21]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__REG_FILE_BASE_ADDR (0x0182B2A0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAILABLE_REG_ADDR (0x0182B2A8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAILABLE_REG_ADDR (0x0182B2AC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__BUFFER_CAPACITY_REG_ADDR (0x0182B2B0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B2B8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B2BC)

//==============================================================================
// Register File: counters[22]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__REG_FILE_BASE_ADDR (0x0182B2C0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAILABLE_REG_ADDR (0x0182B2C8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAILABLE_REG_ADDR (0x0182B2CC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__BUFFER_CAPACITY_REG_ADDR (0x0182B2D0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B2D8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B2DC)

//==============================================================================
// Register File: counters[23]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__REG_FILE_BASE_ADDR (0x0182B2E0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAILABLE_REG_ADDR (0x0182B2E8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAILABLE_REG_ADDR (0x0182B2EC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__BUFFER_CAPACITY_REG_ADDR (0x0182B2F0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B2F8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B2FC)

//==============================================================================
// Register File: counters[24]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__REG_FILE_BASE_ADDR (0x0182B300)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAILABLE_REG_ADDR (0x0182B308)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAILABLE_REG_ADDR (0x0182B30C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__BUFFER_CAPACITY_REG_ADDR (0x0182B310)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B318)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B31C)

//==============================================================================
// Register File: counters[25]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__REG_FILE_BASE_ADDR (0x0182B320)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAILABLE_REG_ADDR (0x0182B328)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAILABLE_REG_ADDR (0x0182B32C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__BUFFER_CAPACITY_REG_ADDR (0x0182B330)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B338)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B33C)

//==============================================================================
// Register File: counters[26]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__REG_FILE_BASE_ADDR (0x0182B340)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAILABLE_REG_ADDR (0x0182B348)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAILABLE_REG_ADDR (0x0182B34C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__BUFFER_CAPACITY_REG_ADDR (0x0182B350)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B358)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B35C)

//==============================================================================
// Register File: counters[27]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__REG_FILE_BASE_ADDR (0x0182B360)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAILABLE_REG_ADDR (0x0182B368)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAILABLE_REG_ADDR (0x0182B36C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__BUFFER_CAPACITY_REG_ADDR (0x0182B370)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B378)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B37C)

//==============================================================================
// Register File: counters[28]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__REG_FILE_BASE_ADDR (0x0182B380)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAILABLE_REG_ADDR (0x0182B388)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAILABLE_REG_ADDR (0x0182B38C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__BUFFER_CAPACITY_REG_ADDR (0x0182B390)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B398)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B39C)

//==============================================================================
// Register File: counters[29]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__REG_FILE_BASE_ADDR (0x0182B3A0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAILABLE_REG_ADDR (0x0182B3A8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAILABLE_REG_ADDR (0x0182B3AC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__BUFFER_CAPACITY_REG_ADDR (0x0182B3B0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B3B8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B3BC)

//==============================================================================
// Register File: counters[30]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__REG_FILE_BASE_ADDR (0x0182B3C0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAILABLE_REG_ADDR (0x0182B3C8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAILABLE_REG_ADDR (0x0182B3CC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__BUFFER_CAPACITY_REG_ADDR (0x0182B3D0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B3D8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B3DC)

//==============================================================================
// Register File: counters[31]
//==============================================================================

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__REG_FILE_BASE_ADDR (0x0182B3E0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAILABLE_REG_ADDR (0x0182B3E8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAILABLE_REG_ADDR (0x0182B3EC)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__BUFFER_CAPACITY_REG_ADDR (0x0182B3F0)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B3F8)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_2__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0182B3FC)

//==============================================================================
// Addresses for Address Map: neo_regs[3]
//==============================================================================

#define NEO_REGS_3__REG_MAP_BASE_ADDR (0x01830000)
#define NEO_REGS_3__REG_MAP_SIZE (0x0000B400)

//==============================================================================
// Addresses for Address Map: local_regs
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_REG_MAP_BASE_ADDR (0x01830000)
#define NEO_REGS_3__LOCAL_REGS_REG_MAP_SIZE (0x0000B400)

//==============================================================================
// Register File: debug_regs
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_REG_FILE_BASE_ADDR (0x01830000)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_REG_FILE_SIZE (0x000003B4)

#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_REG_OFFSET (0x00000000)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_REG_ADDR (0x01830000)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_REG_OFFSET (0x00000004)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_REG_ADDR (0x01830004)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_REG_ADDR (0x01830008)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_REG_ADDR (0x0183000C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_REG_ADDR (0x01830010)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_REG_OFFSET (0x00000014)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_REG_ADDR (0x01830014)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU0_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU0_REG_ADDR (0x01830018)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU1_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU1_REG_ADDR (0x0183001C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU2_REG_OFFSET (0x00000020)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_FPU2_REG_ADDR (0x01830020)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_ALL_REG_OFFSET (0x00000024)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_ALL_REG_ADDR (0x01830024)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_BUS_CTRL_REG_OFFSET (0x00000028)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_BUS_CTRL_REG_ADDR (0x01830028)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_READ_REG_OFFSET (0x0000002C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_READ_REG_ADDR (0x0183002C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_RD_DATA_REG_OFFSET (0x00000030)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_RD_DATA_REG_ADDR (0x01830030)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_EN_REG_OFFSET (0x00000034)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_EN_REG_ADDR (0x01830034)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_CMD_REG_OFFSET (0x00000038)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_CMD_REG_ADDR (0x01830038)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_STATUS_REG_OFFSET (0x0000003C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_STATUS_REG_ADDR (0x0183003C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_FEATURE_DISABLE_REG_OFFSET (0x00000040)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_FEATURE_DISABLE_REG_ADDR (0x01830040)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_DATA_REG_OFFSET (0x00000044)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_ARRAY_RD_DATA_REG_ADDR (0x01830044)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST0_REG_OFFSET (0x00000048)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST0_REG_ADDR (0x01830048)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST1_REG_OFFSET (0x0000004C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST1_REG_ADDR (0x0183004C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_RDDATA_REG_OFFSET (0x00000050)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CREG_RDDATA_REG_ADDR (0x01830050)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST2_REG_OFFSET (0x00000054)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_CTRL_HYST2_REG_ADDR (0x01830054)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_0_REG_OFFSET (0x00000058)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_0_REG_ADDR (0x01830058)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_1_REG_OFFSET (0x0000005C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_DBG_CNTL_1_REG_ADDR (0x0183005C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_0_REG_OFFSET (0x00000060)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_0_REG_ADDR (0x01830060)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_1_REG_OFFSET (0x00000064)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_DBG_STATUS_1_REG_ADDR (0x01830064)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_REG_OFFSET (0x00000068)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_REG_ADDR (0x01830068)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_REG_OFFSET (0x0000006C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_REG_ADDR (0x0183006C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_INVALID_INSTRN_REG_OFFSET (0x00000070)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_INVALID_INSTRN_REG_ADDR (0x01830070)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_REG_OFFSET (0x00000074)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_REG_ADDR (0x01830074)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_REG_OFFSET (0x00000078)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_REG_ADDR (0x01830078)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_REG_OFFSET (0x0000007C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_REG_ADDR (0x0183007C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK0_REG_OFFSET (0x00000080)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK0_REG_ADDR (0x01830080)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK1_REG_OFFSET (0x00000084)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_STOCH_RND_MASK1_REG_ADDR (0x01830084)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_STICKY_BITS_REG_OFFSET (0x00000088)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_STICKY_BITS_REG_ADDR (0x01830088)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REG_OFFSET (0x0000008C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REG_ADDR (0x0183008C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK1_REG_OFFSET (0x00000090)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK1_REG_ADDR (0x01830090)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK2_REG_OFFSET (0x00000094)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_TDMA_PACK2_REG_ADDR (0x01830094)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_REG_OFFSET (0x00000098)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_REG_ADDR (0x01830098)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_REG_OFFSET (0x0000009C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_REG_ADDR (0x0183009C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_REG_OFFSET (0x000000A0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_REG_ADDR (0x018300A0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_REG_OFFSET (0x000000A4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_REG_ADDR (0x018300A4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_REG_OFFSET (0x000000A8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_REG_ADDR (0x018300A8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_REG_OFFSET (0x000000AC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_REG_ADDR (0x018300AC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_FPU_REG_OFFSET (0x000000B0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_L_FPU_REG_ADDR (0x018300B0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_FPU_REG_OFFSET (0x000000B4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_OUT_H_FPU_REG_ADDR (0x018300B4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_0_REG_OFFSET (0x000000B8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_0_REG_ADDR (0x018300B8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_1_REG_OFFSET (0x000000BC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_SOFT_RESET_1_REG_ADDR (0x018300BC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WATCHDOG_TIMER_REG_OFFSET (0x000000C0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WATCHDOG_TIMER_REG_ADDR (0x018300C0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WDT_CNTL_REG_OFFSET (0x000000C4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WDT_CNTL_REG_ADDR (0x018300C4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WDT_STATUS_REG_OFFSET (0x000000C8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WDT_STATUS_REG_ADDR (0x018300C8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_0_REG_OFFSET (0x000000CC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_0_REG_ADDR (0x018300CC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_REG_OFFSET (0x000000D0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_REG_ADDR (0x018300D0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_AT_REG_OFFSET (0x000000D4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_WALL_CLOCK_1_AT_REG_ADDR (0x018300D4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CMD_REG_OFFSET (0x000000D8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CMD_REG_ADDR (0x018300D8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_REG_OFFSET (0x000000DC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_REG_ADDR (0x018300DC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_REG_OFFSET (0x000000E0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_REG_ADDR (0x018300E0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_REG_OFFSET (0x000000E4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_REG_ADDR (0x018300E4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_REG_OFFSET (0x000000E8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_REG_ADDR (0x018300E8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_REG_OFFSET (0x000000EC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_REG_ADDR (0x018300EC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_REG_OFFSET (0x000000F0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_REG_ADDR (0x018300F0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_MUX_CTRL_REG_OFFSET (0x000000F4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_PERF_CNT_MUX_CTRL_REG_ADDR (0x018300F4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_LFSR_HIT_MASK_REG_OFFSET (0x000000F8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_LFSR_HIT_MASK_REG_ADDR (0x018300F8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DISABLE_RESET_REG_OFFSET (0x000000FC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DISABLE_RESET_REG_ADDR (0x018300FC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_RESET_PC_REG_OFFSET (0x00000100)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_RESET_PC_REG_ADDR (0x01830100)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_RESET_PC_REG_OFFSET (0x00000104)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_RESET_PC_REG_ADDR (0x01830104)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_RESET_PC_REG_OFFSET (0x00000108)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_RESET_PC_REG_ADDR (0x01830108)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_RESET_PC_REG_OFFSET (0x0000010C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_RESET_PC_REG_ADDR (0x0183010C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_REG_OFFSET (0x00000110)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_REG_ADDR (0x01830110)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DEST_CG_CTRL_REG_OFFSET (0x00000114)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DEST_CG_CTRL_REG_ADDR (0x01830114)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_CTRL_EN_REG_OFFSET (0x00000118)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_CTRL_EN_REG_ADDR (0x01830118)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_KICK_REG_OFFSET (0x0000011C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CG_KICK_REG_ADDR (0x0183011C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_REG_OFFSET (0x00000120)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_REG_ADDR (0x01830120)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_CNT_EN_REG_OFFSET (0x00000124)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_IBUFFER_CNT_EN_REG_ADDR (0x01830124)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_REG_OFFSET (0x00000128)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_REG_ADDR (0x01830128)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_REG_OFFSET (0x0000012C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_REG_ADDR (0x0183012C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_0__REG_OFFSET (0x00000130)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_0__REG_ADDR (0x01830130)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_1__REG_OFFSET (0x00000134)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_1__REG_ADDR (0x01830134)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_2__REG_OFFSET (0x00000138)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_2__REG_ADDR (0x01830138)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_3__REG_OFFSET (0x0000013C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_3__REG_ADDR (0x0183013C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_SELECT_REG_OFFSET (0x00000140)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC0_BAR_SELECT_REG_ADDR (0x01830140)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_0__REG_OFFSET (0x00000144)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_0__REG_ADDR (0x01830144)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_1__REG_OFFSET (0x00000148)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_1__REG_ADDR (0x01830148)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_2__REG_OFFSET (0x0000014C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_2__REG_ADDR (0x0183014C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_3__REG_OFFSET (0x00000150)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_3__REG_ADDR (0x01830150)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_SELECT_REG_OFFSET (0x00000154)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC1_BAR_SELECT_REG_ADDR (0x01830154)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_0__REG_OFFSET (0x00000158)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_0__REG_ADDR (0x01830158)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_1__REG_OFFSET (0x0000015C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_1__REG_ADDR (0x0183015C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_2__REG_OFFSET (0x00000160)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_2__REG_ADDR (0x01830160)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_3__REG_OFFSET (0x00000164)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_3__REG_ADDR (0x01830164)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_SELECT_REG_OFFSET (0x00000168)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC2_BAR_SELECT_REG_ADDR (0x01830168)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_0__REG_OFFSET (0x0000016C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_0__REG_ADDR (0x0183016C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_1__REG_OFFSET (0x00000170)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_1__REG_ADDR (0x01830170)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_2__REG_OFFSET (0x00000174)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_2__REG_ADDR (0x01830174)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_3__REG_OFFSET (0x00000178)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_3__REG_ADDR (0x01830178)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_SELECT_REG_OFFSET (0x0000017C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC3_BAR_SELECT_REG_ADDR (0x0183017C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_0__REG_OFFSET (0x00000180)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_0__REG_ADDR (0x01830180)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_1__REG_OFFSET (0x00000184)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_1__REG_ADDR (0x01830184)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_2__REG_OFFSET (0x00000188)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_2__REG_ADDR (0x01830188)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_3__REG_OFFSET (0x0000018C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_3__REG_ADDR (0x0183018C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_4__REG_OFFSET (0x00000190)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_4__REG_ADDR (0x01830190)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_5__REG_OFFSET (0x00000194)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_5__REG_ADDR (0x01830194)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_6__REG_OFFSET (0x00000198)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_6__REG_ADDR (0x01830198)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_7__REG_OFFSET (0x0000019C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_7__REG_ADDR (0x0183019C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_8__REG_OFFSET (0x000001A0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_8__REG_ADDR (0x018301A0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_9__REG_OFFSET (0x000001A4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_9__REG_ADDR (0x018301A4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_10__REG_OFFSET (0x000001A8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_10__REG_ADDR (0x018301A8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_11__REG_OFFSET (0x000001AC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_11__REG_ADDR (0x018301AC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_12__REG_OFFSET (0x000001B0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_12__REG_ADDR (0x018301B0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_13__REG_OFFSET (0x000001B4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_13__REG_ADDR (0x018301B4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_14__REG_OFFSET (0x000001B8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_14__REG_ADDR (0x018301B8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_15__REG_OFFSET (0x000001BC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_MAILBOX_15__REG_ADDR (0x018301BC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_HALT_CLR_REG_OFFSET (0x000001C0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_HALT_CLR_REG_ADDR (0x018301C0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_ADDR_REG_OFFSET (0x000001C4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_ADDR_REG_ADDR (0x018301C4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_REG_OFFSET (0x000001C8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_MOV2D_REG_ADDR (0x018301C8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_0__REG_OFFSET (0x000001CC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_0__REG_ADDR (0x018301CC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_1__REG_OFFSET (0x000001D0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_1__REG_ADDR (0x018301D0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_2__REG_OFFSET (0x000001D4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_2__REG_ADDR (0x018301D4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_3__REG_OFFSET (0x000001D8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_3__REG_ADDR (0x018301D8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_4__REG_OFFSET (0x000001DC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_4__REG_ADDR (0x018301DC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_5__REG_OFFSET (0x000001E0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_5__REG_ADDR (0x018301E0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_6__REG_OFFSET (0x000001E4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_6__REG_ADDR (0x018301E4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_7__REG_OFFSET (0x000001E8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_7__REG_ADDR (0x018301E8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_8__REG_OFFSET (0x000001EC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_8__REG_ADDR (0x018301EC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_9__REG_OFFSET (0x000001F0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_9__REG_ADDR (0x018301F0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_10__REG_OFFSET (0x000001F4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_10__REG_ADDR (0x018301F4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_11__REG_OFFSET (0x000001F8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_11__REG_ADDR (0x018301F8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_12__REG_OFFSET (0x000001FC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_12__REG_ADDR (0x018301FC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_13__REG_OFFSET (0x00000200)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_13__REG_ADDR (0x01830200)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_14__REG_OFFSET (0x00000204)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_14__REG_ADDR (0x01830204)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_15__REG_OFFSET (0x00000208)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_15__REG_ADDR (0x01830208)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_16__REG_OFFSET (0x0000020C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_16__REG_ADDR (0x0183020C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_17__REG_OFFSET (0x00000210)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_17__REG_ADDR (0x01830210)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_18__REG_OFFSET (0x00000214)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_18__REG_ADDR (0x01830214)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_19__REG_OFFSET (0x00000218)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_19__REG_ADDR (0x01830218)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_20__REG_OFFSET (0x0000021C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_20__REG_ADDR (0x0183021C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_21__REG_OFFSET (0x00000220)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_21__REG_ADDR (0x01830220)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_22__REG_OFFSET (0x00000224)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_22__REG_ADDR (0x01830224)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_23__REG_OFFSET (0x00000228)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_23__REG_ADDR (0x01830228)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_24__REG_OFFSET (0x0000022C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_24__REG_ADDR (0x0183022C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_25__REG_OFFSET (0x00000230)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_25__REG_ADDR (0x01830230)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_26__REG_OFFSET (0x00000234)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_26__REG_ADDR (0x01830234)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_27__REG_OFFSET (0x00000238)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_27__REG_ADDR (0x01830238)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_28__REG_OFFSET (0x0000023C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_28__REG_ADDR (0x0183023C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_29__REG_OFFSET (0x00000240)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_29__REG_ADDR (0x01830240)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_30__REG_OFFSET (0x00000244)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_30__REG_ADDR (0x01830244)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_31__REG_OFFSET (0x00000248)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TEMP_REGS_31__REG_ADDR (0x01830248)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_REG_OFFSET (0x0000024C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_REG_ADDR (0x0183024C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_REG_OFFSET (0x00000250)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_REG_ADDR (0x01830250)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_REG_OFFSET (0x00000254)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_REG_ADDR (0x01830254)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISCV_IC_INVALIDATE_REG_OFFSET (0x00000258)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISCV_IC_INVALIDATE_REG_ADDR (0x01830258)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_0__REG_OFFSET (0x0000025C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_0__REG_ADDR (0x0183025C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_1__REG_OFFSET (0x00000260)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_1__REG_ADDR (0x01830260)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_2__REG_OFFSET (0x00000264)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_2__REG_ADDR (0x01830264)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_3__REG_OFFSET (0x00000268)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_END_PC_3__REG_ADDR (0x01830268)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_PREFETCH_CTRL_REG_OFFSET (0x0000026C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_PREFETCH_CTRL_REG_ADDR (0x0183026C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_REG_OFFSET (0x00000270)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_REG_ADDR (0x01830270)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CHICKEN_BITS_REG_OFFSET (0x00000274)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CHICKEN_BITS_REG_ADDR (0x01830274)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_0__REG_OFFSET (0x00000278)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_0__REG_ADDR (0x01830278)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_1__REG_OFFSET (0x0000027C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_1__REG_ADDR (0x0183027C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_2__REG_OFFSET (0x00000280)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_2__REG_ADDR (0x01830280)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_3__REG_OFFSET (0x00000284)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_TRISC_SYNC_3__REG_ADDR (0x01830284)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_0__REG_OFFSET (0x00000288)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_0__REG_ADDR (0x01830288)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_1__REG_OFFSET (0x0000028C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_1__REG_ADDR (0x0183028C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_2__REG_OFFSET (0x00000290)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_2__REG_ADDR (0x01830290)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_3__REG_OFFSET (0x00000294)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TENSIX_CSR_CONFIG_3__REG_ADDR (0x01830294)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_REG_OFFSET (0x00000298)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_REG_ADDR (0x01830298)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_MISC_CTRL_REG_OFFSET (0x0000029C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_POWER_RAMP_MISC_CTRL_REG_ADDR (0x0183029C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL0_REG_OFFSET (0x000002A0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL0_REG_ADDR (0x018302A0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL1_REG_OFFSET (0x000002A4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_BALLASTING_CTRL1_REG_ADDR (0x018302A4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_REG_OFFSET (0x000002A8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_REG_ADDR (0x018302A8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_REG_OFFSET (0x000002AC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_REG_ADDR (0x018302AC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ERR_MASK_REG_OFFSET (0x000002B0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ERR_MASK_REG_ADDR (0x018302B0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ERR_DATA_REG_OFFSET (0x000002B4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ERR_DATA_REG_ADDR (0x018302B4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_FPU_SAFETY_REG_OFFSET (0x000002B8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_FPU_SAFETY_REG_ADDR (0x018302B8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_SFPU_SAFETY_REG_OFFSET (0x000002BC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_SFPU_SAFETY_REG_ADDR (0x018302BC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CFG_WATCHPOINT_STATUS_REG_OFFSET (0x000002C0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_CFG_WATCHPOINT_STATUS_REG_ADDR (0x018302C0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DROOP_MASK_REG_OFFSET (0x000002C4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_DROOP_MASK_REG_ADDR (0x018302C4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_REG_OFFSET (0x000002C8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_REG_ADDR (0x018302C8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_0__REG_OFFSET (0x000002CC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_0__REG_ADDR (0x018302CC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_1__REG_OFFSET (0x000002D0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_1__REG_ADDR (0x018302D0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_2__REG_OFFSET (0x000002D4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_2__REG_ADDR (0x018302D4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_3__REG_OFFSET (0x000002D8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_3__REG_ADDR (0x018302D8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_4__REG_OFFSET (0x000002DC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_4__REG_ADDR (0x018302DC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_5__REG_OFFSET (0x000002E0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_5__REG_ADDR (0x018302E0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_6__REG_OFFSET (0x000002E4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_6__REG_ADDR (0x018302E4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_7__REG_OFFSET (0x000002E8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_START_ADDR_7__REG_ADDR (0x018302E8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_0__REG_OFFSET (0x000002EC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_0__REG_ADDR (0x018302EC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_1__REG_OFFSET (0x000002F0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_1__REG_ADDR (0x018302F0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_2__REG_OFFSET (0x000002F4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_2__REG_ADDR (0x018302F4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_3__REG_OFFSET (0x000002F8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_3__REG_ADDR (0x018302F8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_4__REG_OFFSET (0x000002FC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_4__REG_ADDR (0x018302FC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_5__REG_OFFSET (0x00000300)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_5__REG_ADDR (0x01830300)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_6__REG_OFFSET (0x00000304)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_6__REG_ADDR (0x01830304)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_7__REG_OFFSET (0x00000308)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_TRISC_L1_END_ADDR_7__REG_ADDR (0x01830308)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_0__REG_OFFSET (0x0000030C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_0__REG_ADDR (0x0183030C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_1__REG_OFFSET (0x00000310)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_1__REG_ADDR (0x01830310)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_2__REG_OFFSET (0x00000314)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_2__REG_ADDR (0x01830314)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_3__REG_OFFSET (0x00000318)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_3__REG_ADDR (0x01830318)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_4__REG_OFFSET (0x0000031C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_4__REG_ADDR (0x0183031C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_5__REG_OFFSET (0x00000320)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_5__REG_ADDR (0x01830320)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_6__REG_OFFSET (0x00000324)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_6__REG_ADDR (0x01830324)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_7__REG_OFFSET (0x00000328)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_7__REG_ADDR (0x01830328)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_8__REG_OFFSET (0x0000032C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_8__REG_ADDR (0x0183032C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_9__REG_OFFSET (0x00000330)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_9__REG_ADDR (0x01830330)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_10__REG_OFFSET (0x00000334)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_10__REG_ADDR (0x01830334)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_11__REG_OFFSET (0x00000338)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_11__REG_ADDR (0x01830338)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_12__REG_OFFSET (0x0000033C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_12__REG_ADDR (0x0183033C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_13__REG_OFFSET (0x00000340)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_13__REG_ADDR (0x01830340)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_14__REG_OFFSET (0x00000344)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_14__REG_ADDR (0x01830344)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_15__REG_OFFSET (0x00000348)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_15__REG_ADDR (0x01830348)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_16__REG_OFFSET (0x0000034C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_16__REG_ADDR (0x0183034C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_17__REG_OFFSET (0x00000350)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_17__REG_ADDR (0x01830350)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_18__REG_OFFSET (0x00000354)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_18__REG_ADDR (0x01830354)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_19__REG_OFFSET (0x00000358)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_19__REG_ADDR (0x01830358)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_20__REG_OFFSET (0x0000035C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_20__REG_ADDR (0x0183035C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_21__REG_OFFSET (0x00000360)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_21__REG_ADDR (0x01830360)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_22__REG_OFFSET (0x00000364)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_22__REG_ADDR (0x01830364)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_23__REG_OFFSET (0x00000368)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_23__REG_ADDR (0x01830368)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_24__REG_OFFSET (0x0000036C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_24__REG_ADDR (0x0183036C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_25__REG_OFFSET (0x00000370)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_25__REG_ADDR (0x01830370)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_26__REG_OFFSET (0x00000374)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_26__REG_ADDR (0x01830374)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_27__REG_OFFSET (0x00000378)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_27__REG_ADDR (0x01830378)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_28__REG_OFFSET (0x0000037C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_28__REG_ADDR (0x0183037C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_29__REG_OFFSET (0x00000380)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_29__REG_ADDR (0x01830380)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_30__REG_OFFSET (0x00000384)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_30__REG_ADDR (0x01830384)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_31__REG_OFFSET (0x00000388)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_31__REG_ADDR (0x01830388)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_32__REG_OFFSET (0x0000038C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_32__REG_ADDR (0x0183038C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_33__REG_OFFSET (0x00000390)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_33__REG_ADDR (0x01830390)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_34__REG_OFFSET (0x00000394)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_34__REG_ADDR (0x01830394)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_35__REG_OFFSET (0x00000398)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_35__REG_ADDR (0x01830398)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_36__REG_OFFSET (0x0000039C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_36__REG_ADDR (0x0183039C)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_37__REG_OFFSET (0x000003A0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_37__REG_ADDR (0x018303A0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_38__REG_OFFSET (0x000003A4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_38__REG_ADDR (0x018303A4)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_39__REG_OFFSET (0x000003A8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_39__REG_ADDR (0x018303A8)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_40__REG_OFFSET (0x000003AC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_40__REG_ADDR (0x018303AC)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_41__REG_OFFSET (0x000003B0)
#define NEO_REGS_3__LOCAL_REGS_DEBUG_REGS_ADDR_COUNTER_DEBUG_41__REG_ADDR (0x018303B0)

//==============================================================================
// Addresses for Address Map: pic_regs
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_REG_MAP_BASE_ADDR (0x01830400)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: CORE[0]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__REG_FILE_BASE_ADDR (0x01830400)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_ENABLE_REG_ADDR (0x01830400)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_ENABLE_REG_ADDR (0x01830404)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__INT_NUMBER_REG_ADDR (0x01830408)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_INT_TRIGGER_REG_ADDR (0x0183040C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_STATUS_REG_ADDR (0x01830410)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_INT_CONFIG_REG_ADDR (0x01830414)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_0__REG_ADDR (0x01830418)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_1__REG_ADDR (0x0183041C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_2__REG_ADDR (0x01830420)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__SW_IVT_3__REG_ADDR (0x01830424)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_0__REG_ADDR (0x01830428)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_1__REG_ADDR (0x0183042C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_2__REG_ADDR (0x01830430)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_3__REG_ADDR (0x01830434)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_4__REG_ADDR (0x01830438)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_5__REG_ADDR (0x0183043C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_6__REG_ADDR (0x01830440)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_7__REG_ADDR (0x01830444)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_8__REG_ADDR (0x01830448)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_9__REG_ADDR (0x0183044C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_10__REG_ADDR (0x01830450)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_11__REG_ADDR (0x01830454)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_12__REG_ADDR (0x01830458)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_13__REG_ADDR (0x0183045C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__HW_IVT_14__REG_ADDR (0x01830460)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_0__REG_ADDR (0x01830464)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_1__REG_ADDR (0x01830468)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_2__REG_ADDR (0x0183046C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_3__REG_ADDR (0x01830470)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_4__REG_ADDR (0x01830474)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_5__REG_ADDR (0x01830478)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_6__REG_ADDR (0x0183047C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_7__REG_ADDR (0x01830480)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_8__REG_ADDR (0x01830484)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_9__REG_ADDR (0x01830488)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_10__REG_ADDR (0x0183048C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_11__REG_ADDR (0x01830490)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_12__REG_ADDR (0x01830494)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_13__REG_ADDR (0x01830498)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_0__EXTRA_14__REG_ADDR (0x0183049C)

//==============================================================================
// Register File: CORE[1]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__REG_FILE_BASE_ADDR (0x01830500)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_ENABLE_REG_ADDR (0x01830500)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_ENABLE_REG_ADDR (0x01830504)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__INT_NUMBER_REG_ADDR (0x01830508)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_INT_TRIGGER_REG_ADDR (0x0183050C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_STATUS_REG_ADDR (0x01830510)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_INT_CONFIG_REG_ADDR (0x01830514)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_0__REG_ADDR (0x01830518)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_1__REG_ADDR (0x0183051C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_2__REG_ADDR (0x01830520)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__SW_IVT_3__REG_ADDR (0x01830524)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_0__REG_ADDR (0x01830528)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_1__REG_ADDR (0x0183052C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_2__REG_ADDR (0x01830530)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_3__REG_ADDR (0x01830534)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_4__REG_ADDR (0x01830538)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_5__REG_ADDR (0x0183053C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_6__REG_ADDR (0x01830540)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_7__REG_ADDR (0x01830544)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_8__REG_ADDR (0x01830548)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_9__REG_ADDR (0x0183054C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_10__REG_ADDR (0x01830550)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_11__REG_ADDR (0x01830554)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_12__REG_ADDR (0x01830558)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_13__REG_ADDR (0x0183055C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__HW_IVT_14__REG_ADDR (0x01830560)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_0__REG_ADDR (0x01830564)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_1__REG_ADDR (0x01830568)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_2__REG_ADDR (0x0183056C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_3__REG_ADDR (0x01830570)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_4__REG_ADDR (0x01830574)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_5__REG_ADDR (0x01830578)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_6__REG_ADDR (0x0183057C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_7__REG_ADDR (0x01830580)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_8__REG_ADDR (0x01830584)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_9__REG_ADDR (0x01830588)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_10__REG_ADDR (0x0183058C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_11__REG_ADDR (0x01830590)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_12__REG_ADDR (0x01830594)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_13__REG_ADDR (0x01830598)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_1__EXTRA_14__REG_ADDR (0x0183059C)

//==============================================================================
// Register File: CORE[2]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__REG_FILE_BASE_ADDR (0x01830600)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_ENABLE_REG_ADDR (0x01830600)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_ENABLE_REG_ADDR (0x01830604)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__INT_NUMBER_REG_ADDR (0x01830608)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_INT_TRIGGER_REG_ADDR (0x0183060C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_STATUS_REG_ADDR (0x01830610)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_INT_CONFIG_REG_ADDR (0x01830614)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_0__REG_ADDR (0x01830618)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_1__REG_ADDR (0x0183061C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_2__REG_ADDR (0x01830620)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__SW_IVT_3__REG_ADDR (0x01830624)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_0__REG_ADDR (0x01830628)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_1__REG_ADDR (0x0183062C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_2__REG_ADDR (0x01830630)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_3__REG_ADDR (0x01830634)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_4__REG_ADDR (0x01830638)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_5__REG_ADDR (0x0183063C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_6__REG_ADDR (0x01830640)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_7__REG_ADDR (0x01830644)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_8__REG_ADDR (0x01830648)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_9__REG_ADDR (0x0183064C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_10__REG_ADDR (0x01830650)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_11__REG_ADDR (0x01830654)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_12__REG_ADDR (0x01830658)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_13__REG_ADDR (0x0183065C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__HW_IVT_14__REG_ADDR (0x01830660)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_0__REG_ADDR (0x01830664)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_1__REG_ADDR (0x01830668)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_2__REG_ADDR (0x0183066C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_3__REG_ADDR (0x01830670)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_4__REG_ADDR (0x01830674)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_5__REG_ADDR (0x01830678)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_6__REG_ADDR (0x0183067C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_7__REG_ADDR (0x01830680)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_8__REG_ADDR (0x01830684)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_9__REG_ADDR (0x01830688)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_10__REG_ADDR (0x0183068C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_11__REG_ADDR (0x01830690)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_12__REG_ADDR (0x01830694)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_13__REG_ADDR (0x01830698)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_2__EXTRA_14__REG_ADDR (0x0183069C)

//==============================================================================
// Register File: CORE[3]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__REG_FILE_BASE_ADDR (0x01830700)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__REG_FILE_SIZE (0x000000A0)

#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_ENABLE_REG_OFFSET (0x00000000)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_ENABLE_REG_ADDR (0x01830700)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_ENABLE_REG_OFFSET (0x00000004)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_ENABLE_REG_ADDR (0x01830704)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__INT_NUMBER_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__INT_NUMBER_REG_ADDR (0x01830708)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_TRIGGER_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_INT_TRIGGER_REG_ADDR (0x0183070C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_STATUS_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_STATUS_REG_ADDR (0x01830710)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_CONFIG_REG_OFFSET (0x00000014)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_INT_CONFIG_REG_ADDR (0x01830714)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_0__REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_0__REG_ADDR (0x01830718)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_1__REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_1__REG_ADDR (0x0183071C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_2__REG_OFFSET (0x00000020)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_2__REG_ADDR (0x01830720)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_3__REG_OFFSET (0x00000024)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__SW_IVT_3__REG_ADDR (0x01830724)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_0__REG_OFFSET (0x00000028)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_0__REG_ADDR (0x01830728)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_1__REG_OFFSET (0x0000002C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_1__REG_ADDR (0x0183072C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_2__REG_OFFSET (0x00000030)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_2__REG_ADDR (0x01830730)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_3__REG_OFFSET (0x00000034)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_3__REG_ADDR (0x01830734)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_4__REG_OFFSET (0x00000038)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_4__REG_ADDR (0x01830738)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_5__REG_OFFSET (0x0000003C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_5__REG_ADDR (0x0183073C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_6__REG_OFFSET (0x00000040)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_6__REG_ADDR (0x01830740)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_7__REG_OFFSET (0x00000044)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_7__REG_ADDR (0x01830744)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_8__REG_OFFSET (0x00000048)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_8__REG_ADDR (0x01830748)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_9__REG_OFFSET (0x0000004C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_9__REG_ADDR (0x0183074C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_10__REG_OFFSET (0x00000050)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_10__REG_ADDR (0x01830750)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_11__REG_OFFSET (0x00000054)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_11__REG_ADDR (0x01830754)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_12__REG_OFFSET (0x00000058)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_12__REG_ADDR (0x01830758)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_13__REG_OFFSET (0x0000005C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_13__REG_ADDR (0x0183075C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_14__REG_OFFSET (0x00000060)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__HW_IVT_14__REG_ADDR (0x01830760)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_0__REG_OFFSET (0x00000064)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_0__REG_ADDR (0x01830764)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_1__REG_OFFSET (0x00000068)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_1__REG_ADDR (0x01830768)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_2__REG_OFFSET (0x0000006C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_2__REG_ADDR (0x0183076C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_3__REG_OFFSET (0x00000070)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_3__REG_ADDR (0x01830770)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_4__REG_OFFSET (0x00000074)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_4__REG_ADDR (0x01830774)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_5__REG_OFFSET (0x00000078)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_5__REG_ADDR (0x01830778)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_6__REG_OFFSET (0x0000007C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_6__REG_ADDR (0x0183077C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_7__REG_OFFSET (0x00000080)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_7__REG_ADDR (0x01830780)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_8__REG_OFFSET (0x00000084)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_8__REG_ADDR (0x01830784)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_9__REG_OFFSET (0x00000088)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_9__REG_ADDR (0x01830788)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_10__REG_OFFSET (0x0000008C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_10__REG_ADDR (0x0183078C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_11__REG_OFFSET (0x00000090)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_11__REG_ADDR (0x01830790)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_12__REG_OFFSET (0x00000094)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_12__REG_ADDR (0x01830794)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_13__REG_OFFSET (0x00000098)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_13__REG_ADDR (0x01830798)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_14__REG_OFFSET (0x0000009C)
#define NEO_REGS_3__LOCAL_REGS_PIC_REGS_CORE_3__EXTRA_14__REG_ADDR (0x0183079C)

//==============================================================================
// Register File: l1_client
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_REG_FILE_BASE_ADDR (0x0183A000)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_REG_FILE_SIZE (0x000000E4)

#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN_CTRL_REG_OFFSET (0x00000000)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN_CTRL_REG_ADDR (0x0183A000)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MASK_REG_OFFSET (0x00000004)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MASK_REG_ADDR (0x0183A004)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MATCH_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_MATCH_REG_ADDR (0x0183A008)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR4_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR4_REG_ADDR (0x0183A00C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR5_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR5_REG_ADDR (0x0183A010)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR6_REG_OFFSET (0x00000014)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR6_REG_ADDR (0x0183A014)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR7_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR7_REG_ADDR (0x0183A018)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR8_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR8_REG_ADDR (0x0183A01C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR9_REG_OFFSET (0x00000020)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR9_REG_ADDR (0x0183A020)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR10_REG_OFFSET (0x00000024)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR10_REG_ADDR (0x0183A024)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR11_REG_OFFSET (0x00000028)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR11_REG_ADDR (0x0183A028)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR12_REG_OFFSET (0x0000002C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR12_REG_ADDR (0x0183A02C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR13_REG_OFFSET (0x00000030)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR13_REG_ADDR (0x0183A030)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR14_REG_OFFSET (0x00000034)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR14_REG_ADDR (0x0183A034)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR15_REG_OFFSET (0x00000038)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR15_REG_ADDR (0x0183A038)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR16_REG_OFFSET (0x0000003C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR16_REG_ADDR (0x0183A03C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR17_REG_OFFSET (0x00000040)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR17_REG_ADDR (0x0183A040)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR18_REG_OFFSET (0x00000044)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR18_REG_ADDR (0x0183A044)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR19_REG_OFFSET (0x00000048)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR19_REG_ADDR (0x0183A048)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR20_REG_OFFSET (0x0000004C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR20_REG_ADDR (0x0183A04C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR21_REG_OFFSET (0x00000050)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN0_ADDR21_REG_ADDR (0x0183A050)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MASK_REG_OFFSET (0x00000054)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MASK_REG_ADDR (0x0183A054)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MATCH_REG_OFFSET (0x00000058)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_MATCH_REG_ADDR (0x0183A058)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR4_REG_OFFSET (0x0000005C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR4_REG_ADDR (0x0183A05C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR5_REG_OFFSET (0x00000060)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR5_REG_ADDR (0x0183A060)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR6_REG_OFFSET (0x00000064)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR6_REG_ADDR (0x0183A064)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR7_REG_OFFSET (0x00000068)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR7_REG_ADDR (0x0183A068)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR8_REG_OFFSET (0x0000006C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR8_REG_ADDR (0x0183A06C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR9_REG_OFFSET (0x00000070)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR9_REG_ADDR (0x0183A070)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR10_REG_OFFSET (0x00000074)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR10_REG_ADDR (0x0183A074)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR11_REG_OFFSET (0x00000078)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR11_REG_ADDR (0x0183A078)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR12_REG_OFFSET (0x0000007C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR12_REG_ADDR (0x0183A07C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR13_REG_OFFSET (0x00000080)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR13_REG_ADDR (0x0183A080)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR14_REG_OFFSET (0x00000084)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR14_REG_ADDR (0x0183A084)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR15_REG_OFFSET (0x00000088)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR15_REG_ADDR (0x0183A088)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR16_REG_OFFSET (0x0000008C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR16_REG_ADDR (0x0183A08C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR17_REG_OFFSET (0x00000090)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR17_REG_ADDR (0x0183A090)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR18_REG_OFFSET (0x00000094)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR18_REG_ADDR (0x0183A094)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR19_REG_OFFSET (0x00000098)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR19_REG_ADDR (0x0183A098)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR20_REG_OFFSET (0x0000009C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR20_REG_ADDR (0x0183A09C)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR21_REG_OFFSET (0x000000A0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_HASH_FN1_ADDR21_REG_ADDR (0x0183A0A0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_IN_ORDER_MASK_REG_OFFSET (0x000000A4)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_IN_ORDER_MASK_REG_ADDR (0x0183A0A4)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_IN_ORDER_MATCH_REG_OFFSET (0x000000A8)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_IN_ORDER_MATCH_REG_ADDR (0x0183A0A8)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CTRL_REG_OFFSET (0x000000AC)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CTRL_REG_ADDR (0x0183A0AC)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CNT_REG_OFFSET (0x000000B0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_GROUP_PERF_CNT_REG_ADDR (0x0183A0B0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_TRISC_PORT_CTRL_REG_OFFSET (0x000000B4)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_TRISC_PORT_CTRL_REG_ADDR (0x0183A0B4)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_TRISC_PORT_STATUS_REG_OFFSET (0x000000B8)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_TRISC_PORT_STATUS_REG_ADDR (0x0183A0B8)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_0__REG_OFFSET (0x000000BC)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_0__REG_ADDR (0x0183A0BC)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_1__REG_OFFSET (0x000000C0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_PACK_PORT_CTRL_1__REG_ADDR (0x0183A0C0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_0__REG_OFFSET (0x000000C4)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_0__REG_ADDR (0x0183A0C4)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_1__REG_OFFSET (0x000000C8)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_PACK_PORT_STATUS_1__REG_ADDR (0x0183A0C8)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_0__REG_OFFSET (0x000000CC)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_0__REG_ADDR (0x0183A0CC)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_1__REG_OFFSET (0x000000D0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_1__REG_ADDR (0x0183A0D0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_2__REG_OFFSET (0x000000D4)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_CTRL_2__REG_ADDR (0x0183A0D4)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_0__REG_OFFSET (0x000000D8)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_0__REG_ADDR (0x0183A0D8)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_1__REG_OFFSET (0x000000DC)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_1__REG_ADDR (0x0183A0DC)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_2__REG_OFFSET (0x000000E0)
#define NEO_REGS_3__LOCAL_REGS_L1_CLIENT_UNPACK_PORT_STATUS_2__REG_ADDR (0x0183A0E0)

//==============================================================================
// Addresses for Address Map: tile_counters_mirror
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_REG_MAP_BASE_ADDR (0x0183B000)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_REG_MAP_SIZE (0x00000400)

//==============================================================================
// Register File: counters[0]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__REG_FILE_BASE_ADDR (0x0183B000)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAILABLE_REG_ADDR (0x0183B008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAILABLE_REG_ADDR (0x0183B00C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__BUFFER_CAPACITY_REG_ADDR (0x0183B010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_0__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B01C)

//==============================================================================
// Register File: counters[1]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__REG_FILE_BASE_ADDR (0x0183B020)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAILABLE_REG_ADDR (0x0183B028)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAILABLE_REG_ADDR (0x0183B02C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__BUFFER_CAPACITY_REG_ADDR (0x0183B030)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B038)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_1__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B03C)

//==============================================================================
// Register File: counters[2]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__REG_FILE_BASE_ADDR (0x0183B040)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAILABLE_REG_ADDR (0x0183B048)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAILABLE_REG_ADDR (0x0183B04C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__BUFFER_CAPACITY_REG_ADDR (0x0183B050)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B058)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_2__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B05C)

//==============================================================================
// Register File: counters[3]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__REG_FILE_BASE_ADDR (0x0183B060)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAILABLE_REG_ADDR (0x0183B068)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAILABLE_REG_ADDR (0x0183B06C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__BUFFER_CAPACITY_REG_ADDR (0x0183B070)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B078)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_3__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B07C)

//==============================================================================
// Register File: counters[4]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__REG_FILE_BASE_ADDR (0x0183B080)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAILABLE_REG_ADDR (0x0183B088)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAILABLE_REG_ADDR (0x0183B08C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__BUFFER_CAPACITY_REG_ADDR (0x0183B090)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B098)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_4__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B09C)

//==============================================================================
// Register File: counters[5]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__REG_FILE_BASE_ADDR (0x0183B0A0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAILABLE_REG_ADDR (0x0183B0A8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAILABLE_REG_ADDR (0x0183B0AC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__BUFFER_CAPACITY_REG_ADDR (0x0183B0B0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B0B8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_5__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B0BC)

//==============================================================================
// Register File: counters[6]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__REG_FILE_BASE_ADDR (0x0183B0C0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAILABLE_REG_ADDR (0x0183B0C8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAILABLE_REG_ADDR (0x0183B0CC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__BUFFER_CAPACITY_REG_ADDR (0x0183B0D0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B0D8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_6__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B0DC)

//==============================================================================
// Register File: counters[7]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__REG_FILE_BASE_ADDR (0x0183B0E0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAILABLE_REG_ADDR (0x0183B0E8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAILABLE_REG_ADDR (0x0183B0EC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__BUFFER_CAPACITY_REG_ADDR (0x0183B0F0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B0F8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_7__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B0FC)

//==============================================================================
// Register File: counters[8]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__REG_FILE_BASE_ADDR (0x0183B100)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAILABLE_REG_ADDR (0x0183B108)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAILABLE_REG_ADDR (0x0183B10C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__BUFFER_CAPACITY_REG_ADDR (0x0183B110)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B118)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_8__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B11C)

//==============================================================================
// Register File: counters[9]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__REG_FILE_BASE_ADDR (0x0183B120)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAILABLE_REG_ADDR (0x0183B128)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAILABLE_REG_ADDR (0x0183B12C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__BUFFER_CAPACITY_REG_ADDR (0x0183B130)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B138)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_9__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B13C)

//==============================================================================
// Register File: counters[10]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__REG_FILE_BASE_ADDR (0x0183B140)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAILABLE_REG_ADDR (0x0183B148)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAILABLE_REG_ADDR (0x0183B14C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__BUFFER_CAPACITY_REG_ADDR (0x0183B150)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B158)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_10__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B15C)

//==============================================================================
// Register File: counters[11]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__REG_FILE_BASE_ADDR (0x0183B160)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAILABLE_REG_ADDR (0x0183B168)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAILABLE_REG_ADDR (0x0183B16C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__BUFFER_CAPACITY_REG_ADDR (0x0183B170)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B178)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_11__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B17C)

//==============================================================================
// Register File: counters[12]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__REG_FILE_BASE_ADDR (0x0183B180)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAILABLE_REG_ADDR (0x0183B188)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAILABLE_REG_ADDR (0x0183B18C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__BUFFER_CAPACITY_REG_ADDR (0x0183B190)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B198)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_12__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B19C)

//==============================================================================
// Register File: counters[13]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__REG_FILE_BASE_ADDR (0x0183B1A0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAILABLE_REG_ADDR (0x0183B1A8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAILABLE_REG_ADDR (0x0183B1AC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__BUFFER_CAPACITY_REG_ADDR (0x0183B1B0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B1B8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_13__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B1BC)

//==============================================================================
// Register File: counters[14]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__REG_FILE_BASE_ADDR (0x0183B1C0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAILABLE_REG_ADDR (0x0183B1C8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAILABLE_REG_ADDR (0x0183B1CC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__BUFFER_CAPACITY_REG_ADDR (0x0183B1D0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B1D8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_14__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B1DC)

//==============================================================================
// Register File: counters[15]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__REG_FILE_BASE_ADDR (0x0183B1E0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAILABLE_REG_ADDR (0x0183B1E8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAILABLE_REG_ADDR (0x0183B1EC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__BUFFER_CAPACITY_REG_ADDR (0x0183B1F0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B1F8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_15__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B1FC)

//==============================================================================
// Register File: counters[16]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__REG_FILE_BASE_ADDR (0x0183B200)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAILABLE_REG_ADDR (0x0183B208)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAILABLE_REG_ADDR (0x0183B20C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__BUFFER_CAPACITY_REG_ADDR (0x0183B210)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B218)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_16__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B21C)

//==============================================================================
// Register File: counters[17]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__REG_FILE_BASE_ADDR (0x0183B220)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAILABLE_REG_ADDR (0x0183B228)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAILABLE_REG_ADDR (0x0183B22C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__BUFFER_CAPACITY_REG_ADDR (0x0183B230)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B238)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_17__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B23C)

//==============================================================================
// Register File: counters[18]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__REG_FILE_BASE_ADDR (0x0183B240)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAILABLE_REG_ADDR (0x0183B248)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAILABLE_REG_ADDR (0x0183B24C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__BUFFER_CAPACITY_REG_ADDR (0x0183B250)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B258)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_18__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B25C)

//==============================================================================
// Register File: counters[19]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__REG_FILE_BASE_ADDR (0x0183B260)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAILABLE_REG_ADDR (0x0183B268)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAILABLE_REG_ADDR (0x0183B26C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__BUFFER_CAPACITY_REG_ADDR (0x0183B270)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B278)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_19__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B27C)

//==============================================================================
// Register File: counters[20]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__REG_FILE_BASE_ADDR (0x0183B280)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAILABLE_REG_ADDR (0x0183B288)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAILABLE_REG_ADDR (0x0183B28C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__BUFFER_CAPACITY_REG_ADDR (0x0183B290)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B298)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_20__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B29C)

//==============================================================================
// Register File: counters[21]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__REG_FILE_BASE_ADDR (0x0183B2A0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAILABLE_REG_ADDR (0x0183B2A8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAILABLE_REG_ADDR (0x0183B2AC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__BUFFER_CAPACITY_REG_ADDR (0x0183B2B0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B2B8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_21__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B2BC)

//==============================================================================
// Register File: counters[22]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__REG_FILE_BASE_ADDR (0x0183B2C0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAILABLE_REG_ADDR (0x0183B2C8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAILABLE_REG_ADDR (0x0183B2CC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__BUFFER_CAPACITY_REG_ADDR (0x0183B2D0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B2D8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_22__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B2DC)

//==============================================================================
// Register File: counters[23]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__REG_FILE_BASE_ADDR (0x0183B2E0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAILABLE_REG_ADDR (0x0183B2E8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAILABLE_REG_ADDR (0x0183B2EC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__BUFFER_CAPACITY_REG_ADDR (0x0183B2F0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B2F8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_23__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B2FC)

//==============================================================================
// Register File: counters[24]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__REG_FILE_BASE_ADDR (0x0183B300)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAILABLE_REG_ADDR (0x0183B308)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAILABLE_REG_ADDR (0x0183B30C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__BUFFER_CAPACITY_REG_ADDR (0x0183B310)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B318)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_24__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B31C)

//==============================================================================
// Register File: counters[25]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__REG_FILE_BASE_ADDR (0x0183B320)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAILABLE_REG_ADDR (0x0183B328)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAILABLE_REG_ADDR (0x0183B32C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__BUFFER_CAPACITY_REG_ADDR (0x0183B330)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B338)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_25__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B33C)

//==============================================================================
// Register File: counters[26]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__REG_FILE_BASE_ADDR (0x0183B340)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAILABLE_REG_ADDR (0x0183B348)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAILABLE_REG_ADDR (0x0183B34C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__BUFFER_CAPACITY_REG_ADDR (0x0183B350)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B358)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_26__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B35C)

//==============================================================================
// Register File: counters[27]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__REG_FILE_BASE_ADDR (0x0183B360)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAILABLE_REG_ADDR (0x0183B368)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAILABLE_REG_ADDR (0x0183B36C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__BUFFER_CAPACITY_REG_ADDR (0x0183B370)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B378)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_27__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B37C)

//==============================================================================
// Register File: counters[28]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__REG_FILE_BASE_ADDR (0x0183B380)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAILABLE_REG_ADDR (0x0183B388)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAILABLE_REG_ADDR (0x0183B38C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__BUFFER_CAPACITY_REG_ADDR (0x0183B390)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B398)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_28__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B39C)

//==============================================================================
// Register File: counters[29]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__REG_FILE_BASE_ADDR (0x0183B3A0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAILABLE_REG_ADDR (0x0183B3A8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAILABLE_REG_ADDR (0x0183B3AC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__BUFFER_CAPACITY_REG_ADDR (0x0183B3B0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B3B8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_29__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B3BC)

//==============================================================================
// Register File: counters[30]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__REG_FILE_BASE_ADDR (0x0183B3C0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAILABLE_REG_ADDR (0x0183B3C8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAILABLE_REG_ADDR (0x0183B3CC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__BUFFER_CAPACITY_REG_ADDR (0x0183B3D0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B3D8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_30__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B3DC)

//==============================================================================
// Register File: counters[31]
//==============================================================================

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__REG_FILE_BASE_ADDR (0x0183B3E0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__REG_FILE_SIZE (0x00000020)

#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAILABLE_REG_OFFSET (0x00000008)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAILABLE_REG_ADDR (0x0183B3E8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAILABLE_REG_OFFSET (0x0000000C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAILABLE_REG_ADDR (0x0183B3EC)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__BUFFER_CAPACITY_REG_OFFSET (0x00000010)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__BUFFER_CAPACITY_REG_ADDR (0x0183B3F0)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAIL_IRQ_THRESH_REG_OFFSET (0x00000018)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__TILES_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B3F8)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAIL_IRQ_THRESH_REG_OFFSET (0x0000001C)
#define NEO_REGS_3__LOCAL_REGS_TILE_COUNTERS_MIRROR_COUNTERS_31__SPACE_AVAIL_IRQ_THRESH_REG_ADDR (0x0183B3FC)

//==============================================================================
// Addresses for Address Map: tensix_global_regs
//==============================================================================

#define TENSIX_GLOBAL_REGS_REG_MAP_BASE_ADDR (0x01840000)
#define TENSIX_GLOBAL_REGS_REG_MAP_SIZE (0x00002204)

//==============================================================================
// Register File: semaphore_regs
//==============================================================================

#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_REG_FILE_BASE_ADDR (0x01840000)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_REG_FILE_SIZE (0x00000800)

#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_0__REG_OFFSET (0x00000000)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_0__REG_ADDR (0x01840000)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_1__REG_OFFSET (0x00000040)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_1__REG_ADDR (0x01840040)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_2__REG_OFFSET (0x00000080)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_2__REG_ADDR (0x01840080)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_3__REG_OFFSET (0x000000C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_3__REG_ADDR (0x018400C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_4__REG_OFFSET (0x00000100)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_4__REG_ADDR (0x01840100)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_5__REG_OFFSET (0x00000140)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_5__REG_ADDR (0x01840140)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_6__REG_OFFSET (0x00000180)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_6__REG_ADDR (0x01840180)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_7__REG_OFFSET (0x000001C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_7__REG_ADDR (0x018401C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_8__REG_OFFSET (0x00000200)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_8__REG_ADDR (0x01840200)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_9__REG_OFFSET (0x00000240)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_9__REG_ADDR (0x01840240)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_10__REG_OFFSET (0x00000280)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_10__REG_ADDR (0x01840280)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_11__REG_OFFSET (0x000002C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_11__REG_ADDR (0x018402C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_12__REG_OFFSET (0x00000300)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_12__REG_ADDR (0x01840300)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_13__REG_OFFSET (0x00000340)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_13__REG_ADDR (0x01840340)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_14__REG_OFFSET (0x00000380)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_14__REG_ADDR (0x01840380)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_15__REG_OFFSET (0x000003C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_15__REG_ADDR (0x018403C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_16__REG_OFFSET (0x00000400)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_16__REG_ADDR (0x01840400)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_17__REG_OFFSET (0x00000440)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_17__REG_ADDR (0x01840440)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_18__REG_OFFSET (0x00000480)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_18__REG_ADDR (0x01840480)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_19__REG_OFFSET (0x000004C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_19__REG_ADDR (0x018404C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_20__REG_OFFSET (0x00000500)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_20__REG_ADDR (0x01840500)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_21__REG_OFFSET (0x00000540)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_21__REG_ADDR (0x01840540)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_22__REG_OFFSET (0x00000580)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_22__REG_ADDR (0x01840580)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_23__REG_OFFSET (0x000005C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_23__REG_ADDR (0x018405C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_24__REG_OFFSET (0x00000600)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_24__REG_ADDR (0x01840600)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_25__REG_OFFSET (0x00000640)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_25__REG_ADDR (0x01840640)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_26__REG_OFFSET (0x00000680)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_26__REG_ADDR (0x01840680)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_27__REG_OFFSET (0x000006C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_27__REG_ADDR (0x018406C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_28__REG_OFFSET (0x00000700)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_28__REG_ADDR (0x01840700)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_29__REG_OFFSET (0x00000740)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_29__REG_ADDR (0x01840740)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_30__REG_OFFSET (0x00000780)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_30__REG_ADDR (0x01840780)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_31__REG_OFFSET (0x000007C0)
#define TENSIX_GLOBAL_REGS_SEMAPHORE_REGS_SEMAPHORE_31__REG_ADDR (0x018407C0)

//==============================================================================
// Bit Fields for Address Map: tensix_neo
//==============================================================================

#define T6_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_PERF_CNT_INSTRN_THREAD0_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_INSTRN_THREAD0_PERF_CNT_INSTRN_THREAD0_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_PERF_CNT_INSTRN_THREAD1_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_INSTRN_THREAD1_PERF_CNT_INSTRN_THREAD1_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_INSTRN_THREAD_START_MASK 0x1
#define T6_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_INSTRN_THREAD_START_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_INSTRN_THREAD_STOP_MASK 0x2
#define T6_DEBUG_REGS_PERF_CNT_INSTRN_THREAD2_INSTRN_THREAD_STOP_SHIFT 1

#define T6_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_PERF_CNT_TDMA_UNPACK0_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_TDMA_UNPACK0_PERF_CNT_TDMA_UNPACK0_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_PERF_CNT_TDMA_UNPACK1_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_TDMA_UNPACK1_PERF_CNT_TDMA_UNPACK1_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_START_MASK 0x1
#define T6_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_START_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_STOP_MASK 0x2
#define T6_DEBUG_REGS_PERF_CNT_TDMA_UNPACK2_STOP_SHIFT 1

#define T6_DEBUG_REGS_PERF_CNT_FPU0_FPU_REF_PERIOD_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_FPU0_FPU_REF_PERIOD_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_FPU1_FPU_MODE_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_FPU1_FPU_MODE_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_FPU2_FPU_START_MASK 0x1
#define T6_DEBUG_REGS_PERF_CNT_FPU2_FPU_START_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_FPU2_FPU_STOP_MASK 0x2
#define T6_DEBUG_REGS_PERF_CNT_FPU2_FPU_STOP_SHIFT 1

#define T6_DEBUG_REGS_PERF_CNT_ALL_INSTRN_THREAD_START_ALL_MASK 0x1
#define T6_DEBUG_REGS_PERF_CNT_ALL_INSTRN_THREAD_START_ALL_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_ALL_INSTRN_THREAD_STOP_ALL_MASK 0x2
#define T6_DEBUG_REGS_PERF_CNT_ALL_INSTRN_THREAD_STOP_ALL_SHIFT 1

#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_SIG_SEL_MASK 0xFFFF
#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_SIG_SEL_SHIFT 0

#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_DAISY_SEL_MASK 0xFF0000
#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_DAISY_SEL_SHIFT 16

#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_RD_SEL_MASK 0xF000000
#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_RD_SEL_SHIFT 24

#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_CONTROL_OVR_MASK 0x10000000
#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_CONTROL_OVR_SHIFT 28

#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_EN_MASK 0x20000000
#define T6_DEBUG_REGS_DBG_BUS_CTRL_RISC_DBG_EN_SHIFT 29

#define T6_DEBUG_REGS_TENSIX_CREG_READ_TENSIX_CREG_READ_MASK 0x7FF
#define T6_DEBUG_REGS_TENSIX_CREG_READ_TENSIX_CREG_READ_SHIFT 0

#define T6_DEBUG_REGS_DBG_RD_DATA_DBUS_RD_DATA_D_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_RD_DATA_DBUS_RD_DATA_D_SHIFT 0

#define T6_DEBUG_REGS_DBG_ARRAY_RD_EN_DBG_ARRAY_RD_EN_MASK 0x1
#define T6_DEBUG_REGS_DBG_ARRAY_RD_EN_DBG_ARRAY_RD_EN_SHIFT 0

#define T6_DEBUG_REGS_DBG_ARRAY_RD_CMD_ADDR_MASK 0xFFFF
#define T6_DEBUG_REGS_DBG_ARRAY_RD_CMD_ADDR_SHIFT 0

#define T6_DEBUG_REGS_DBG_ARRAY_RD_CMD_ID_MASK 0xF0000
#define T6_DEBUG_REGS_DBG_ARRAY_RD_CMD_ID_SHIFT 16

#define T6_DEBUG_REGS_DBG_ARRAY_RD_STATUS_RD_VALID_MASK 0x1
#define T6_DEBUG_REGS_DBG_ARRAY_RD_STATUS_RD_VALID_SHIFT 0

#define T6_DEBUG_REGS_DBG_FEATURE_DISABLE_DBG_FEATURE_DISABLE_MASK 0xFFFF
#define T6_DEBUG_REGS_DBG_FEATURE_DISABLE_DBG_FEATURE_DISABLE_SHIFT 0

#define T6_DEBUG_REGS_DBG_ARRAY_RD_DATA_RD_DATA_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_ARRAY_RD_DATA_RD_DATA_SHIFT 0

#define T6_DEBUG_REGS_CG_CTRL_HYST0_CG_HYST_REGBLOCKS_MASK 0x7F
#define T6_DEBUG_REGS_CG_CTRL_HYST0_CG_HYST_REGBLOCKS_SHIFT 0

#define T6_DEBUG_REGS_CG_CTRL_HYST0_CG_HYST_FPU_MASK 0x7F00
#define T6_DEBUG_REGS_CG_CTRL_HYST0_CG_HYST_FPU_SHIFT 8

#define T6_DEBUG_REGS_CG_CTRL_HYST0_CG_HYST_MOVE_MASK 0x7F0000
#define T6_DEBUG_REGS_CG_CTRL_HYST0_CG_HYST_MOVE_SHIFT 16

#define T6_DEBUG_REGS_CG_CTRL_HYST0_CG_HYST_PACKER_MASK 0x7F000000
#define T6_DEBUG_REGS_CG_CTRL_HYST0_CG_HYST_PACKER_SHIFT 24

#define T6_DEBUG_REGS_CG_CTRL_HYST1_CG_HYST_UNPACKER_MASK 0x7F
#define T6_DEBUG_REGS_CG_CTRL_HYST1_CG_HYST_UNPACKER_SHIFT 0

#define T6_DEBUG_REGS_CG_CTRL_HYST1_CG_HYST_XSEARCH_MASK 0x7F00
#define T6_DEBUG_REGS_CG_CTRL_HYST1_CG_HYST_XSEARCH_SHIFT 8

#define T6_DEBUG_REGS_CG_CTRL_HYST1_CG_HYST_THCON_MASK 0x7F0000
#define T6_DEBUG_REGS_CG_CTRL_HYST1_CG_HYST_THCON_SHIFT 16

#define T6_DEBUG_REGS_CG_CTRL_HYST1_CG_HYST_TRISC_MASK 0x7F000000
#define T6_DEBUG_REGS_CG_CTRL_HYST1_CG_HYST_TRISC_SHIFT 24

#define T6_DEBUG_REGS_TENSIX_CREG_RDDATA_TENSIX_CREG_RDDATA_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TENSIX_CREG_RDDATA_TENSIX_CREG_RDDATA_SHIFT 0

#define T6_DEBUG_REGS_CG_CTRL_HYST2_CG_HYST_RETMUX_MASK 0x7F
#define T6_DEBUG_REGS_CG_CTRL_HYST2_CG_HYST_RETMUX_SHIFT 0

#define T6_DEBUG_REGS_CG_CTRL_HYST2_CG_HYST_ITHREAD_MASK 0x7F00
#define T6_DEBUG_REGS_CG_CTRL_HYST2_CG_HYST_ITHREAD_SHIFT 8

#define T6_DEBUG_REGS_CG_CTRL_HYST2_CG_HYST2_L1BANK_MASK 0x7F0000
#define T6_DEBUG_REGS_CG_CTRL_HYST2_CG_HYST2_L1BANK_SHIFT 16

#define T6_DEBUG_REGS_CG_CTRL_HYST2_CG_HYST2_SRCB_MASK 0x7F000000
#define T6_DEBUG_REGS_CG_CTRL_HYST2_CG_HYST2_SRCB_SHIFT 24

#define T6_DEBUG_REGS_RISC_DBG_CNTL_0_RISC_DBG_CNTL_0_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_RISC_DBG_CNTL_0_RISC_DBG_CNTL_0_SHIFT 0

#define T6_DEBUG_REGS_RISC_DBG_CNTL_1_RISC_DBG_CNTL_1_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_RISC_DBG_CNTL_1_RISC_DBG_CNTL_1_SHIFT 0

#define T6_DEBUG_REGS_RISC_DBG_STATUS_0_STATUS_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_RISC_DBG_STATUS_0_STATUS_SHIFT 0

#define T6_DEBUG_REGS_RISC_DBG_STATUS_1_STATUS_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_RISC_DBG_STATUS_1_STATUS_SHIFT 0

#define T6_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_TRISC_PC_BUF_OVERRIDE_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE_TRISC_PC_BUF_OVERRIDE_SHIFT 0

#define T6_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_TRISC_PC_BUF_OVERRIDE1_MASK 0xFF
#define T6_DEBUG_REGS_TRISC_PC_BUF_OVERRIDE1_TRISC_PC_BUF_OVERRIDE1_SHIFT 0

#define T6_DEBUG_REGS_DBG_INVALID_INSTRN_DBG_INVALID_INSTRN_MASK 0xF
#define T6_DEBUG_REGS_DBG_INVALID_INSTRN_DBG_INVALID_INSTRN_SHIFT 0

#define T6_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_OVERRIDE_MASK 0xF
#define T6_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_OVERRIDE_SHIFT 0

#define T6_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_WRITE_MASK 0xF0
#define T6_DEBUG_REGS_DBG_INSTRN_BUF_CTRL0_WRITE_SHIFT 4

#define T6_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_DBG_INSTRN_BUF_WRDATA_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_INSTRN_BUF_CTRL1_DBG_INSTRN_BUF_WRDATA_SHIFT 0

#define T6_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_DBG_INSTRN_BUF_STATUS_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_INSTRN_BUF_STATUS_DBG_INSTRN_BUF_STATUS_SHIFT 0

#define T6_DEBUG_REGS_STOCH_RND_MASK0_STOCH_RND_MASK0_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_STOCH_RND_MASK0_STOCH_RND_MASK0_SHIFT 0

#define T6_DEBUG_REGS_STOCH_RND_MASK1_STOCH_RND_MASK1_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_STOCH_RND_MASK1_STOCH_RND_MASK1_SHIFT 0

#define T6_DEBUG_REGS_STICKY_BITS_SFPU_STICKY_BITS_MASK 0xF
#define T6_DEBUG_REGS_STICKY_BITS_SFPU_STICKY_BITS_SHIFT 0

#define T6_DEBUG_REGS_STICKY_BITS_FPU_STICKY_BITS_MASK 0xF0
#define T6_DEBUG_REGS_STICKY_BITS_FPU_STICKY_BITS_SHIFT 4

#define T6_DEBUG_REGS_STICKY_BITS_PACKER_STICKY_BITS_MASK 0xFF00
#define T6_DEBUG_REGS_STICKY_BITS_PACKER_STICKY_BITS_SHIFT 8

#define T6_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REF_PERIOD_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_TDMA_PACK0_REF_PERIOD_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_TDMA_PACK1_MODE_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_TDMA_PACK1_MODE_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_TDMA_PACK2_START_MASK 0x1
#define T6_DEBUG_REGS_PERF_CNT_TDMA_PACK2_START_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_TDMA_PACK2_STOP_MASK 0x2
#define T6_DEBUG_REGS_PERF_CNT_TDMA_PACK2_STOP_SHIFT 1

#define T6_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_PERF_CNT_OUT_L_INSTRN_THREAD_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_OUT_L_INSTRN_THREAD_PERF_CNT_OUT_L_INSTRN_THREAD_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_PERF_CNT_OUT_H_INSTRN_THREAD_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_OUT_H_INSTRN_THREAD_PERF_CNT_OUT_H_INSTRN_THREAD_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_PERF_CNT_OUT_L_TDMA_UNPACK_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_UNPACK_PERF_CNT_OUT_L_TDMA_UNPACK_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_PERF_CNT_OUT_H_TDMA_UNPACK_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_UNPACK_PERF_CNT_OUT_H_TDMA_UNPACK_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_PERF_CNT_OUT_L_TDMA_PACK_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_OUT_L_TDMA_PACK_PERF_CNT_OUT_L_TDMA_PACK_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_PERF_CNT_OUT_H_TDMA_PACK_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_OUT_H_TDMA_PACK_PERF_CNT_OUT_H_TDMA_PACK_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_OUT_L_FPU_PERF_CNT_OUT_L_FPU_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_OUT_L_FPU_PERF_CNT_OUT_L_FPU_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_OUT_H_FPU_PERF_CNT_OUT_H_FPU_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_PERF_CNT_OUT_H_FPU_PERF_CNT_OUT_H_FPU_SHIFT 0

#define T6_DEBUG_REGS_SOFT_RESET_0_TDMA_UNPACKER_SOFT_RESET_MASK 0x7
#define T6_DEBUG_REGS_SOFT_RESET_0_TDMA_UNPACKER_SOFT_RESET_SHIFT 0

#define T6_DEBUG_REGS_SOFT_RESET_0_TDMA_PACKER_SOFT_RESET_MASK 0x38
#define T6_DEBUG_REGS_SOFT_RESET_0_TDMA_PACKER_SOFT_RESET_SHIFT 3

#define T6_DEBUG_REGS_SOFT_RESET_0_TDMA_GLUE_SOFT_RESET_MASK 0x100
#define T6_DEBUG_REGS_SOFT_RESET_0_TDMA_GLUE_SOFT_RESET_SHIFT 8

#define T6_DEBUG_REGS_SOFT_RESET_0_TDMA_THCON_SOFT_RESET_MASK 0x200
#define T6_DEBUG_REGS_SOFT_RESET_0_TDMA_THCON_SOFT_RESET_SHIFT 9

#define T6_DEBUG_REGS_SOFT_RESET_0_FPU_SOFT_RESET_MASK 0x400
#define T6_DEBUG_REGS_SOFT_RESET_0_FPU_SOFT_RESET_SHIFT 10

#define T6_DEBUG_REGS_SOFT_RESET_0_RISC_CONTROL_SOFT_RESET_MASK 0x7800
#define T6_DEBUG_REGS_SOFT_RESET_0_RISC_CONTROL_SOFT_RESET_SHIFT 11

#define T6_DEBUG_REGS_SOFT_RESET_0_SRCA_REG_SOFT_RESET_MASK 0x8000
#define T6_DEBUG_REGS_SOFT_RESET_0_SRCA_REG_SOFT_RESET_SHIFT 15

#define T6_DEBUG_REGS_SOFT_RESET_0_SRCB_REG_SOFT_RESET_MASK 0x10000
#define T6_DEBUG_REGS_SOFT_RESET_0_SRCB_REG_SOFT_RESET_SHIFT 16

#define T6_DEBUG_REGS_SOFT_RESET_0_DEST_REG_SOFT_RESET_MASK 0x20000
#define T6_DEBUG_REGS_SOFT_RESET_0_DEST_REG_SOFT_RESET_SHIFT 17

#define T6_DEBUG_REGS_SOFT_RESET_0_SRCA_REG_SOFT_RESET_FPU_MASK 0x780000
#define T6_DEBUG_REGS_SOFT_RESET_0_SRCA_REG_SOFT_RESET_FPU_SHIFT 19

#define T6_DEBUG_REGS_SOFT_RESET_0_TTSYNC_SOFT_RESET_MASK 0x800000
#define T6_DEBUG_REGS_SOFT_RESET_0_TTSYNC_SOFT_RESET_SHIFT 23

#define T6_DEBUG_REGS_SOFT_RESET_0_TT_CFG_EXU_SOFT_RESET_MASK 0x1000000
#define T6_DEBUG_REGS_SOFT_RESET_0_TT_CFG_EXU_SOFT_RESET_SHIFT 24

#define T6_DEBUG_REGS_SOFT_RESET_0_TT_SYNC_EXU_SOFT_RESET_MASK 0x2000000
#define T6_DEBUG_REGS_SOFT_RESET_0_TT_SYNC_EXU_SOFT_RESET_SHIFT 25

#define T6_DEBUG_REGS_SOFT_RESET_0_TT_GPR_FILE_SOFT_RESET_MASK 0x4000000
#define T6_DEBUG_REGS_SOFT_RESET_0_TT_GPR_FILE_SOFT_RESET_SHIFT 26

#define T6_DEBUG_REGS_SOFT_RESET_0_TT_SRCS_REGISTERS_SOFT_RESET_MASK 0x8000000
#define T6_DEBUG_REGS_SOFT_RESET_0_TT_SRCS_REGISTERS_SOFT_RESET_SHIFT 27

#define T6_DEBUG_REGS_SOFT_RESET_0_TT_DEST_SYNC_PREARB_SOFT_RESET_MASK 0x10000000
#define T6_DEBUG_REGS_SOFT_RESET_0_TT_DEST_SYNC_PREARB_SOFT_RESET_SHIFT 28

#define T6_DEBUG_REGS_SOFT_RESET_0_TT_POWER_RAMP_FSM_SOFT_RESET_MASK 0x20000000
#define T6_DEBUG_REGS_SOFT_RESET_0_TT_POWER_RAMP_FSM_SOFT_RESET_SHIFT 29

#define T6_DEBUG_REGS_SOFT_RESET_0_L1_SOFT_RESET_MASK 0x40000000
#define T6_DEBUG_REGS_SOFT_RESET_0_L1_SOFT_RESET_SHIFT 30

#define T6_DEBUG_REGS_SOFT_RESET_1_TT_REPLAY_UNIT_SOFT_RESET_MASK 0xF
#define T6_DEBUG_REGS_SOFT_RESET_1_TT_REPLAY_UNIT_SOFT_RESET_SHIFT 0

#define T6_DEBUG_REGS_SOFT_RESET_1_TT_MOP_DECODER_SOFT_RESET_MASK 0xF0
#define T6_DEBUG_REGS_SOFT_RESET_1_TT_MOP_DECODER_SOFT_RESET_SHIFT 4

#define T6_DEBUG_REGS_SOFT_RESET_1_PIC_SOFT_RESET_MASK 0x100
#define T6_DEBUG_REGS_SOFT_RESET_1_PIC_SOFT_RESET_SHIFT 8

#define T6_DEBUG_REGS_WATCHDOG_TIMER_WDT_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_WATCHDOG_TIMER_WDT_SHIFT 0

#define T6_DEBUG_REGS_WDT_CNTL_WDT_EN_MASK 0x1
#define T6_DEBUG_REGS_WDT_CNTL_WDT_EN_SHIFT 0

#define T6_DEBUG_REGS_WDT_CNTL_WDT_EXPIRED_INTR_EN_MASK 0x2
#define T6_DEBUG_REGS_WDT_CNTL_WDT_EXPIRED_INTR_EN_SHIFT 1

#define T6_DEBUG_REGS_WDT_CNTL_WDT_SOFT_INTR_MASK 0x4
#define T6_DEBUG_REGS_WDT_CNTL_WDT_SOFT_INTR_SHIFT 2

#define T6_DEBUG_REGS_WDT_STATUS_WDT_EXPIRED_MASK 0x1
#define T6_DEBUG_REGS_WDT_STATUS_WDT_EXPIRED_SHIFT 0

#define T6_DEBUG_REGS_WALL_CLOCK_0_WALL_CLOCK0_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_WALL_CLOCK_0_WALL_CLOCK0_SHIFT 0

#define T6_DEBUG_REGS_WALL_CLOCK_1_WALL_CLOCK1_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_WALL_CLOCK_1_WALL_CLOCK1_SHIFT 0

#define T6_DEBUG_REGS_WALL_CLOCK_1_AT_WALL_CLOCK_H_LATCHED_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_WALL_CLOCK_1_AT_WALL_CLOCK_H_LATCHED_SHIFT 0

#define T6_DEBUG_REGS_TIMESTAMP_DUMP_CMD_CMD_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TIMESTAMP_DUMP_CMD_CMD_SHIFT 0

#define T6_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_CNTL_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TIMESTAMP_DUMP_CNTL_CNTL_SHIFT 0

#define T6_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_STATUS_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TIMESTAMP_DUMP_STATUS_STATUS_SHIFT 0

#define T6_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_START_ADDR_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_START_ADDR_START_ADDR_SHIFT 0

#define T6_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_END_ADDR_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TIMESTAMP_DUMP_BUF0_END_ADDR_END_ADDR_SHIFT 0

#define T6_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_START_ADDR_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_START_ADDR_START_ADDR_SHIFT 0

#define T6_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_END_ADDR_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TIMESTAMP_DUMP_BUF1_END_ADDR_END_ADDR_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_MUX_CTRL_INSTRN_THREAD_PERF_CNT_MUX_SEL_MASK 0xF
#define T6_DEBUG_REGS_PERF_CNT_MUX_CTRL_INSTRN_THREAD_PERF_CNT_MUX_SEL_SHIFT 0

#define T6_DEBUG_REGS_PERF_CNT_MUX_CTRL_L1_PERF_CNT_MUX_SEL_MASK 0x70
#define T6_DEBUG_REGS_PERF_CNT_MUX_CTRL_L1_PERF_CNT_MUX_SEL_SHIFT 4

#define T6_DEBUG_REGS_LFSR_HIT_MASK_LFSR_HIT_MASK_MASK 0xFFFF
#define T6_DEBUG_REGS_LFSR_HIT_MASK_LFSR_HIT_MASK_SHIFT 0

#define T6_DEBUG_REGS_DISABLE_RESET_DISABLE_RESET_MASK 0xFFF
#define T6_DEBUG_REGS_DISABLE_RESET_DISABLE_RESET_SHIFT 0

#define T6_DEBUG_REGS_TRISC0_RESET_PC_TRISC0_RESET_PC_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC0_RESET_PC_TRISC0_RESET_PC_SHIFT 0

#define T6_DEBUG_REGS_TRISC1_RESET_PC_TRISC1_RESET_PC_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC1_RESET_PC_TRISC1_RESET_PC_SHIFT 0

#define T6_DEBUG_REGS_TRISC2_RESET_PC_TRISC2_RESET_PC_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC2_RESET_PC_TRISC2_RESET_PC_SHIFT 0

#define T6_DEBUG_REGS_TRISC3_RESET_PC_TRISC3_RESET_PC_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC3_RESET_PC_TRISC3_RESET_PC_SHIFT 0

#define T6_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_TRISC_RESET_PC_OVERRIDE_MASK 0xF
#define T6_DEBUG_REGS_TRISC_RESET_PC_OVERRIDE_TRISC_RESET_PC_OVERRIDE_SHIFT 0

#define T6_DEBUG_REGS_DEST_CG_CTRL_DEST_CG_HYST_MASK 0x7F
#define T6_DEBUG_REGS_DEST_CG_CTRL_DEST_CG_HYST_SHIFT 0

#define T6_DEBUG_REGS_DEST_CG_CTRL_DEST_CG_EN_MASK 0xFFFFFF00
#define T6_DEBUG_REGS_DEST_CG_CTRL_DEST_CG_EN_SHIFT 8

#define T6_DEBUG_REGS_CG_CTRL_EN_CG_CTRL_EN_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_CG_CTRL_EN_CG_CTRL_EN_SHIFT 0

#define T6_DEBUG_REGS_CG_KICK_CG_KICK_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_CG_KICK_CG_KICK_SHIFT 0

#define T6_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_TIMEOUT_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_IBUFFER_TIMEOUT_TIMEOUT_SHIFT 0

#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_ENABLE_MASK 0xF
#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_ENABLE_SHIFT 0

#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_CLR_IBUFF_MASK 0xF0
#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_CLR_IBUFF_SHIFT 4

#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_RELEASE_IBUFF0_MASK 0x100
#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_RELEASE_IBUFF0_SHIFT 8

#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_RELEASE_IBUFF1_MASK 0x200
#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_RELEASE_IBUFF1_SHIFT 9

#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_RELEASE_IBUFF2_MASK 0x400
#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_RELEASE_IBUFF2_SHIFT 10

#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_RELEASE_IBUFF3_MASK 0x800
#define T6_DEBUG_REGS_DBG_IBUFFER_CNT_EN_RELEASE_IBUFF3_SHIFT 11

#define T6_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_TIMEOUT_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_PC_BUFF_TIMEOUT_TIMEOUT_SHIFT 0

#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_ENABLE_MASK 0xF
#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_ENABLE_SHIFT 0

#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_CLR_PC_BUFF_MASK 0xF0
#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_CLR_PC_BUFF_SHIFT 4

#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_RELEASE_PC_BUFF0_MASK 0x100
#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_RELEASE_PC_BUFF0_SHIFT 8

#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_RELEASE_PC_BUFF1_MASK 0x200
#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_RELEASE_PC_BUFF1_SHIFT 9

#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_RELEASE_PC_BUFF2_MASK 0x400
#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_RELEASE_PC_BUFF2_SHIFT 10

#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_RELEASE_PC_BUFF3_MASK 0x800
#define T6_DEBUG_REGS_DBG_PC_BUFF_CNT_EN_RELEASE_PC_BUFF3_SHIFT 11

#define T6_DEBUG_REGS_TRISC_BAR_BAR_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC_BAR_BAR_SHIFT 0

#define T6_DEBUG_REGS_TRISC_BAR_SELECT_SELECT_MASK 0x3
#define T6_DEBUG_REGS_TRISC_BAR_SELECT_SELECT_SHIFT 0

#define T6_DEBUG_REGS_TRISC_MAILBOX_DATA_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC_MAILBOX_DATA_SHIFT 0

#define T6_DEBUG_REGS_DBG_HALT_CLR_HALT_CLR_MASK 0x1
#define T6_DEBUG_REGS_DBG_HALT_CLR_HALT_CLR_SHIFT 0

#define T6_DEBUG_REGS_DBG_MOV2D_ADDR_ADDR_MASK 0xFFF
#define T6_DEBUG_REGS_DBG_MOV2D_ADDR_ADDR_SHIFT 0

#define T6_DEBUG_REGS_DBG_MOV2D_A2D_MASK 0x1
#define T6_DEBUG_REGS_DBG_MOV2D_A2D_SHIFT 0

#define T6_DEBUG_REGS_DBG_MOV2D_B2D_MASK 0x2
#define T6_DEBUG_REGS_DBG_MOV2D_B2D_SHIFT 1

#define T6_DEBUG_REGS_DBG_TEMP_REGS_TMP_REG_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_TEMP_REGS_TMP_REG_SHIFT 0

#define T6_DEBUG_REGS_DBG_BACKDOOR_INST_INST_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_BACKDOOR_INST_INST_SHIFT 0

#define T6_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_TRIGGER_MASK 0x1
#define T6_DEBUG_REGS_DBG_BACKDOOR_INST_ISSUE_TRIGGER_SHIFT 0

#define T6_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_STACK_LIMIT_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_DBG_TRISC_STACK_LIMIT_STACK_LIMIT_SHIFT 0

#define T6_DEBUG_REGS_RISCV_IC_INVALIDATE_INVALIDATEALLTRISC3_MASK 0x1
#define T6_DEBUG_REGS_RISCV_IC_INVALIDATE_INVALIDATEALLTRISC3_SHIFT 0

#define T6_DEBUG_REGS_RISCV_IC_INVALIDATE_INVALIDATEALLTRISC2_MASK 0x2
#define T6_DEBUG_REGS_RISCV_IC_INVALIDATE_INVALIDATEALLTRISC2_SHIFT 1

#define T6_DEBUG_REGS_RISCV_IC_INVALIDATE_INVALIDATEALLTRISC1_MASK 0x4
#define T6_DEBUG_REGS_RISCV_IC_INVALIDATE_INVALIDATEALLTRISC1_SHIFT 2

#define T6_DEBUG_REGS_RISCV_IC_INVALIDATE_INVALIDATEALLTRISC0_MASK 0x8
#define T6_DEBUG_REGS_RISCV_IC_INVALIDATE_INVALIDATEALLTRISC0_SHIFT 3

#define T6_DEBUG_REGS_TRISC_END_PC_PC_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC_END_PC_PC_SHIFT 0

#define T6_DEBUG_REGS_RISC_PREFETCH_CTRL_ENABLE_TRISC_MASK 0xF
#define T6_DEBUG_REGS_RISC_PREFETCH_CTRL_ENABLE_TRISC_SHIFT 0

#define T6_DEBUG_REGS_RISC_PREFETCH_CTRL_MAX_REQ_COUNT_MASK 0xFF0
#define T6_DEBUG_REGS_RISC_PREFETCH_CTRL_MAX_REQ_COUNT_SHIFT 4

#define T6_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_DISABLE_RISC_BP_DISABLE_TRISC_MASK 0xF
#define T6_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_DISABLE_RISC_BP_DISABLE_TRISC_SHIFT 0

#define T6_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_DISABLE_RISC_BP_DISABLE_BMP_CLEAR_TRISC_MASK 0xF0
#define T6_DEBUG_REGS_RISC_BRANCH_PREDICTION_CTRL_DISABLE_RISC_BP_DISABLE_BMP_CLEAR_TRISC_SHIFT 4

#define T6_DEBUG_REGS_CHICKEN_BITS_SFPU_SCBD_DISABLE_MASK 0x1
#define T6_DEBUG_REGS_CHICKEN_BITS_SFPU_SCBD_DISABLE_SHIFT 0

#define T6_DEBUG_REGS_CHICKEN_BITS_UNUSED_MASK 0xE
#define T6_DEBUG_REGS_CHICKEN_BITS_UNUSED_SHIFT 1

#define T6_DEBUG_REGS_CHICKEN_BITS_STALLWAIT_WAITS_JUST_FOR_PACK_DEST_READ_MASK 0x10
#define T6_DEBUG_REGS_CHICKEN_BITS_STALLWAIT_WAITS_JUST_FOR_PACK_DEST_READ_SHIFT 4

#define T6_DEBUG_REGS_CHICKEN_BITS_REPLAY_DISABLE_BANKED_MODE_MASK 0x1E0
#define T6_DEBUG_REGS_CHICKEN_BITS_REPLAY_DISABLE_BANKED_MODE_SHIFT 5

#define T6_DEBUG_REGS_CHICKEN_BITS_REPLAY_DISABLE_SAFETY_STALL_MASK 0x1E00
#define T6_DEBUG_REGS_CHICKEN_BITS_REPLAY_DISABLE_SAFETY_STALL_SHIFT 9

#define T6_DEBUG_REGS_CHICKEN_BITS_SWAP_SHADOW_WITH_LIVE_INSTEAD_MASK 0x2000
#define T6_DEBUG_REGS_CHICKEN_BITS_SWAP_SHADOW_WITH_LIVE_INSTEAD_SHIFT 13

#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_AUTOMATIC_SHADOW_REG_COMMITTING_MASK 0x3C000
#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_AUTOMATIC_SHADOW_REG_COMMITTING_SHIFT 14

#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_CFG_SHADOWING_MASK 0x3C0000
#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_CFG_SHADOWING_SHIFT 18

#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_FORCED_CFG_THCON_PARALLELIZATION_MASK 0x400000
#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_FORCED_CFG_THCON_PARALLELIZATION_SHIFT 22

#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_POWER_RAMP_PER_COLUMN_CLOCK_GATING_MASK 0x800000
#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_POWER_RAMP_PER_COLUMN_CLOCK_GATING_SHIFT 23

#define T6_DEBUG_REGS_CHICKEN_BITS_RESERVED_DISABLE_PACKER_USES_SAVED_DEST_FORMAT_MASK 0x1000000
#define T6_DEBUG_REGS_CHICKEN_BITS_RESERVED_DISABLE_PACKER_USES_SAVED_DEST_FORMAT_SHIFT 24

#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_SRCA_HW_DVALID_SYNC_MASK 0x2000000
#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_SRCA_HW_DVALID_SYNC_SHIFT 25

#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_SRCB_HW_DVALID_SYNC_MASK 0x4000000
#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_SRCB_HW_DVALID_SYNC_SHIFT 26

#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_SRCS_HW_DVALID_SYNC_MASK 0x8000000
#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_SRCS_HW_DVALID_SYNC_SHIFT 27

#define T6_DEBUG_REGS_CHICKEN_BITS_ALLOW_UNSAFE_SEMPOST_SEMGET_MASK 0x10000000
#define T6_DEBUG_REGS_CHICKEN_BITS_ALLOW_UNSAFE_SEMPOST_SEMGET_SHIFT 28

#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_EARLY_PACK1_RD_DONE_MASK 0x20000000
#define T6_DEBUG_REGS_CHICKEN_BITS_DISABLE_EARLY_PACK1_RD_DONE_SHIFT 29

#define T6_DEBUG_REGS_TENSIX_TRISC_SYNC_DISABLETRACKGLOBALCFG_MASK 0x1
#define T6_DEBUG_REGS_TENSIX_TRISC_SYNC_DISABLETRACKGLOBALCFG_SHIFT 0

#define T6_DEBUG_REGS_TENSIX_TRISC_SYNC_DISABLETRACKGPR_MASK 0x4
#define T6_DEBUG_REGS_TENSIX_TRISC_SYNC_DISABLETRACKGPR_SHIFT 2

#define T6_DEBUG_REGS_TENSIX_TRISC_SYNC_DISABLETRACKTENSIXINSTRUCTIONS_MASK 0x10
#define T6_DEBUG_REGS_TENSIX_TRISC_SYNC_DISABLETRACKTENSIXINSTRUCTIONS_SHIFT 4

#define T6_DEBUG_REGS_TENSIX_CSR_CONFIG_RAWBUSYSTATUS_MASK 0x1
#define T6_DEBUG_REGS_TENSIX_CSR_CONFIG_RAWBUSYSTATUS_SHIFT 0

#define T6_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_RAMPUP_DELAY_MASK 0xFF
#define T6_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_RAMPUP_DELAY_SHIFT 0

#define T6_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_RAMPUP_RATE_MASK 0xFF00
#define T6_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_RAMPUP_RATE_SHIFT 8

#define T6_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_RAMPDOWN_DELAY_MASK 0xFF0000
#define T6_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_RAMPDOWN_DELAY_SHIFT 16

#define T6_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_RAMPDOWN_RATE_MASK 0xFF000000
#define T6_DEBUG_REGS_POWER_RAMP_PROFILE_CTRL_RAMPDOWN_RATE_SHIFT 24

#define T6_DEBUG_REGS_POWER_RAMP_MISC_CTRL_MAX_GAP_BEFORE_RAMPDOWN_MASK 0xFF
#define T6_DEBUG_REGS_POWER_RAMP_MISC_CTRL_MAX_GAP_BEFORE_RAMPDOWN_SHIFT 0

#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_DROOP_CONSC_TRIGGER_MASK_MASK 0xFF
#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_DROOP_CONSC_TRIGGER_MASK_SHIFT 0

#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_DROOP_CONSC_TRIGGER_DISABLE_MASK 0xFFF00
#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_DROOP_CONSC_TRIGGER_DISABLE_SHIFT 8

#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_DROOP_TRIGGER_HOLD_MASK 0xF00000
#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_1_DROOP_TRIGGER_HOLD_SHIFT 20

#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_DROOP_TRIGGER_UNMASK_RISING_MASK 0xFFFF
#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_DROOP_TRIGGER_UNMASK_RISING_SHIFT 0

#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_DROOP_TRIGGER_UNMASK_FALLING_MASK 0xFFFF0000
#define T6_DEBUG_REGS_ACTIVITY_BASED_PLL_DROOP_CTRL_0_DROOP_TRIGGER_UNMASK_FALLING_SHIFT 16

#define T6_DEBUG_REGS_ERR_MASK_VALUE_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_ERR_MASK_VALUE_SHIFT 0

#define T6_DEBUG_REGS_ERR_DATA_VALUE_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_ERR_DATA_VALUE_SHIFT 0

#define T6_DEBUG_REGS_FPU_SAFETY_SAFETY_ENABLE_MASK 0x1
#define T6_DEBUG_REGS_FPU_SAFETY_SAFETY_ENABLE_SHIFT 0

#define T6_DEBUG_REGS_SFPU_SAFETY_SELF_TEST_ENABLE_MASK 0x1
#define T6_DEBUG_REGS_SFPU_SAFETY_SELF_TEST_ENABLE_SHIFT 0

#define T6_DEBUG_REGS_SFPU_SAFETY_DIAGNOSTIC_START_MASK 0x2
#define T6_DEBUG_REGS_SFPU_SAFETY_DIAGNOSTIC_START_SHIFT 1

#define T6_DEBUG_REGS_CFG_WATCHPOINT_STATUS_MATCH_ADDR_MASK 0x7FF
#define T6_DEBUG_REGS_CFG_WATCHPOINT_STATUS_MATCH_ADDR_SHIFT 0

#define T6_DEBUG_REGS_CFG_WATCHPOINT_STATUS_RSVD_MASK 0x3FFFF800
#define T6_DEBUG_REGS_CFG_WATCHPOINT_STATUS_RSVD_SHIFT 11

#define T6_DEBUG_REGS_CFG_WATCHPOINT_STATUS_WPI_ID_MASK 0xC0000000
#define T6_DEBUG_REGS_CFG_WATCHPOINT_STATUS_WPI_ID_SHIFT 30

#define T6_DEBUG_REGS_DROOP_MASK_VALUE_MASK 0x7
#define T6_DEBUG_REGS_DROOP_MASK_VALUE_SHIFT 0

#define T6_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_ACTIVE_CYCLES_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_MVMUL_ACTIVE_CYCLES_ACTIVE_CYCLES_SHIFT 0

#define T6_DEBUG_REGS_TRISC_L1_START_ADDR_START_ADDR_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC_L1_START_ADDR_START_ADDR_SHIFT 0

#define T6_DEBUG_REGS_TRISC_L1_END_ADDR_END_ADDR_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_TRISC_L1_END_ADDR_END_ADDR_SHIFT 0

#define T6_DEBUG_REGS_ADDR_COUNTER_DEBUG_VALUE_MASK 0xFFFFFFFF
#define T6_DEBUG_REGS_ADDR_COUNTER_DEBUG_VALUE_SHIFT 0

#define CORE_REGS_SW_INT_ENABLE_REG_SW_INT_EN_MASK 0xF
#define CORE_REGS_SW_INT_ENABLE_REG_SW_INT_EN_SHIFT 0

#define CORE_REGS_SW_INT_ENABLE_REG_RESERVED_MASK 0xFFFFFFF0
#define CORE_REGS_SW_INT_ENABLE_REG_RESERVED_SHIFT 4

#define CORE_REGS_HW_INT_ENABLE_REG_HW_INT_EN_MASK 0x7FFF
#define CORE_REGS_HW_INT_ENABLE_REG_HW_INT_EN_SHIFT 0

#define CORE_REGS_HW_INT_ENABLE_REG_RESERVED_MASK 0xFFFF8000
#define CORE_REGS_HW_INT_ENABLE_REG_RESERVED_SHIFT 15

#define CORE_REGS_INT_NUMBER_REG_INT_NO_MASK 0xFFFFFFFF
#define CORE_REGS_INT_NUMBER_REG_INT_NO_SHIFT 0

#define CORE_REGS_SW_INT_TRIGGER_REG_SW_INT_TRIG_MASK 0xF
#define CORE_REGS_SW_INT_TRIGGER_REG_SW_INT_TRIG_SHIFT 0

#define CORE_REGS_SW_INT_TRIGGER_REG_RESERVED_MASK 0xFFFFFFF0
#define CORE_REGS_SW_INT_TRIGGER_REG_RESERVED_SHIFT 4

#define CORE_REGS_HW_INT_STATUS_REG_HW_INT_STATUS_MASK 0x7FFF
#define CORE_REGS_HW_INT_STATUS_REG_HW_INT_STATUS_SHIFT 0

#define CORE_REGS_HW_INT_STATUS_REG_RESERVED_MASK 0xFFFF8000
#define CORE_REGS_HW_INT_STATUS_REG_RESERVED_SHIFT 15

#define CORE_REGS_HW_INT_CONFIG_REG_HW_INT_CFG_MASK 0x7FFF
#define CORE_REGS_HW_INT_CONFIG_REG_HW_INT_CFG_SHIFT 0

#define CORE_REGS_HW_INT_CONFIG_REG_RESERVED_MASK 0xFFFF8000
#define CORE_REGS_HW_INT_CONFIG_REG_RESERVED_SHIFT 15

#define CORE_REGS_SW_IVT_ENTRY_REG_SW_IVT_PC_MASK 0xFFFFFFFF
#define CORE_REGS_SW_IVT_ENTRY_REG_SW_IVT_PC_SHIFT 0

#define CORE_REGS_HW_IVT_ENTRY_REG_HW_IVT_PC_MASK 0xFFFFFFFF
#define CORE_REGS_HW_IVT_ENTRY_REG_HW_IVT_PC_SHIFT 0

#define CORE_REGS_EXTRA_REG_EXTRA_DATA_MASK 0xFFFFFFFF
#define CORE_REGS_EXTRA_REG_EXTRA_DATA_SHIFT 0

#define T6_TRISC_LDM_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_LDM_LDM_REG_MASK \
    0xFFFFFFFF
#define T6_TRISC_LDM_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_LDM_LDM_REG_SHIFT \
    0

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_CTRL_HASH_FN0_EN_MASK \
    0x1
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_CTRL_HASH_FN0_EN_SHIFT \
    0

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_CTRL_HASH_FN1_EN_MASK \
    0x2
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_CTRL_HASH_FN1_EN_SHIFT \
    1

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_MASK_BIT_SEL_MASK \
    0x3FFC00
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_MASK_BIT_SEL_SHIFT \
    10

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_MATCH_BIT_SEL_MASK \
    0x3FFC00
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_MATCH_BIT_SEL_SHIFT \
    10

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_ADDR_BIT_SEL_MASK \
    0x3FFFF0
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_ADDR_BIT_SEL_SHIFT \
    4

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_SWAP_BIT_SEL_MASK \
    0x7
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_HASH_FN_SWAP_BIT_SEL_SHIFT \
    0

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IN_ORDER_MASK_BIT_SEL_MASK \
    0x3FFFF0
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IN_ORDER_MASK_BIT_SEL_SHIFT \
    4

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IN_ORDER_MATCH_BIT_SEL_MASK \
    0x3FFFF0
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IN_ORDER_MATCH_BIT_SEL_SHIFT \
    4

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_PERF_CTRL_PERF_CNT_ENABLE_MASK \
    0x1
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_PERF_CTRL_PERF_CNT_ENABLE_SHIFT \
    0

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_PERF_CTRL_PERF_CNT_SUBPORT_SEL_MASK \
    0x3F0
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_PERF_CTRL_PERF_CNT_SUBPORT_SEL_SHIFT \
    4

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_PERF_CTRL_PERF_CNT_EVENT_SEL_MASK \
    0x7000
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_PERF_CTRL_PERF_CNT_EVENT_SEL_SHIFT \
    12

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_PERF_CNT_PERF_CNT_MASK \
    0xFFFFFFFF
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_GROUP_PERF_CNT_PERF_CNT_SHIFT \
    0

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_CTRL_ALL_IN_ORDER_MASK \
    0x1
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_CTRL_ALL_IN_ORDER_SHIFT \
    0

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_CTRL_WRITE_IN_ORDER_MASK \
    0x2
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_CTRL_WRITE_IN_ORDER_SHIFT \
    1

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_CTRL_RW_BARRIER_ORDER_MASK \
    0x4
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_CTRL_RW_BARRIER_ORDER_SHIFT \
    2

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FP_ERROR_MASK \
    0x1
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FP_ERROR_SHIFT \
    0

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FP_NAN_MASK \
    0x2
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FP_NAN_SHIFT \
    1

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FP_OVERFLOW_MASK \
    0x4
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FP_OVERFLOW_SHIFT \
    2

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FP_UNDERFLOW_MASK \
    0x8
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FP_UNDERFLOW_SHIFT \
    3

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_INT_OVERFLOW_MASK \
    0x10
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_INT_OVERFLOW_SHIFT \
    4

#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FIFO_PARITY_ERR_MASK \
    0x20
#define T6_L1_CLIENT_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PORT_STATUS_FIFO_PARITY_ERR_SHIFT \
    5

#define COUNTER_REGFILE_TILES_AVAILABLE_REG_VALUE_MASK 0xFFFF
#define COUNTER_REGFILE_TILES_AVAILABLE_REG_VALUE_SHIFT 0

#define COUNTER_REGFILE_SPACE_AVAILABLE_REG_VALUE_MASK 0xFFFF
#define COUNTER_REGFILE_SPACE_AVAILABLE_REG_VALUE_SHIFT 0

#define COUNTER_REGFILE_BUFFER_CAPACITY_REG_VALUE_MASK 0xFFFF
#define COUNTER_REGFILE_BUFFER_CAPACITY_REG_VALUE_SHIFT 0

#define COUNTER_REGFILE_TILES_AVAILABLE_IRQ_SEUIL_REG_VALUE_MASK 0xFFFF
#define COUNTER_REGFILE_TILES_AVAILABLE_IRQ_SEUIL_REG_VALUE_SHIFT 0

#define COUNTER_REGFILE_SPACE_AVAILABLE_IRQ_SEUIL_REG_VALUE_MASK 0xFFFF
#define COUNTER_REGFILE_SPACE_AVAILABLE_IRQ_SEUIL_REG_VALUE_SHIFT 0

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_ID_EDC_BIU_ID_MASK \
    0xFF
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_ID_EDC_BIU_ID_SHIFT \
    0

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_ID_EDC_VERSION_MASK \
    0xFFFF0000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_ID_EDC_VERSION_SHIFT \
    16

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_RSP_PKT_RCVD_MASK \
    0x1
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_RSP_PKT_RCVD_SHIFT \
    0

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_REQ_PKT_SENT_MASK \
    0x100
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_REQ_PKT_SENT_SHIFT \
    8

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_COR_ERR_MASK \
    0x10000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_COR_ERR_SHIFT \
    16

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_CRIT_ERR_MASK \
    0x20000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_CRIT_ERR_SHIFT \
    17

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_FATAL_ERR_MASK \
    0x40000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_STAT_FATAL_ERR_SHIFT \
    18

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_CTRL_RSVD_MASK \
    0x1
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_CTRL_RSVD_SHIFT \
    0

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_CTRL_INIT_MASK \
    0x80000000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_CTRL_INIT_SHIFT \
    31

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_RSP_PKT_RCVD_IEN_MASK \
    0x1
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_RSP_PKT_RCVD_IEN_SHIFT \
    0

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_REQ_PKT_SENT_IEN_MASK \
    0x10
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_REQ_PKT_SENT_IEN_SHIFT \
    4

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_COR_ERR_IEN_MASK \
    0x200
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_COR_ERR_IEN_SHIFT \
    9

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_CRIT_ERR_IEN_MASK \
    0x400
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_CRIT_ERR_IEN_SHIFT \
    10

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_FATAL_ERR_IEN_MASK \
    0x800
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_IRQ_EN_FATAL_ERR_IEN_SHIFT \
    11

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER0_CMD_OPT_MASK \
    0xFF
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER0_CMD_OPT_SHIFT \
    0

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER0_PYLD_LEN_MASK \
    0xF00
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER0_PYLD_LEN_SHIFT \
    8

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER0_CMD_MASK \
    0xF000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER0_CMD_SHIFT \
    12

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER0_TGT_ID_MASK \
    0xFFFF0000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER0_TGT_ID_SHIFT \
    16

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER1_SRC_ID_MASK \
    0xFFFF
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER1_SRC_ID_SHIFT \
    0

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER1_DATA0_MASK \
    0xFF0000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER1_DATA0_SHIFT \
    16

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER1_DATA1_MASK \
    0xFF000000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_HEADER1_DATA1_SHIFT \
    24

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PAYLOAD_DATA0_MASK \
    0xFF
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PAYLOAD_DATA0_SHIFT \
    0

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PAYLOAD_DATA1_MASK \
    0xFF00
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PAYLOAD_DATA1_SHIFT \
    8

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PAYLOAD_DATA2_MASK \
    0xFF0000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PAYLOAD_DATA2_SHIFT \
    16

#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PAYLOAD_DATA3_MASK \
    0xFF000000
#define EDC_BIU_REGFILE_TRISC_COUNT_4_NEO_COUNT_4_L1_SIZE_IN_BYTES_400000_L1_CFG_ID_1_ENABLE_PARITY_0_INT_32_1_ENABLED_0_INT_32_1_SIGN_MAGNITUDE_0_ENABLE_INT8_PACKING_0_HALF_FP_BW_0_ENABLE_FP4_PACKING_1_MATH_ROWS_8_L1_CLIENT_DISC_0_FPU_SELF_CHECK_ENABLED_0_SFPU_SELF_CHECK_ENABLED_0_TDMA_SELF_CHECK_ENABLED_0_TRISC_PORT_CNT_1_TRISC_SUB_PORT_CNT_5_UNPACK_RD_PORT_CNT_5_PACK_WR_PORT_CNT_3_NOC_RD_PORT_CNT_4_NOC_WR_PORT_CNT_4_OVRLY_RW_PORT_CNT_1_OVRLY_RW_SUB_PORT_CNT_6_OVRLY_RD_PORT_CNT_2_OVRLY_WR_PORT_CNT_2_IS_NOT_QUASAR_PROJ_0_PAYLOAD_DATA3_SHIFT \
    24

#define GSRS_REG_SCRATCH_MASK 0xFFFFFFFF
#define GSRS_REG_SCRATCH_SHIFT 0

#define NOC_NIU_TARG_ADDR_LO_TARGET_ADDR_LO_MASK 0xFFFFFFFF
#define NOC_NIU_TARG_ADDR_LO_TARGET_ADDR_LO_SHIFT 0

#define NOC_NIU_TARG_ADDR_MID_TARGET_ADDR_MID_MASK 0xFFFFFFFF
#define NOC_NIU_TARG_ADDR_MID_TARGET_ADDR_MID_SHIFT 0

#define NOC_NIU_TARG_ADDR_HI_X_COORD_MASK 0x3F
#define NOC_NIU_TARG_ADDR_HI_X_COORD_SHIFT 0

#define NOC_NIU_TARG_ADDR_HI_Y_COORD_MASK 0xFC0
#define NOC_NIU_TARG_ADDR_HI_Y_COORD_SHIFT 6

#define NOC_NIU_TARG_ADDR_HI_BC_START_X_COORD_MASK 0x3F000
#define NOC_NIU_TARG_ADDR_HI_BC_START_X_COORD_SHIFT 12

#define NOC_NIU_TARG_ADDR_HI_BC_START_Y_COORD_MASK 0xFC0000
#define NOC_NIU_TARG_ADDR_HI_BC_START_Y_COORD_SHIFT 18

#define NOC_NIU_RET_ADDR_LO_RET_ADDR_LO_MASK 0xFFFFFFFF
#define NOC_NIU_RET_ADDR_LO_RET_ADDR_LO_SHIFT 0

#define NOC_NIU_RET_ADDR_MID_RET_ADDR_MID_MASK 0xFFFFFFFF
#define NOC_NIU_RET_ADDR_MID_RET_ADDR_MID_SHIFT 0

#define NOC_NIU_RET_ADDR_HI_X_COORD_MASK 0x3F
#define NOC_NIU_RET_ADDR_HI_X_COORD_SHIFT 0

#define NOC_NIU_RET_ADDR_HI_Y_COORD_MASK 0xFC0
#define NOC_NIU_RET_ADDR_HI_Y_COORD_SHIFT 6

#define NOC_NIU_RET_ADDR_HI_BC_START_X_COORD_MASK 0x3F000
#define NOC_NIU_RET_ADDR_HI_BC_START_X_COORD_SHIFT 12

#define NOC_NIU_RET_ADDR_HI_BC_START_Y_COORD_MASK 0xFC0000
#define NOC_NIU_RET_ADDR_HI_BC_START_Y_COORD_SHIFT 18

#define NOC_NIU_CMD_LO_CMD_AT_CPY_BIT_MASK 0x1
#define NOC_NIU_CMD_LO_CMD_AT_CPY_BIT_SHIFT 0

#define NOC_NIU_CMD_LO_CMD_RW_BIT_MASK 0x2
#define NOC_NIU_CMD_LO_CMD_RW_BIT_SHIFT 1

#define NOC_NIU_CMD_LO_CMD_WR_BE_BIT_MASK 0x4
#define NOC_NIU_CMD_LO_CMD_WR_BE_BIT_SHIFT 2

#define NOC_NIU_CMD_LO_CMD_WR_INLINE_BIT_MASK 0x8
#define NOC_NIU_CMD_LO_CMD_WR_INLINE_BIT_SHIFT 3

#define NOC_NIU_CMD_LO_CMD_WR_INLINE_64_BIT_MASK 0x10
#define NOC_NIU_CMD_LO_CMD_WR_INLINE_64_BIT_SHIFT 4

#define NOC_NIU_CMD_LO_CMD_RESP_MARKED_BIT_MASK 0x20
#define NOC_NIU_CMD_LO_CMD_RESP_MARKED_BIT_SHIFT 5

#define NOC_NIU_CMD_LO_CMD_BRCST_BIT_MASK 0x40
#define NOC_NIU_CMD_LO_CMD_BRCST_BIT_SHIFT 6

#define NOC_NIU_CMD_LO_CMD_LINKED_BIT_MASK 0x80
#define NOC_NIU_CMD_LO_CMD_LINKED_BIT_SHIFT 7

#define NOC_NIU_CMD_LO_CMD_PATH_RESERVE_MASK 0x100
#define NOC_NIU_CMD_LO_CMD_PATH_RESERVE_SHIFT 8

#define NOC_NIU_CMD_LO_CMD_MEM_RD_DROP_ACK_MASK 0x200
#define NOC_NIU_CMD_LO_CMD_MEM_RD_DROP_ACK_SHIFT 9

#define NOC_NIU_CMD_LO_CMD_DYNA_ROUTING_EN_MASK 0x400
#define NOC_NIU_CMD_LO_CMD_DYNA_ROUTING_EN_SHIFT 10

#define NOC_NIU_CMD_LO_CMD_L1_ACC_AT_EN_MASK 0x800
#define NOC_NIU_CMD_LO_CMD_L1_ACC_AT_EN_SHIFT 11

#define NOC_NIU_CMD_LO_CMD_FLUSH_BIT_MASK 0x1000
#define NOC_NIU_CMD_LO_CMD_FLUSH_BIT_SHIFT 12

#define NOC_NIU_CMD_LO_CMD_SNOOP_BIT_MASK 0x2000
#define NOC_NIU_CMD_LO_CMD_SNOOP_BIT_SHIFT 13

#define NOC_NIU_CMD_LO_CMD_STATIC_VC_MASK 0xFC000
#define NOC_NIU_CMD_LO_CMD_STATIC_VC_SHIFT 14

#define NOC_NIU_CMD_LO_RESP_STATIC_VC_MASK 0x3F00000
#define NOC_NIU_CMD_LO_RESP_STATIC_VC_SHIFT 20

#define NOC_NIU_CMD_LO_CMD_PORT_REQ_MASK_MASK 0x7C000000
#define NOC_NIU_CMD_LO_CMD_PORT_REQ_MASK_SHIFT 26

#define NOC_NIU_CMD_HI_CMD_PKT_TAG_ID_MASK 0xF
#define NOC_NIU_CMD_HI_CMD_PKT_TAG_ID_SHIFT 0

#define NOC_NIU_CMD_HI_CMD_FORCE_DIM_ROUTING_MASK 0x10
#define NOC_NIU_CMD_HI_CMD_FORCE_DIM_ROUTING_SHIFT 4

#define NOC_NIU_BRCST_LO_BRCST_XY_BIT_MASK 0x1
#define NOC_NIU_BRCST_LO_BRCST_XY_BIT_SHIFT 0

#define NOC_NIU_BRCST_LO_BRCST_SRC_INCLUDE_MASK 0x2
#define NOC_NIU_BRCST_LO_BRCST_SRC_INCLUDE_SHIFT 1

#define NOC_NIU_BRCST_LO_BRCST_CTRL_STATE_MASK 0xC
#define NOC_NIU_BRCST_LO_BRCST_CTRL_STATE_SHIFT 2

#define NOC_NIU_BRCST_LO_BRCST_ACTIVE_NODE_MASK 0x10
#define NOC_NIU_BRCST_LO_BRCST_ACTIVE_NODE_SHIFT 4

#define NOC_NIU_BRCST_LO_BRCST_END_NODE_MASK 0x7E0
#define NOC_NIU_BRCST_LO_BRCST_END_NODE_SHIFT 5

#define NOC_NIU_BRCST_LO_QUAD_EXCL_ENABLE_MASK 0x800
#define NOC_NIU_BRCST_LO_QUAD_EXCL_ENABLE_SHIFT 11

#define NOC_NIU_BRCST_LO_QUAD_EXCL_COORD_X_MASK 0x3F000
#define NOC_NIU_BRCST_LO_QUAD_EXCL_COORD_X_SHIFT 12

#define NOC_NIU_BRCST_LO_QUAD_EXCL_COORD_Y_MASK 0xFC0000
#define NOC_NIU_BRCST_LO_QUAD_EXCL_COORD_Y_SHIFT 18

#define NOC_NIU_BRCST_LO_QUAD_EXCL_DIR_X_MASK 0x1000000
#define NOC_NIU_BRCST_LO_QUAD_EXCL_DIR_X_SHIFT 24

#define NOC_NIU_BRCST_LO_QUAD_EXCL_DIR_Y_MASK 0x2000000
#define NOC_NIU_BRCST_LO_QUAD_EXCL_DIR_Y_SHIFT 25

#define NOC_NIU_BRCST_LO_STRIDED_KEEP_X_MASK 0xC000000
#define NOC_NIU_BRCST_LO_STRIDED_KEEP_X_SHIFT 26

#define NOC_NIU_BRCST_LO_STRIDED_SKIP_X_MASK 0x30000000
#define NOC_NIU_BRCST_LO_STRIDED_SKIP_X_SHIFT 28

#define NOC_NIU_BRCST_LO_STRIDED_KEEP_Y_MASK 0xC0000000
#define NOC_NIU_BRCST_LO_STRIDED_KEEP_Y_SHIFT 30

#define NOC_NIU_BRCST_HI_STRIDED_SKIP_Y_MASK 0x3
#define NOC_NIU_BRCST_HI_STRIDED_SKIP_Y_SHIFT 0

#define NOC_NIU_AT_LEN_AT_IND_32_MASK 0x3
#define NOC_NIU_AT_LEN_AT_IND_32_SHIFT 0

#define NOC_NIU_AT_LEN_AT_WRAP_MASK 0x7C
#define NOC_NIU_AT_LEN_AT_WRAP_SHIFT 2

#define NOC_NIU_AT_LEN_RSVD_7_BITS_MASK 0x380
#define NOC_NIU_AT_LEN_RSVD_7_BITS_SHIFT 7

#define NOC_NIU_AT_LEN_AT_IND_32_SRC_MASK 0x400
#define NOC_NIU_AT_LEN_AT_IND_32_SRC_SHIFT 10

#define NOC_NIU_AT_LEN_RSVD_1_BIT_MASK 0x800
#define NOC_NIU_AT_LEN_RSVD_1_BIT_SHIFT 11

#define NOC_NIU_AT_LEN_AT_INSTRN_MASK 0xF000
#define NOC_NIU_AT_LEN_AT_INSTRN_SHIFT 12

#define NOC_NIU_AT_LEN_RSVD_16_BITS_MASK 0xFFFF0000
#define NOC_NIU_AT_LEN_RSVD_16_BITS_SHIFT 16

#define NOC_NIU_L1_ACC_AT_INSTRN_DATA_FORMAT_MASK 0x7
#define NOC_NIU_L1_ACC_AT_INSTRN_DATA_FORMAT_SHIFT 0

#define NOC_NIU_L1_ACC_AT_INSTRN_DISABLE_SAT_MASK 0x8
#define NOC_NIU_L1_ACC_AT_INSTRN_DISABLE_SAT_SHIFT 3

#define NOC_NIU_L1_ACC_AT_INSTRN_AT_INSTRN_MASK 0xF000
#define NOC_NIU_L1_ACC_AT_INSTRN_AT_INSTRN_SHIFT 12

#define NOC_NIU_SEC_CTRL_SEC_CTRL_LEVEL_MASK 0xF
#define NOC_NIU_SEC_CTRL_SEC_CTRL_LEVEL_SHIFT 0

#define NOC_NIU_SEC_CTRL_GROUP_ID_MASK 0xF0
#define NOC_NIU_SEC_CTRL_GROUP_ID_SHIFT 4

#define NOC_NIU_AT_DATA_ATOMIC_DATA_MASK 0xFFFFFFFF
#define NOC_NIU_AT_DATA_ATOMIC_DATA_SHIFT 0

#define NOC_NIU_INLINE_DATA_LO_INLINE_DATA_LO_MASK 0xFFFFFFFF
#define NOC_NIU_INLINE_DATA_LO_INLINE_DATA_LO_SHIFT 0

#define NOC_NIU_INLINE_DATA_HI_INLINE_DATA_HI_MASK 0xFFFFFFFF
#define NOC_NIU_INLINE_DATA_HI_INLINE_DATA_HI_SHIFT 0

#define NOC_NIU_BYTE_ENABLE_BYTE_ENABLE_MASK 0xFFFFFFFF
#define NOC_NIU_BYTE_ENABLE_BYTE_ENABLE_SHIFT 0

#define NOC_NIU_CMD_CTRL_CMD_PENDING_MASK 0x1
#define NOC_NIU_CMD_CTRL_CMD_PENDING_SHIFT 0

#define NOC_NIU_NODE_ID_LOCAL_NODEID_X_MASK 0xFF
#define NOC_NIU_NODE_ID_LOCAL_NODEID_X_SHIFT 0

#define NOC_NIU_NODE_ID_LOCAL_NODEID_Y_MASK 0xFF00
#define NOC_NIU_NODE_ID_LOCAL_NODEID_Y_SHIFT 8

#define NOC_NIU_NODE_ID_NOC_X_SIZE_MASK 0xFF0000
#define NOC_NIU_NODE_ID_NOC_X_SIZE_SHIFT 16

#define NOC_NIU_NODE_ID_NOC_Y_SIZE_MASK 0xFF000000
#define NOC_NIU_NODE_ID_NOC_Y_SIZE_SHIFT 24

#define NOC_NIU_ENDPOINT_ID_ENDPOINT_ID_MASK 0xFFFFFFFF
#define NOC_NIU_ENDPOINT_ID_ENDPOINT_ID_SHIFT 0

#define NOC_NIU_NUM_MEM_PARITY_ERR_NUM_MEM_PARITY_ERR_MASK 0xFFFF
#define NOC_NIU_NUM_MEM_PARITY_ERR_NUM_MEM_PARITY_ERR_SHIFT 0

#define NOC_NIU_NUM_HEADER_1B_ERR_NUM_HEADER_1B_ERR_MASK 0xFFFF
#define NOC_NIU_NUM_HEADER_1B_ERR_NUM_HEADER_1B_ERR_SHIFT 0

#define NOC_NIU_NUM_HEADER_2B_ERR_NUM_HEADER_2B_ERR_MASK 0xFFFF
#define NOC_NIU_NUM_HEADER_2B_ERR_NUM_HEADER_2B_ERR_SHIFT 0

#define NOC_NIU_ECC_CTRL_MEM_PARITY_ERR_CLEAR_MASK 0x1
#define NOC_NIU_ECC_CTRL_MEM_PARITY_ERR_CLEAR_SHIFT 0

#define NOC_NIU_ECC_CTRL_HEADER_1B_ERR_CLEAR_MASK 0x2
#define NOC_NIU_ECC_CTRL_HEADER_1B_ERR_CLEAR_SHIFT 1

#define NOC_NIU_ECC_CTRL_HEADER_2B_ERR_CLEAR_MASK 0x4
#define NOC_NIU_ECC_CTRL_HEADER_2B_ERR_CLEAR_SHIFT 2

#define NOC_NIU_ECC_CTRL_MEM_PARITY_ERR_FORCE_MASK 0x8
#define NOC_NIU_ECC_CTRL_MEM_PARITY_ERR_FORCE_SHIFT 3

#define NOC_NIU_ECC_CTRL_HEADER_1B_ERR_FORCE_MASK 0x10
#define NOC_NIU_ECC_CTRL_HEADER_1B_ERR_FORCE_SHIFT 4

#define NOC_NIU_ECC_CTRL_HEADER_2B_ERR_FORCE_MASK 0x20
#define NOC_NIU_ECC_CTRL_HEADER_2B_ERR_FORCE_SHIFT 5

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_0_MASK 0x1
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_0_SHIFT 0

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_1_MASK 0x2
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_1_SHIFT 1

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_2_MASK 0x4
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_2_SHIFT 2

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_3_MASK 0x8
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_3_SHIFT 3

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_4_MASK 0x10
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_4_SHIFT 4

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_5_MASK 0x20
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_5_SHIFT 5

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_6_MASK 0x40
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_6_SHIFT 6

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_7_MASK 0x80
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_7_SHIFT 7

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_8_MASK 0x100
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_8_SHIFT 8

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_9_MASK 0x200
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_9_SHIFT 9

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_10_MASK 0x400
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_10_SHIFT 10

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_11_MASK 0x800
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_11_SHIFT 11

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_12_MASK 0x1000
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_12_SHIFT 12

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_13_MASK 0x2000
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_13_SHIFT 13

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_14_MASK 0x4000
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_14_SHIFT 14

#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_15_MASK 0x8000
#define NOC_NIU_CLEAR_OUTSTANDING_REQ_CNT_CLEAR_COUNTER_15_SHIFT 15

#define NOC_NIU_CMD_BUF_AVAIL_CMD_BUF_AVAIL_MASK 0xFFFFFFFF
#define NOC_NIU_CMD_BUF_AVAIL_CMD_BUF_AVAIL_SHIFT 0

#define NOC_NIU_CMD_BUF_OVFL_CMD_BUF_OVFL_MASK 0xFFFFFFFF
#define NOC_NIU_CMD_BUF_OVFL_CMD_BUF_OVFL_SHIFT 0

#define NOC_NIU_SENT_TARG_ADDR_LO_TARGET_ADDR_LO_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_TARG_ADDR_LO_TARGET_ADDR_LO_SHIFT 0

#define NOC_NIU_SENT_TARG_ADDR_MID_TARGET_ADDR_MID_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_TARG_ADDR_MID_TARGET_ADDR_MID_SHIFT 0

#define NOC_NIU_SENT_TARG_ADDR_HI_X_COORD_MASK 0xFF
#define NOC_NIU_SENT_TARG_ADDR_HI_X_COORD_SHIFT 0

#define NOC_NIU_SENT_TARG_ADDR_HI_Y_COORD_MASK 0xFF00
#define NOC_NIU_SENT_TARG_ADDR_HI_Y_COORD_SHIFT 8

#define NOC_NIU_SENT_TARG_ADDR_HI_BC_START_X_COORD_MASK 0xFF0000
#define NOC_NIU_SENT_TARG_ADDR_HI_BC_START_X_COORD_SHIFT 16

#define NOC_NIU_SENT_TARG_ADDR_HI_BC_START_Y_COORD_MASK 0xFF000000
#define NOC_NIU_SENT_TARG_ADDR_HI_BC_START_Y_COORD_SHIFT 24

#define NOC_NIU_SENT_RET_ADDR_LO_RET_ADDR_LO_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_RET_ADDR_LO_RET_ADDR_LO_SHIFT 0

#define NOC_NIU_SENT_RET_ADDR_MID_RET_ADDR_MID_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_RET_ADDR_MID_RET_ADDR_MID_SHIFT 0

#define NOC_NIU_SENT_RET_ADDR_HI_X_COORD_MASK 0xFF
#define NOC_NIU_SENT_RET_ADDR_HI_X_COORD_SHIFT 0

#define NOC_NIU_SENT_RET_ADDR_HI_Y_COORD_MASK 0xFF00
#define NOC_NIU_SENT_RET_ADDR_HI_Y_COORD_SHIFT 8

#define NOC_NIU_SENT_CMD_LO_CMD_AT_CPY_BIT_MASK 0x1
#define NOC_NIU_SENT_CMD_LO_CMD_AT_CPY_BIT_SHIFT 0

#define NOC_NIU_SENT_CMD_LO_CMD_RW_BIT_MASK 0x2
#define NOC_NIU_SENT_CMD_LO_CMD_RW_BIT_SHIFT 1

#define NOC_NIU_SENT_CMD_LO_CMD_WR_BE_BIT_MASK 0x4
#define NOC_NIU_SENT_CMD_LO_CMD_WR_BE_BIT_SHIFT 2

#define NOC_NIU_SENT_CMD_LO_CMD_WR_INLINE_BIT_MASK 0x8
#define NOC_NIU_SENT_CMD_LO_CMD_WR_INLINE_BIT_SHIFT 3

#define NOC_NIU_SENT_CMD_LO_CMD_WR_INLINE_64_BIT_MASK 0x10
#define NOC_NIU_SENT_CMD_LO_CMD_WR_INLINE_64_BIT_SHIFT 4

#define NOC_NIU_SENT_CMD_LO_CMD_RESP_MARKED_BIT_MASK 0x20
#define NOC_NIU_SENT_CMD_LO_CMD_RESP_MARKED_BIT_SHIFT 5

#define NOC_NIU_SENT_CMD_LO_CMD_BRCST_BIT_MASK 0x40
#define NOC_NIU_SENT_CMD_LO_CMD_BRCST_BIT_SHIFT 6

#define NOC_NIU_SENT_CMD_LO_CMD_LINKED_BIT_MASK 0x80
#define NOC_NIU_SENT_CMD_LO_CMD_LINKED_BIT_SHIFT 7

#define NOC_NIU_SENT_CMD_LO_CMD_PATH_RESERVE_MASK 0x100
#define NOC_NIU_SENT_CMD_LO_CMD_PATH_RESERVE_SHIFT 8

#define NOC_NIU_SENT_CMD_LO_CMD_MEM_RD_DROP_ACK_MASK 0x200
#define NOC_NIU_SENT_CMD_LO_CMD_MEM_RD_DROP_ACK_SHIFT 9

#define NOC_NIU_SENT_CMD_LO_CMD_DYNA_ROUTING_EN_MASK 0x400
#define NOC_NIU_SENT_CMD_LO_CMD_DYNA_ROUTING_EN_SHIFT 10

#define NOC_NIU_SENT_CMD_LO_CMD_L1_ACC_AT_EN_MASK 0x800
#define NOC_NIU_SENT_CMD_LO_CMD_L1_ACC_AT_EN_SHIFT 11

#define NOC_NIU_SENT_CMD_LO_CMD_FLUSH_BIT_MASK 0x1000
#define NOC_NIU_SENT_CMD_LO_CMD_FLUSH_BIT_SHIFT 12

#define NOC_NIU_SENT_CMD_LO_CMD_SNOOP_BIT_MASK 0x2000
#define NOC_NIU_SENT_CMD_LO_CMD_SNOOP_BIT_SHIFT 13

#define NOC_NIU_SENT_CMD_LO_CMD_STATIC_VC_MASK 0xFC000
#define NOC_NIU_SENT_CMD_LO_CMD_STATIC_VC_SHIFT 14

#define NOC_NIU_SENT_CMD_LO_RESP_STATIC_VC_MASK 0x3F00000
#define NOC_NIU_SENT_CMD_LO_RESP_STATIC_VC_SHIFT 20

#define NOC_NIU_SENT_CMD_LO_CMD_PORT_REQ_MASK_MASK 0x7C000000
#define NOC_NIU_SENT_CMD_LO_CMD_PORT_REQ_MASK_SHIFT 26

#define NOC_NIU_SENT_CMD_HI_CMD_PKT_TAG_ID_MASK 0xF
#define NOC_NIU_SENT_CMD_HI_CMD_PKT_TAG_ID_SHIFT 0

#define NOC_NIU_SENT_BRCST_LO_BRCST_XY_BIT_MASK 0x1
#define NOC_NIU_SENT_BRCST_LO_BRCST_XY_BIT_SHIFT 0

#define NOC_NIU_SENT_BRCST_LO_BRCST_SRC_INCLUDE_MASK 0x2
#define NOC_NIU_SENT_BRCST_LO_BRCST_SRC_INCLUDE_SHIFT 1

#define NOC_NIU_SENT_BRCST_LO_BRCST_CTRL_STATE_MASK 0xC
#define NOC_NIU_SENT_BRCST_LO_BRCST_CTRL_STATE_SHIFT 2

#define NOC_NIU_SENT_BRCST_LO_BRCST_ACTIVE_NODE_MASK 0x10
#define NOC_NIU_SENT_BRCST_LO_BRCST_ACTIVE_NODE_SHIFT 4

#define NOC_NIU_SENT_BRCST_LO_BRCST_END_NODE_MASK 0x1FE0
#define NOC_NIU_SENT_BRCST_LO_BRCST_END_NODE_SHIFT 5

#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_ENABLE_MASK 0x2000
#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_ENABLE_SHIFT 13

#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_COORD_X_MASK 0x3FC000
#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_COORD_X_SHIFT 14

#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_COORD_Y_MASK 0x3FC00000
#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_COORD_Y_SHIFT 22

#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_DIR_X_MASK 0x40000000
#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_DIR_X_SHIFT 30

#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_DIR_Y_MASK 0x80000000
#define NOC_NIU_SENT_BRCST_LO_QUAD_EXCL_DIR_Y_SHIFT 31

#define NOC_NIU_SENT_BRCST_HI_STRIDED_KEEP_X_MASK 0x3
#define NOC_NIU_SENT_BRCST_HI_STRIDED_KEEP_X_SHIFT 0

#define NOC_NIU_SENT_BRCST_HI_STRIDED_SKIP_X_MASK 0xC
#define NOC_NIU_SENT_BRCST_HI_STRIDED_SKIP_X_SHIFT 2

#define NOC_NIU_SENT_BRCST_HI_STRIDED_KEEP_Y_MASK 0x30
#define NOC_NIU_SENT_BRCST_HI_STRIDED_KEEP_Y_SHIFT 4

#define NOC_NIU_SENT_BRCST_HI_STRIDED_SKIP_Y_MASK 0xC0
#define NOC_NIU_SENT_BRCST_HI_STRIDED_SKIP_Y_SHIFT 6

#define NOC_NIU_SENT_AT_LEN_AT_LEN_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_AT_LEN_AT_LEN_SHIFT 0

#define NOC_NIU_SENT_L1_ACC_AT_INSTRN_DATA_FORMAT_MASK 0x7
#define NOC_NIU_SENT_L1_ACC_AT_INSTRN_DATA_FORMAT_SHIFT 0

#define NOC_NIU_SENT_L1_ACC_AT_INSTRN_DISABLE_SAT_MASK 0x8
#define NOC_NIU_SENT_L1_ACC_AT_INSTRN_DISABLE_SAT_SHIFT 3

#define NOC_NIU_SENT_L1_ACC_AT_INSTRN_AT_INSTRN_MASK 0xF000
#define NOC_NIU_SENT_L1_ACC_AT_INSTRN_AT_INSTRN_SHIFT 12

#define NOC_NIU_SENT_SEC_CTRL_SEC_CTRL_LEVEL_MASK 0xF
#define NOC_NIU_SENT_SEC_CTRL_SEC_CTRL_LEVEL_SHIFT 0

#define NOC_NIU_SENT_SEC_CTRL_GROUP_ID_MASK 0xF0
#define NOC_NIU_SENT_SEC_CTRL_GROUP_ID_SHIFT 4

#define NOC_NIU_SENT_AT_DATA_ATOMIC_DATA_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_AT_DATA_ATOMIC_DATA_SHIFT 0

#define NOC_NIU_SENT_INLINE_DATA_LO_INLINE_DATA_LO_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_INLINE_DATA_LO_INLINE_DATA_LO_SHIFT 0

#define NOC_NIU_SENT_INLINE_DATA_HI_INLINE_DATA_HI_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_INLINE_DATA_HI_INLINE_DATA_HI_SHIFT 0

#define NOC_NIU_SENT_BYTE_ENABLE_BYTE_ENABLE_MASK 0xFFFFFFFF
#define NOC_NIU_SENT_BYTE_ENABLE_BYTE_ENABLE_SHIFT 0

#define NOC_CONFIG_NIU_CONFIG_CLK_GATING_ENABLE_MASK 0x1
#define NOC_CONFIG_NIU_CONFIG_CLK_GATING_ENABLE_SHIFT 0

#define NOC_CONFIG_NIU_CONFIG_CLK_GATING_HYST_VAL_MASK 0xFE
#define NOC_CONFIG_NIU_CONFIG_CLK_GATING_HYST_VAL_SHIFT 1

#define NOC_CONFIG_NIU_CONFIG_MEM_PARITY_ENABLE_MASK 0x100
#define NOC_CONFIG_NIU_CONFIG_MEM_PARITY_ENABLE_SHIFT 8

#define NOC_CONFIG_NIU_CONFIG_ECC_INTERRUPT_ENABLE_MASK 0xE00
#define NOC_CONFIG_NIU_CONFIG_ECC_INTERRUPT_ENABLE_SHIFT 9

#define NOC_CONFIG_NIU_CONFIG_TILE_CLK_DISABLE_MASK 0x1000
#define NOC_CONFIG_NIU_CONFIG_TILE_CLK_DISABLE_SHIFT 12

#define NOC_CONFIG_NIU_CONFIG_NOC2AXI_DOUBLE_STORE_ENABLE_MASK 0x2000
#define NOC_CONFIG_NIU_CONFIG_NOC2AXI_DOUBLE_STORE_ENABLE_SHIFT 13

#define NOC_CONFIG_NIU_CONFIG_NIU_TIMEOUT_IRQ_EN_MASK 0x4000
#define NOC_CONFIG_NIU_CONFIG_NIU_TIMEOUT_IRQ_EN_SHIFT 14

#define NOC_CONFIG_NIU_CONFIG_AXI_ENABLE_MASK 0x8000
#define NOC_CONFIG_NIU_CONFIG_AXI_ENABLE_SHIFT 15

#define NOC_CONFIG_NIU_CONFIG_CMD_BUF_ENABLE_MASK 0x10000
#define NOC_CONFIG_NIU_CONFIG_CMD_BUF_ENABLE_SHIFT 16

#define NOC_CONFIG_NIU_CONFIG_AUTOINLINE_DISABLE_MASK 0x20000
#define NOC_CONFIG_NIU_CONFIG_AUTOINLINE_DISABLE_SHIFT 17

#define NOC_CONFIG_NIU_CONFIG_ALWAYS_FLUSH_MASK 0x40000
#define NOC_CONFIG_NIU_CONFIG_ALWAYS_FLUSH_SHIFT 18

#define NOC_CONFIG_ROUTER_CONFIG_CLK_GATING_ENABLE_MASK 0x1
#define NOC_CONFIG_ROUTER_CONFIG_CLK_GATING_ENABLE_SHIFT 0

#define NOC_CONFIG_ROUTER_CONFIG_CLK_GATING_HYST_VAL_MASK 0xFE
#define NOC_CONFIG_ROUTER_CONFIG_CLK_GATING_HYST_VAL_SHIFT 1

#define NOC_CONFIG_ROUTER_CONFIG_MAX_BACKOFF_EXP_MASK 0xF00
#define NOC_CONFIG_ROUTER_CONFIG_MAX_BACKOFF_EXP_SHIFT 8

#define NOC_CONFIG_ROUTER_CONFIG_LOG2_BASIC_TIMEOUT_DELAY_MASK 0xF000
#define NOC_CONFIG_ROUTER_CONFIG_LOG2_BASIC_TIMEOUT_DELAY_SHIFT 12

#define NOC_CONFIG_ROUTER_CONFIG_MEM_PARITY_ENABLE_MASK 0x10000
#define NOC_CONFIG_ROUTER_CONFIG_MEM_PARITY_ENABLE_SHIFT 16

#define NOC_CONFIG_ROUTER_CONFIG_HEADER_CHK_BITS_ENABLE_MASK 0x20000
#define NOC_CONFIG_ROUTER_CONFIG_HEADER_CHK_BITS_ENABLE_SHIFT 17

#define NOC_CONFIG_ROUTER_CONFIG_HEADER_SECDED_CORRECT_ENABLE_MASK 0x40000
#define NOC_CONFIG_ROUTER_CONFIG_HEADER_SECDED_CORRECT_ENABLE_SHIFT 18

#define NOC_CONFIG_BROADCAST_DISABLE_BROADCAST_DISABLE_MASK 0xFFFFFFFF
#define NOC_CONFIG_BROADCAST_DISABLE_BROADCAST_DISABLE_SHIFT 0

#define NOC_CONFIG_MEM_SHUTDOWN_CONTROL_TSMC_SD_MASK 0x1
#define NOC_CONFIG_MEM_SHUTDOWN_CONTROL_TSMC_SD_SHIFT 0

#define NOC_CONFIG_MEM_SHUTDOWN_CONTROL_TSMC_DSLP_MASK 0x2
#define NOC_CONFIG_MEM_SHUTDOWN_CONTROL_TSMC_DSLP_SHIFT 1

#define NOC_CONFIG_MEM_SHUTDOWN_CONTROL_TSMC_DSLPLV_MASK 0x4
#define NOC_CONFIG_MEM_SHUTDOWN_CONTROL_TSMC_DSLPLV_SHIFT 2

#define NOC_CONFIG_DEBUG_COUNTER_RESET_ROUTER_OUTGOING_FLIT_COUNTER_RESET_MASK 0x1
#define NOC_CONFIG_DEBUG_COUNTER_RESET_ROUTER_OUTGOING_FLIT_COUNTER_RESET_SHIFT 0

#define NOC_CONFIG_DEBUG_COUNTER_RESET_CMD_BUF_OVFL_CLEAR_MASK 0x10
#define NOC_CONFIG_DEBUG_COUNTER_RESET_CMD_BUF_OVFL_CLEAR_SHIFT 4

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CFG_INTERRUPT_ENABLE_MASK 0xFFFF
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CFG_INTERRUPT_ENABLE_SHIFT 0

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CFG_CLEAR_ON_READ_DISABLE_MASK 0x10000000
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CFG_CLEAR_ON_READ_DISABLE_SHIFT 28

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_0_CLEAR_MASK 0x1
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_0_CLEAR_SHIFT 0

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_1_CLEAR_MASK 0x2
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_1_CLEAR_SHIFT 1

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_2_CLEAR_MASK 0x4
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_2_CLEAR_SHIFT 2

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_3_CLEAR_MASK 0x8
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_3_CLEAR_SHIFT 3

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_4_CLEAR_MASK 0x10
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_4_CLEAR_SHIFT 4

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_5_CLEAR_MASK 0x20
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_5_CLEAR_SHIFT 5

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_6_CLEAR_MASK 0x40
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_6_CLEAR_SHIFT 6

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_7_CLEAR_MASK 0x80
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_7_CLEAR_SHIFT 7

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_8_CLEAR_MASK 0x100
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_8_CLEAR_SHIFT 8

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_9_CLEAR_MASK 0x200
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_9_CLEAR_SHIFT 9

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_10_CLEAR_MASK 0x400
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_10_CLEAR_SHIFT 10

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_11_CLEAR_MASK 0x800
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_11_CLEAR_SHIFT 11

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_12_CLEAR_MASK 0x1000
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_12_CLEAR_SHIFT 12

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_13_CLEAR_MASK 0x2000
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_13_CLEAR_SHIFT 13

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_14_CLEAR_MASK 0x4000
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_14_CLEAR_SHIFT 14

#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_15_CLEAR_MASK 0x8000
#define NOC_CONFIG_MST_IF_ID_TRANSACTION_COUNT_RTZ_CLR_BIT_15_CLEAR_SHIFT 15

#define NOC_CONFIG_VC_DIM_ORDER_DATA_MASK 0xFFFFFFFF
#define NOC_CONFIG_VC_DIM_ORDER_DATA_SHIFT 0

#define NOC_CONFIG_THROTTLER_CYCLES_PER_WINDOW_DATA_MASK 0xFFFFFFFF
#define NOC_CONFIG_THROTTLER_CYCLES_PER_WINDOW_DATA_SHIFT 0

#define NOC_CONFIG_THROTTLER_HANDSHAKES_PER_WINDOW_DATA_MASK 0xFFFFFFFF
#define NOC_CONFIG_THROTTLER_HANDSHAKES_PER_WINDOW_DATA_SHIFT 0

#define NOC_CONFIG_NIU_TIMEOUT_DETECTED_DATA_MASK 0x1
#define NOC_CONFIG_NIU_TIMEOUT_DETECTED_DATA_SHIFT 0

#define NOC_CONFIG_NIU_TIMEOUT_VALUE_DATA_MASK 0xFFFFFFFF
#define NOC_CONFIG_NIU_TIMEOUT_VALUE_DATA_SHIFT 0

#define NOC_CONFIG_INVALID_FENCE_START_ADDR_START_ADDR_MASK 0xFFFFFFFF
#define NOC_CONFIG_INVALID_FENCE_START_ADDR_START_ADDR_SHIFT 0

#define NOC_CONFIG_INVALID_FENCE_END_ADDR_END_ADDR_MASK 0xFFFFFFFF
#define NOC_CONFIG_INVALID_FENCE_END_ADDR_END_ADDR_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_4_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_4_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_5_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_5_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_6_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_6_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_7_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_7_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_8_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_8_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_9_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_9_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_10_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_10_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_11_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN0_11_DATA_SHIFT 0

#define NOC_CONFIG_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC0_MASK 0xFF
#define NOC_CONFIG_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC0_SHIFT 0

#define NOC_CONFIG_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC1_MASK 0xFF00
#define NOC_CONFIG_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC1_SHIFT 8

#define NOC_CONFIG_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC2_MASK 0xFF0000
#define NOC_CONFIG_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC2_SHIFT 16

#define NOC_CONFIG_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC3_MASK 0xFF000000
#define NOC_CONFIG_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC3_SHIFT 24

#define NOC_CONFIG_VC_THROTTLER_CYCLES_PER_WINDOW_DATA_MASK 0xFF
#define NOC_CONFIG_VC_THROTTLER_CYCLES_PER_WINDOW_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_4_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_4_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_5_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_5_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_6_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_6_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_7_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_7_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_8_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_8_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_9_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_9_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_10_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_10_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_11_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_ADDR_HASH_FN1_11_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_FN0_MASK_MATCH_MASK_MASK 0x3FF
#define NOC_CONFIG_FLEX_PORT_FN0_MASK_MATCH_MASK_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_FN0_MASK_MATCH_MATCH_MASK 0x3FF0000
#define NOC_CONFIG_FLEX_PORT_FN0_MASK_MATCH_MATCH_SHIFT 16

#define NOC_CONFIG_FLEX_PORT_FN1_MASK_MATCH_MASK_MASK 0x3FF
#define NOC_CONFIG_FLEX_PORT_FN1_MASK_MATCH_MASK_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_FN1_MASK_MATCH_MATCH_MASK 0x3FF0000
#define NOC_CONFIG_FLEX_PORT_FN1_MASK_MATCH_MATCH_SHIFT 16

#define NOC_CONFIG_FLEX_PORT_RD_PORT_IN_ORDER_MASK_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_RD_PORT_IN_ORDER_MASK_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_RD_PORT_IN_ORDER_MATCH_DATA_MASK 0x3FFFF
#define NOC_CONFIG_FLEX_PORT_RD_PORT_IN_ORDER_MATCH_DATA_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_RD_PORT_WRITE_IN_ORDER_MASK 0x1
#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_RD_PORT_WRITE_IN_ORDER_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_RD_PORT_ALL_IN_ORDER_MASK 0x2
#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_RD_PORT_ALL_IN_ORDER_SHIFT 1

#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_RD_PORT_RW_BARRIER_ORDER_MASK 0x4
#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_RD_PORT_RW_BARRIER_ORDER_SHIFT 2

#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_RD_PORT_PERF_CNT_ENABLE_MASK 0x8
#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_RD_PORT_PERF_CNT_ENABLE_SHIFT 3

#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_WR_PORT_WRITE_IN_ORDER_MASK 0x10000
#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_WR_PORT_WRITE_IN_ORDER_SHIFT 16

#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_WR_PORT_ALL_IN_ORDER_MASK 0x20000
#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_WR_PORT_ALL_IN_ORDER_SHIFT 17

#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_WR_PORT_RW_BARRIER_ORDER_MASK 0x40000
#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_WR_PORT_RW_BARRIER_ORDER_SHIFT 18

#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_WR_PORT_PERF_CNT_ENABLE_MASK 0x80000
#define NOC_CONFIG_FLEX_PORT_RD_PORT_RD_WR_GLOBAL_ENABLES_WR_PORT_PERF_CNT_ENABLE_SHIFT 19

#define NOC_CONFIG_FLEX_PORT_STATUS_MUX_CFG_RD_WR_MASK 0x1
#define NOC_CONFIG_FLEX_PORT_STATUS_MUX_CFG_RD_WR_SHIFT 0

#define NOC_CONFIG_FLEX_PORT_STATUS_MUX_CFG_IN_ORDER_MASK 0x1F00
#define NOC_CONFIG_FLEX_PORT_STATUS_MUX_CFG_IN_ORDER_SHIFT 8

#define NOC_STATUS_NIU_MST_ATOMIC_RESP_RECEIVED_ATOMIC_RESP_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_ATOMIC_RESP_RECEIVED_ATOMIC_RESP_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_MST_WR_ACK_RECEIVED_WR_ACK_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_WR_ACK_RECEIVED_WR_ACK_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_MST_RD_RESP_RECEIVED_RD_RESP_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_RD_RESP_RECEIVED_RD_RESP_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_MST_RD_DATA_WORD_RECEIVED_RD_DATA_WORD_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_RD_DATA_WORD_RECEIVED_RD_DATA_WORD_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_MST_CMD_ACCEPTED_CMD_ACCEPTED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_CMD_ACCEPTED_CMD_ACCEPTED_SHIFT 0

#define NOC_STATUS_NIU_MST_RD_REQ_SENT_RD_REQ_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_RD_REQ_SENT_RD_REQ_SENT_SHIFT 0

#define NOC_STATUS_NIU_MST_NON_POSTED_ATOMIC_SENT_NON_POSTED_ATOMIC_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_NON_POSTED_ATOMIC_SENT_NON_POSTED_ATOMIC_SENT_SHIFT 0

#define NOC_STATUS_NIU_MST_POSTED_ATOMIC_SENT_POSTED_ATOMIC_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_POSTED_ATOMIC_SENT_POSTED_ATOMIC_SENT_SHIFT 0

#define NOC_STATUS_NIU_MST_NON_POSTED_WR_DATA_WORD_SENT_NON_POSTED_WR_DATA_WORD_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_NON_POSTED_WR_DATA_WORD_SENT_NON_POSTED_WR_DATA_WORD_SENT_SHIFT 0

#define NOC_STATUS_NIU_MST_POSTED_WR_DATA_WORD_SENT_POSTED_WR_DATA_WORD_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_POSTED_WR_DATA_WORD_SENT_POSTED_WR_DATA_WORD_SENT_SHIFT 0

#define NOC_STATUS_NIU_MST_NON_POSTED_WR_REQ_SENT_NON_POSTED_WR_REQ_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_NON_POSTED_WR_REQ_SENT_NON_POSTED_WR_REQ_SENT_SHIFT 0

#define NOC_STATUS_NIU_MST_POSTED_WR_REQ_SENT_POSTED_WR_REQ_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_POSTED_WR_REQ_SENT_POSTED_WR_REQ_SENT_SHIFT 0

#define NOC_STATUS_NIU_MST_NON_POSTED_WR_REQ_STARTED_NON_POSTED_WR_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_NON_POSTED_WR_REQ_STARTED_NON_POSTED_WR_REQ_STARTED_SHIFT 0

#define NOC_STATUS_NIU_MST_POSTED_WR_REQ_STARTED_POSTED_WR_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_POSTED_WR_REQ_STARTED_POSTED_WR_REQ_STARTED_SHIFT 0

#define NOC_STATUS_NIU_MST_RD_REQ_STARTED_RD_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_RD_REQ_STARTED_RD_REQ_STARTED_SHIFT 0

#define NOC_STATUS_NIU_MST_NON_POSTED_ATOMIC_STARTED_NON_POSTED_ATOMIC_STARTED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_MST_NON_POSTED_ATOMIC_STARTED_NON_POSTED_ATOMIC_STARTED_SHIFT 0

#define NOC_STATUS_NIU_MST_ID_TRANSACTION_COUNT_ID_TRANSACTION_MASK 0xFF
#define NOC_STATUS_NIU_MST_ID_TRANSACTION_COUNT_ID_TRANSACTION_SHIFT 0

#define NOC_STATUS_NIU_MST_ID_OUTGOING_WRITES_COUNT_ID_OUTGOING_WRITES_MASK 0xFF
#define NOC_STATUS_NIU_MST_ID_OUTGOING_WRITES_COUNT_ID_OUTGOING_WRITES_SHIFT 0

#define NOC_STATUS_NIU_SLV_ATOMIC_RESP_SENT_ATOMIC_RESP_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_ATOMIC_RESP_SENT_ATOMIC_RESP_SENT_SHIFT 0

#define NOC_STATUS_NIU_SLV_WR_ACK_SENT_WR_ACK_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_WR_ACK_SENT_WR_ACK_SENT_SHIFT 0

#define NOC_STATUS_NIU_SLV_RD_RESP_SENT_RD_RESP_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_RD_RESP_SENT_RD_RESP_SENT_SHIFT 0

#define NOC_STATUS_NIU_SLV_RD_DATA_WORD_SENT_RD_DATA_WORD_SENT_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_RD_DATA_WORD_SENT_RD_DATA_WORD_SENT_SHIFT 0

#define NOC_STATUS_NIU_SLV_REQ_ACCEPTED_REQ_ACCEPTED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_REQ_ACCEPTED_REQ_ACCEPTED_SHIFT 0

#define NOC_STATUS_NIU_SLV_RD_REQ_RECEIVED_RD_REQ_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_RD_REQ_RECEIVED_RD_REQ_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_SLV_NON_POSTED_ATOMIC_RECEIVED_NON_POSTED_ATOMIC_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_NON_POSTED_ATOMIC_RECEIVED_NON_POSTED_ATOMIC_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_SLV_POSTED_ATOMIC_RECEIVED_POSTED_ATOMIC_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_POSTED_ATOMIC_RECEIVED_POSTED_ATOMIC_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_SLV_NON_POSTED_WR_DATA_WORD_RECEIVED_NON_POSTED_WR_DATA_WORD_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_NON_POSTED_WR_DATA_WORD_RECEIVED_NON_POSTED_WR_DATA_WORD_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_POSTED_WR_DATA_WORD_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_POSTED_WR_DATA_WORD_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_SLV_NON_POSTED_WR_REQ_RECEIVED_NON_POSTED_WR_REQ_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_NON_POSTED_WR_REQ_RECEIVED_NON_POSTED_WR_REQ_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_SLV_POSTED_WR_REQ_RECEIVED_POSTED_WR_REQ_RECEIVED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_POSTED_WR_REQ_RECEIVED_POSTED_WR_REQ_RECEIVED_SHIFT 0

#define NOC_STATUS_NIU_SLV_NON_POSTED_WR_REQ_STARTED_NON_POSTED_WR_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_NON_POSTED_WR_REQ_STARTED_NON_POSTED_WR_REQ_STARTED_SHIFT 0

#define NOC_STATUS_NIU_SLV_POSTED_WR_REQ_STARTED_POSTED_WR_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_STATUS_NIU_SLV_POSTED_WR_REQ_STARTED_POSTED_WR_REQ_STARTED_SHIFT 0

#define NOC_STATUS_MST_IF_ID_TRANSACTION_COUNT_RTZ_NUM_ID_TRANSACTION_COUNT_RTZ_NUM_MASK 0xF
#define NOC_STATUS_MST_IF_ID_TRANSACTION_COUNT_RTZ_NUM_ID_TRANSACTION_COUNT_RTZ_NUM_SHIFT 0

#define NOC_STATUS_MST_IF_ID_TRANSACTION_COUNT_RTZ_DETECTED_ID_TRANSACTION_COUNT_RTZ_DETECTED_MASK 0xFFFF
#define NOC_STATUS_MST_IF_ID_TRANSACTION_COUNT_RTZ_DETECTED_ID_TRANSACTION_COUNT_RTZ_DETECTED_SHIFT 0

#define NOC_STATUS_ROUTER_OUT_PORT_NIU_STATUS_LO_IN_PORT_0_VCS_RDY_MASK 0xFFFF
#define NOC_STATUS_ROUTER_OUT_PORT_NIU_STATUS_LO_IN_PORT_0_VCS_RDY_SHIFT 0

#define NOC_STATUS_ROUTER_OUT_PORT_NIU_STATUS_LO_IN_PORT_1_VCS_RDY_MASK 0xFFFF0000
#define NOC_STATUS_ROUTER_OUT_PORT_NIU_STATUS_LO_IN_PORT_1_VCS_RDY_SHIFT 16

#define NOC_STATUS_ROUTER_OUT_PORT_NIU_STATUS_HI_IN_PORT_2_VCS_RDY_MASK 0xFFFF
#define NOC_STATUS_ROUTER_OUT_PORT_NIU_STATUS_HI_IN_PORT_2_VCS_RDY_SHIFT 0

#define NOC_STATUS_ROUTER_OUT_PORT_REMOTE_STATUS_OUT_VCS_STALL_MASK 0xFFFF
#define NOC_STATUS_ROUTER_OUT_PORT_REMOTE_STATUS_OUT_VCS_STALL_SHIFT 0

#define NOC_STATUS_ROUTER_OUT_PORT_REMOTE_STATUS_OUT_VCS_FULL_CREDIT_MASK 0xFFFF0000
#define NOC_STATUS_ROUTER_OUT_PORT_REMOTE_STATUS_OUT_VCS_FULL_CREDIT_SHIFT 16

#define NOC_STATUS_ROUTER_IN_PORT_STATUS_VC_0_STATE_MASK 0xF
#define NOC_STATUS_ROUTER_IN_PORT_STATUS_VC_0_STATE_SHIFT 0

#define NOC_STATUS_ROUTER_IN_PORT_STATUS_VC_0_PORTS_FLIT_FORWARDED_MASK 0x70
#define NOC_STATUS_ROUTER_IN_PORT_STATUS_VC_0_PORTS_FLIT_FORWARDED_SHIFT 4

#define NOC_STATUS_ROUTER_IN_PORT_STATUS_VC_1_STATE_MASK 0xF0000
#define NOC_STATUS_ROUTER_IN_PORT_STATUS_VC_1_STATE_SHIFT 16

#define NOC_STATUS_ROUTER_IN_PORT_STATUS_VC_1_PORTS_FLIT_FORWARDED_MASK 0x700000
#define NOC_STATUS_ROUTER_IN_PORT_STATUS_VC_1_PORTS_FLIT_FORWARDED_SHIFT 20

#define NOC_STATUS_NIU_OUT_PORT_STATUS_DATA_FLIT_OUTPUT_LAST_MASK 0x1
#define NOC_STATUS_NIU_OUT_PORT_STATUS_DATA_FLIT_OUTPUT_LAST_SHIFT 0

#define NOC_STATUS_NIU_OUT_PORT_STATUS_DATA_FLIT_OUTPUT_VC_MASK 0xE
#define NOC_STATUS_NIU_OUT_PORT_STATUS_DATA_FLIT_OUTPUT_VC_SHIFT 1

#define NOC_STATUS_NIU_OUT_PORT_STATUS_OUT_VC_DATA_ACTIVE_MASK 0xFF0
#define NOC_STATUS_NIU_OUT_PORT_STATUS_OUT_VC_DATA_ACTIVE_SHIFT 4

#define NOC_STATUS_NIU_MEM_IF_OUT_STATUS_RESP_VALID_MASK 0x1
#define NOC_STATUS_NIU_MEM_IF_OUT_STATUS_RESP_VALID_SHIFT 0

#define NOC_STATUS_NIU_MEM_IF_OUT_STATUS_MEM_RDEN_MASK 0x1E
#define NOC_STATUS_NIU_MEM_IF_OUT_STATUS_MEM_RDEN_SHIFT 1

#define NOC_STATUS_NIU_MEM_IF_OUT_STATUS_MEM_WREN_MASK 0x1E0
#define NOC_STATUS_NIU_MEM_IF_OUT_STATUS_MEM_WREN_SHIFT 5

#define NOC_STATUS_NIU_MEM_IF_OUT_STATUS_MEM_PORT_BUSY_MASK 0x1E00
#define NOC_STATUS_NIU_MEM_IF_OUT_STATUS_MEM_PORT_BUSY_SHIFT 9

#define NOC_STATUS_NIU_MST_IF_REQ_VC_STATUS_STATE_MASK 0x7
#define NOC_STATUS_NIU_MST_IF_REQ_VC_STATUS_STATE_SHIFT 0

#define NOC_STATUS_NIU_MST_IF_REQ_VC_STATUS_REQ_HEAD_FLIT_METADATA_MASK 0xFFF8
#define NOC_STATUS_NIU_MST_IF_REQ_VC_STATUS_REQ_HEAD_FLIT_METADATA_SHIFT 3

#define NOC_STATUS_NIU_MST_IF_RESP_VC_STATUS_STATE_MASK 0x3
#define NOC_STATUS_NIU_MST_IF_RESP_VC_STATUS_STATE_SHIFT 0

#define NOC_STATUS_NIU_MST_IF_RESP_VC_STATUS_MEM_ADDR_MASK 0xFFFFFFFC
#define NOC_STATUS_NIU_MST_IF_RESP_VC_STATUS_MEM_ADDR_SHIFT 2

#define NOC_STATUS_NIU_SLV_IF_REQ_VC_STATUS_STATE_MASK 0x7
#define NOC_STATUS_NIU_SLV_IF_REQ_VC_STATUS_STATE_SHIFT 0

#define NOC_STATUS_NIU_SLV_IF_REQ_VC_STATUS_ONGOING_REQ_CMD_MASK 0x7FFF8
#define NOC_STATUS_NIU_SLV_IF_REQ_VC_STATUS_ONGOING_REQ_CMD_SHIFT 3

#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_STATE_MASK 0xF
#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_STATE_SHIFT 0

#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_ONGOING_WRITE_RESP_MASK 0x10
#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_ONGOING_WRITE_RESP_SHIFT 4

#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_ONGOING_ATOMIC_RESP_MASK 0x20
#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_ONGOING_ATOMIC_RESP_SHIFT 5

#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_ONGOING_READ_REQ_MASK 0x40
#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_ONGOING_READ_REQ_SHIFT 6

#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_CURR_REQ_VC_MASK 0x780
#define NOC_STATUS_NIU_SLV_IF_RESP_VC_STATUS_CURR_REQ_VC_SHIFT 7

#define TT_CLUSTER_CTRL_RESET_VECTOR_DATA_MASK 0xFFFFFFFFFFFFF
#define TT_CLUSTER_CTRL_RESET_VECTOR_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_SCRATCH_DATA_MASK 0xFFFFFFFF
#define TT_CLUSTER_CTRL_SCRATCH_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_DATA_MASK 0xFFFFFFFF
#define TT_CLUSTER_CTRL_ROCC_MEM_CHICKEN_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_DATA_MASK 0xFFFFFFFF
#define TT_CLUSTER_CTRL_SCATTER_LIST_MAGIC_NUM_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_CLOCK_GATING_ROCC_MASK 0x1
#define TT_CLUSTER_CTRL_CLOCK_GATING_ROCC_SHIFT 0

#define TT_CLUSTER_CTRL_CLOCK_GATING_IDMA_MASK 0x2
#define TT_CLUSTER_CTRL_CLOCK_GATING_IDMA_SHIFT 1

#define TT_CLUSTER_CTRL_CLOCK_GATING_CLUSTER_CTRL_MASK 0x4
#define TT_CLUSTER_CTRL_CLOCK_GATING_CLUSTER_CTRL_SHIFT 2

#define TT_CLUSTER_CTRL_CLOCK_GATING_CONTEXT_SWITCH_MASK 0x8
#define TT_CLUSTER_CTRL_CLOCK_GATING_CONTEXT_SWITCH_SHIFT 3

#define TT_CLUSTER_CTRL_CLOCK_GATING_LLK_INTF_MASK 0x10
#define TT_CLUSTER_CTRL_CLOCK_GATING_LLK_INTF_SHIFT 4

#define TT_CLUSTER_CTRL_CLOCK_GATING_SNOOP_MASK 0x20
#define TT_CLUSTER_CTRL_CLOCK_GATING_SNOOP_SHIFT 5

#define TT_CLUSTER_CTRL_CLOCK_GATING_L1_FLEX_CLIENT_IDMA_MASK 0x80
#define TT_CLUSTER_CTRL_CLOCK_GATING_L1_FLEX_CLIENT_IDMA_SHIFT 7

#define TT_CLUSTER_CTRL_CLOCK_GATING_L1_FLEX_CLIENT_OVERLAY_MASK 0x100
#define TT_CLUSTER_CTRL_CLOCK_GATING_L1_FLEX_CLIENT_OVERLAY_SHIFT 8

#define TT_CLUSTER_CTRL_CLOCK_GATING_HYST_HYST_MASK 0x7F
#define TT_CLUSTER_CTRL_CLOCK_GATING_HYST_HYST_SHIFT 0

#define TT_CLUSTER_CTRL_WB_PC_REG_PC_MASK 0x3FFFFFFFFFFFFFF
#define TT_CLUSTER_CTRL_WB_PC_REG_PC_SHIFT 0

#define TT_CLUSTER_CTRL_WB_PC_CTRL_CAPTURE_EN_MASK 0x1
#define TT_CLUSTER_CTRL_WB_PC_CTRL_CAPTURE_EN_SHIFT 0

#define TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_EN_MASK 0x1
#define TT_CLUSTER_CTRL_ECC_PARITY_CONTROL_EN_SHIFT 0

#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_CONTEXT_SWITCH_PARITY_ERROR_MASK 0x1
#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_CONTEXT_SWITCH_PARITY_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_CONTEXT_SWITCH_PARITY_ERROR_INDEX_MASK 0x3E
#define TT_CLUSTER_CTRL_ECC_PARITY_STATUS_CONTEXT_SWITCH_PARITY_ERROR_INDEX_SHIFT 1

#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_DISABLE_INLINE_WRITES_MASK 0x1
#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_DISABLE_INLINE_WRITES_SHIFT 0

#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_INVALIDATE_FLUSH_DIRTY_EN_MASK 0x2
#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_INVALIDATE_FLUSH_DIRTY_EN_SHIFT 1

#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_CLEAN_PUTDATA_EN_MASK 0x4
#define TT_CLUSTER_CTRL_NOC_SNOOP_TL_MASTER_CFG_CLEAN_PUTDATA_EN_SHIFT 2

#define TT_CLUSTER_CTRL_ASSERTS_DATA_MASK 0xFFFFFFFF
#define TT_CLUSTER_CTRL_ASSERTS_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_CTRL_MASK 0xFF
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_CTRL_SHIFT 0

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_WAITFORHIT_MASK 0x100
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_WAITFORHIT_SHIFT 8

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_AHEAD_MASK 0x7E00
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_DCACHE_PREFETCHER_AHEAD_SHIFT 9

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_CTRL_MASK 0x7F8000
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_CTRL_SHIFT 15

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_WAITFORHIT_MASK 0x800000
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_WAITFORHIT_SHIFT 23

#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_AHEAD_MASK 0x3F000000
#define TT_CLUSTER_CTRL_PREFETCHER_CONTROL_ICACHE_PREFETCHER_AHEAD_SHIFT 24

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_ICACHE_TL_BUS_ERROR_MASK 0x1
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_ICACHE_TL_BUS_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_TL_BUS_ERROR_MASK 0x2
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_TL_BUS_ERROR_SHIFT 1

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_ICACHE_PARITY_UNCORRECTABLE_MASK 0x4
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_ICACHE_PARITY_UNCORRECTABLE_SHIFT 2

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ECC_CORRECTABLE_MASK 0x8
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ECC_CORRECTABLE_SHIFT 3

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ECC_UNCORRECTABLE_MASK 0x10
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ECC_UNCORRECTABLE_SHIFT 4

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ERROR_ADDR_MASK 0x1FFFFFFFFFFFFE0
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_DCACHE_ERROR_ADDR_SHIFT 5

#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_BEU_CAUSE_REG_MASK 0xE00000000000000
#define TT_CLUSTER_CTRL_BUS_ERROR_UNIT_DATA_BEU_CAUSE_REG_SHIFT 57

#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_ERROR_MASK 0x3
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_ERROR_INDEX_MASK 0xFC
#define TT_CLUSTER_CTRL_L2_DIR_ERRORS_ERROR_INDEX_SHIFT 2

#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_ERROR_MASK 0x3
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_ERROR_INDEX_MASK 0x3FC
#define TT_CLUSTER_CTRL_L2_BANKS_ERRORS_ERROR_INDEX_SHIFT 2

#define TT_CLUSTER_CTRL_DEBUG_DMACTIVE_DMACTIVE_MASK 0x1
#define TT_CLUSTER_CTRL_DEBUG_DMACTIVE_DMACTIVE_SHIFT 0

#define TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_DMACTIVEACK_MASK 0x1
#define TT_CLUSTER_CTRL_DEBUG_DMACTIVEACK_DMACTIVEACK_SHIFT 0

#define T6_L1_CSR_GROUP_HASH_FN_CTRL_HASH_FN0_EN_MASK 0x1
#define T6_L1_CSR_GROUP_HASH_FN_CTRL_HASH_FN0_EN_SHIFT 0

#define T6_L1_CSR_GROUP_HASH_FN_CTRL_HASH_FN1_EN_MASK 0x2
#define T6_L1_CSR_GROUP_HASH_FN_CTRL_HASH_FN1_EN_SHIFT 1

#define T6_L1_CSR_GROUP_HASH_FN_MASK_BIT_SEL_MASK 0x3FFC00
#define T6_L1_CSR_GROUP_HASH_FN_MASK_BIT_SEL_SHIFT 10

#define T6_L1_CSR_GROUP_HASH_FN_MATCH_BIT_SEL_MASK 0x3FFC00
#define T6_L1_CSR_GROUP_HASH_FN_MATCH_BIT_SEL_SHIFT 10

#define T6_L1_CSR_GROUP_HASH_FN_ADDR_BIT_SEL_MASK 0x3FFFF0
#define T6_L1_CSR_GROUP_HASH_FN_ADDR_BIT_SEL_SHIFT 4

#define T6_L1_CSR_GROUP_HASH_FN_SWAP_BIT_SEL_MASK 0x7
#define T6_L1_CSR_GROUP_HASH_FN_SWAP_BIT_SEL_SHIFT 0

#define T6_L1_CSR_GROUP_PERF_CTRL_PERF_CNT_ENABLE_MASK 0x1
#define T6_L1_CSR_GROUP_PERF_CTRL_PERF_CNT_ENABLE_SHIFT 0

#define T6_L1_CSR_GROUP_PERF_CTRL_PERF_CNT_SUBPORT_SEL_MASK 0x3F0
#define T6_L1_CSR_GROUP_PERF_CTRL_PERF_CNT_SUBPORT_SEL_SHIFT 4

#define T6_L1_CSR_GROUP_PERF_CTRL_PERF_CNT_EVENT_SEL_MASK 0x7000
#define T6_L1_CSR_GROUP_PERF_CTRL_PERF_CNT_EVENT_SEL_SHIFT 12

#define T6_L1_CSR_GROUP_PERF_CNT_PERF_CNT_MASK 0xFFFFFFFF
#define T6_L1_CSR_GROUP_PERF_CNT_PERF_CNT_SHIFT 0

#define T6_L1_CSR_IN_ORDER_MASK_BIT_SEL_MASK 0x3FFFF0
#define T6_L1_CSR_IN_ORDER_MASK_BIT_SEL_SHIFT 4

#define T6_L1_CSR_IN_ORDER_MATCH_BIT_SEL_MASK 0x3FFFF0
#define T6_L1_CSR_IN_ORDER_MATCH_BIT_SEL_SHIFT 4

#define T6_L1_CSR_PORT_CTRL_ALL_IN_ORDER_MASK 0x1
#define T6_L1_CSR_PORT_CTRL_ALL_IN_ORDER_SHIFT 0

#define T6_L1_CSR_PORT_CTRL_WRITE_IN_ORDER_MASK 0x2
#define T6_L1_CSR_PORT_CTRL_WRITE_IN_ORDER_SHIFT 1

#define T6_L1_CSR_PORT_CTRL_RW_BARRIER_ORDER_MASK 0x4
#define T6_L1_CSR_PORT_CTRL_RW_BARRIER_ORDER_SHIFT 2

#define T6_L1_CSR_PORT_STATUS_FP_ERROR_MASK 0x1
#define T6_L1_CSR_PORT_STATUS_FP_ERROR_SHIFT 0

#define T6_L1_CSR_PORT_STATUS_FP_NAN_MASK 0x2
#define T6_L1_CSR_PORT_STATUS_FP_NAN_SHIFT 1

#define T6_L1_CSR_PORT_STATUS_FP_OVERFLOW_MASK 0x4
#define T6_L1_CSR_PORT_STATUS_FP_OVERFLOW_SHIFT 2

#define T6_L1_CSR_PORT_STATUS_FP_UNDERFLOW_MASK 0x8
#define T6_L1_CSR_PORT_STATUS_FP_UNDERFLOW_SHIFT 3

#define T6_L1_CSR_PORT_STATUS_INT_OVERFLOW_MASK 0x10
#define T6_L1_CSR_PORT_STATUS_INT_OVERFLOW_SHIFT 4

#define T6_L1_CSR_PORT_STATUS_FIFO_PARITY_ERR_MASK 0x20
#define T6_L1_CSR_PORT_STATUS_FIFO_PARITY_ERR_SHIFT 5

#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_FIFO_EMPTY_MASK 0x1
#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_FIFO_EMPTY_SHIFT 0

#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_FIFO_FULL_MASK 0x2
#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_FIFO_FULL_SHIFT 1

#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_IN_PROGRESS_MASK 0x4
#define TT_CLUSTER_CTRL_DEBUG_SNOOP_DEBUG_TL_REQ_IN_PROGRESS_SHIFT 2

#define TT_CLUSTER_CTRL_OVERLAY_INFO_DISPATCH_INST_MASK 0x1
#define TT_CLUSTER_CTRL_OVERLAY_INFO_DISPATCH_INST_SHIFT 0

#define TT_CLUSTER_CTRL_OVERLAY_INFO_IS_CUSTOMER_MASK 0x2
#define TT_CLUSTER_CTRL_OVERLAY_INFO_IS_CUSTOMER_SHIFT 1

#define TT_CLUSTER_CTRL_OVERLAY_INFO_HAS_PLL_MASK 0x4
#define TT_CLUSTER_CTRL_OVERLAY_INFO_HAS_PLL_SHIFT 2

#define TT_CLUSTER_CTRL_OVERLAY_INFO_HAS_SMN_MASK 0x8
#define TT_CLUSTER_CTRL_OVERLAY_INFO_HAS_SMN_SHIFT 3

#define TT_CLUSTER_CTRL_OVERLAY_INFO_TENSIX_VERSION_MASK 0x3F0
#define TT_CLUSTER_CTRL_OVERLAY_INFO_TENSIX_VERSION_SHIFT 4

#define TT_CLUSTER_CTRL_OVERLAY_INFO_NOC_VERSION_MASK 0xFC00
#define TT_CLUSTER_CTRL_OVERLAY_INFO_NOC_VERSION_SHIFT 10

#define TT_CLUSTER_CTRL_OVERLAY_INFO_OVERLAY_VERSION_MASK 0x3F0000
#define TT_CLUSTER_CTRL_OVERLAY_INFO_OVERLAY_VERSION_SHIFT 16

#define TT_CLUSTER_CTRL_OVERLAY_INFO_RSVD_MASK 0xFFC00000
#define TT_CLUSTER_CTRL_OVERLAY_INFO_RSVD_SHIFT 22

#define TT_CLUSTER_CTRL_SW_RAS_DATA_MASK 0x1
#define TT_CLUSTER_CTRL_SW_RAS_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_DATA_MASK 0x1
#define TT_CLUSTER_CTRL_SBUS_RSINK_RESET_FALLBACK_DATA_SHIFT 0

#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_L1_REGION_EN_MASK 0x1
#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_L1_REGION_EN_SHIFT 0

#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_SNOOP_PERF_DISABLE_MASK 0x2
#define TT_CLUSTER_CTRL_OVERLAY_CHICKEN_BITS_SNOOP_PERF_DISABLE_SHIFT 1

#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_START_ADDR_MASK 0xFFFF
#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_START_ADDR_SHIFT 0

#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_END_ADDR_MASK 0xFFFF0000
#define TT_CLUSTER_CTRL_L1_ACCESSIBLE_REGION_END_ADDR_SHIFT 16

#define TT_CLUSTER_CTRL_L1_REGION_ERROR_ERROR_MASK 0x1
#define TT_CLUSTER_CTRL_L1_REGION_ERROR_ERROR_SHIFT 0

#define TT_CLUSTER_CTRL_L1_REGION_ERROR_ERROR_ADDR_MASK 0x1FFFE
#define TT_CLUSTER_CTRL_L1_REGION_ERROR_ERROR_ADDR_SHIFT 1

#define TILE_COUNTER_RESET_RESET_MASK 0x1
#define TILE_COUNTER_RESET_RESET_SHIFT 0

#define TILE_COUNTER_POSTED_INCR_MASK 0xFFFF
#define TILE_COUNTER_POSTED_INCR_SHIFT 0

#define TILE_COUNTER_ACKED_INCR_MASK 0xFFFF
#define TILE_COUNTER_ACKED_INCR_SHIFT 0

#define TILE_COUNTER_BUFFER_CAPACITY_CAPACITY_MASK 0xFFFF
#define TILE_COUNTER_BUFFER_CAPACITY_CAPACITY_SHIFT 0

#define TILE_COUNTER_TILES_AVAIL_THRESHOLD_THRESHOLD_MASK 0xFFFF
#define TILE_COUNTER_TILES_AVAIL_THRESHOLD_THRESHOLD_SHIFT 0

#define TILE_COUNTER_TILES_FREE_THRESHOLD_THRESHOLD_MASK 0xFFFF
#define TILE_COUNTER_TILES_FREE_THRESHOLD_THRESHOLD_SHIFT 0

#define TT_ROCC_CMD_BUF_IE_TR_COUNT_ZERO_IE_MASK 0x1
#define TT_ROCC_CMD_BUF_IE_TR_COUNT_ZERO_IE_SHIFT 0

#define TT_ROCC_CMD_BUF_IE_WR_COUNT_ZERO_IE_MASK 0x2
#define TT_ROCC_CMD_BUF_IE_WR_COUNT_ZERO_IE_SHIFT 1

#define TT_ROCC_CMD_BUF_IE_VC_HAS_SPACE_IE_MASK 0x4
#define TT_ROCC_CMD_BUF_IE_VC_HAS_SPACE_IE_SHIFT 2

#define TT_ROCC_CMD_BUF_IP_TR_COUNT_ZERO_IP_MASK 0x1
#define TT_ROCC_CMD_BUF_IP_TR_COUNT_ZERO_IP_SHIFT 0

#define TT_ROCC_CMD_BUF_IP_WR_COUNT_ZERO_IP_MASK 0x2
#define TT_ROCC_CMD_BUF_IP_WR_COUNT_ZERO_IP_SHIFT 1

#define TT_ROCC_CMD_BUF_IP_VC_HAS_SPACE_IP_MASK 0x4
#define TT_ROCC_CMD_BUF_IP_VC_HAS_SPACE_IP_SHIFT 2

#define TT_ROCC_CMD_BUF_WR_SENT_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_WR_SENT_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ACK_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ACK_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_BASE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SRC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_COORD_X_MASK 0x3F
#define TT_ROCC_CMD_BUF_SRC_COORD_X_SHIFT 0

#define TT_ROCC_CMD_BUF_SRC_COORD_Y_MASK 0xFC0
#define TT_ROCC_CMD_BUF_SRC_COORD_Y_SHIFT 6

#define TT_ROCC_CMD_BUF_DEST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_BASE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_DEST_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_COORD_X_MASK 0x3F
#define TT_ROCC_CMD_BUF_DEST_COORD_X_SHIFT 0

#define TT_ROCC_CMD_BUF_DEST_COORD_Y_MASK 0xFC0
#define TT_ROCC_CMD_BUF_DEST_COORD_Y_SHIFT 6

#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_X_MASK 0x3F000
#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_X_SHIFT 12

#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_Y_MASK 0xFC0000
#define TT_ROCC_CMD_BUF_DEST_COORD_MCAST_START_Y_SHIFT 18

#define TT_ROCC_CMD_BUF_LEN_BYTES_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_LEN_BYTES_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_BASE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_REQ_VC_SIZE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_REQ_VC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_BASE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_RESP_VC_SIZE_DATA_MASK 0x3F
#define TT_ROCC_CMD_BUF_RESP_VC_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_BASE_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_BASE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_TR_ID_SIZE_DATA_MASK 0xF
#define TT_ROCC_CMD_BUF_TR_ID_SIZE_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_MASK 0x1
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_MASK 0x7E
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_SHIFT 1

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_MASK 0x1F80
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_SHIFT 7

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_MASK 0x2000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_SHIFT 13

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_MASK 0x4000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_SHIFT 14

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_MASK 0x18000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_SHIFT 15

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_MASK 0x60000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_SHIFT 17

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_MASK 0x180000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_SHIFT 19

#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_MASK 0x600000
#define TT_ROCC_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_SHIFT 21

#define TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_LIST_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_BASE_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_INDEX_DATA_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_INDEX_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_TIMES_DATA_MASK 0xFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_TIMES_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_SCATTER_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_SCATTER_ADDR_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_INLINE_DATA_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_INLINE_DATA_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_DATA_MASK 0x3FFFF
#define TT_ROCC_CMD_BUF_MAX_BYTES_IN_PACKET_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_MCAST_DESTS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_CMD_BUF_MCAST_DESTS_DATA_SHIFT 0

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_FMT_MASK 0x7
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_FMT_SHIFT 0

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_DISABLE_SAT_MASK 0x8
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_DISABLE_SAT_SHIFT 3

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_RESERVED_MASK 0xFF0
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_RESERVED_SHIFT 4

#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_OPERATION_MASK 0xF000
#define TT_ROCC_CMD_BUF_L1_ACCUM_CFG_L1_ATOMIC_OPERATION_SHIFT 12

#define TT_ROCC_CMD_BUF_AXI_OPT_1_LAST_MASK 0x1
#define TT_ROCC_CMD_BUF_AXI_OPT_1_LAST_SHIFT 0

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REDUCE_LEN_MASK 0x2
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REDUCE_LEN_SHIFT 1

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REDUCE_LEN_MASK 0x4
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REDUCE_LEN_SHIFT 2

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_MAX_LLEN_MASK 0x38
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_MAX_LLEN_SHIFT 3

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_MAX_LLEN_MASK 0x1C0
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_MAX_LLEN_SHIFT 6

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_RW_MASK 0x200
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_RW_SHIFT 9

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_AW_MASK 0x400
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DECOUPLE_AW_SHIFT 10

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REGION_MASK 0x7800
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_REGION_SHIFT 11

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_QOS_MASK 0x78000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_QOS_SHIFT 15

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROT_MASK 0x380000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROT_SHIFT 19

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_LOCK_MASK 0x400000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_LOCK_SHIFT 22

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_CACHE_MASK 0x7800000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_CACHE_SHIFT 23

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_BURST_MASK 0x18000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_BURST_SHIFT 27

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REGION_MASK 0x1E0000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_REGION_SHIFT 29

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_QOS_MASK 0x1E00000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_QOS_SHIFT 33

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROT_MASK 0xE000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROT_SHIFT 37

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_LOCK_MASK 0x10000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_LOCK_SHIFT 40

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_CACHE_MASK 0x1E0000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_CACHE_SHIFT 41

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_BURST_MASK 0x600000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_BURST_SHIFT 45

#define TT_ROCC_CMD_BUF_AXI_OPT_1_AXI_ID_MASK 0x1FF800000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_AXI_ID_SHIFT 47

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROTOCOL_MASK 0xE00000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DST_PROTOCOL_SHIFT 57

#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROTOCOL_MASK 0x7000000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_SRC_PROTOCOL_SHIFT 60

#define TT_ROCC_CMD_BUF_AXI_OPT_1_DATA_MASK 0x8000000000000000
#define TT_ROCC_CMD_BUF_AXI_OPT_1_DATA_SHIFT 63

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_RID_MASK 0xFF
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_RID_SHIFT 0

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_VALID_MASK 0x100
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_VALID_SHIFT 8

#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_MASK 0x1FFFFE00
#define TT_ROCC_CMD_BUF_AXI_OPT_2_PCIE_PASID_SHIFT 9

#define TT_ROCC_CMD_BUF_AXI_OPT_2_DATA_MASK 0xFFFFFFFFE0000000
#define TT_ROCC_CMD_BUF_AXI_OPT_2_DATA_SHIFT 29

#define TT_ROCC_CMD_BUF_AUTOINC_SRC_ADDR_INC_EN_MASK 0x1
#define TT_ROCC_CMD_BUF_AUTOINC_SRC_ADDR_INC_EN_SHIFT 0

#define TT_ROCC_CMD_BUF_AUTOINC_DEST_ADDR_INC_EN_MASK 0x2
#define TT_ROCC_CMD_BUF_AUTOINC_DEST_ADDR_INC_EN_SHIFT 1

#define TT_ROCC_CMD_BUF_AUTOINC_TRID_INC_EN_MASK 0x4
#define TT_ROCC_CMD_BUF_AUTOINC_TRID_INC_EN_SHIFT 2

#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_EN_MASK 0x8
#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_EN_SHIFT 3

#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_EN_MASK 0x10
#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_EN_SHIFT 4

#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_ON_ENTIRE_TRANS_MASK 0x20
#define TT_ROCC_CMD_BUF_AUTOINC_REQ_VC_INC_ON_ENTIRE_TRANS_SHIFT 5

#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_ON_ENTIRE_TRANS_MASK 0x40
#define TT_ROCC_CMD_BUF_AUTOINC_RESP_VC_INC_ON_ENTIRE_TRANS_SHIFT 6

#define TT_ROCC_CMD_BUF_PACKET_TAGS_SNOOP_BIT_MASK 0x1
#define TT_ROCC_CMD_BUF_PACKET_TAGS_SNOOP_BIT_SHIFT 0

#define TT_ROCC_CMD_BUF_PACKET_TAGS_FLUSH_BIT_MASK 0x2
#define TT_ROCC_CMD_BUF_PACKET_TAGS_FLUSH_BIT_SHIFT 1

#define TT_ROCC_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_MASK 0x1
#define TT_ROCC_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_SHIFT 0

#define TT_ROCC_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_MASK 0x2
#define TT_ROCC_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_SHIFT 1

#define TT_ROCC_CMD_BUF_DEBUG_STALLED_REG_MASK 0x4
#define TT_ROCC_CMD_BUF_DEBUG_STALLED_REG_SHIFT 2

#define TT_ROCC_CMD_BUF_DEBUG_RSVD1_MASK 0xFFFFFFF8
#define TT_ROCC_CMD_BUF_DEBUG_RSVD1_SHIFT 3

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_MASK 0x700000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_SHIFT 32

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_MASK 0x3800000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_SHIFT 35

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_MASK 0x3C000000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_SHIFT 38

#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_MASK 0x40000000000
#define TT_ROCC_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_SHIFT 42

#define TT_ROCC_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_MASK 0x80000000000
#define TT_ROCC_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_SHIFT 43

#define TT_ROCC_CMD_BUF_DEBUG_RSVD2_MASK 0xFFFFF00000000000
#define TT_ROCC_CMD_BUF_DEBUG_RSVD2_SHIFT 44

#define TT_ROCC_CMD_BUF_MISC_LINKED_MASK 0x1
#define TT_ROCC_CMD_BUF_MISC_LINKED_SHIFT 0

#define TT_ROCC_CMD_BUF_MISC_POSTED_MASK 0x2
#define TT_ROCC_CMD_BUF_MISC_POSTED_SHIFT 1

#define TT_ROCC_CMD_BUF_MISC_INLINE_WR_MASK 0x4
#define TT_ROCC_CMD_BUF_MISC_INLINE_WR_SHIFT 2

#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MASK 0x8
#define TT_ROCC_CMD_BUF_MISC_MULTICAST_SHIFT 3

#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MODE_MASK 0x10
#define TT_ROCC_CMD_BUF_MISC_MULTICAST_MODE_SHIFT 4

#define TT_ROCC_CMD_BUF_MISC_SRC_INCLUDE_MASK 0x20
#define TT_ROCC_CMD_BUF_MISC_SRC_INCLUDE_SHIFT 5

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_EN_MASK 0x40
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_EN_SHIFT 6

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_MASK 0x80
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_SHIFT 7

#define TT_ROCC_CMD_BUF_MISC_WRAPPING_EN_MASK 0x100
#define TT_ROCC_CMD_BUF_MISC_WRAPPING_EN_SHIFT 8

#define TT_ROCC_CMD_BUF_MISC_WRITE_TRANS_MASK 0x200
#define TT_ROCC_CMD_BUF_MISC_WRITE_TRANS_SHIFT 9

#define TT_ROCC_CMD_BUF_MISC_ATOMIC_TRANS_MASK 0x400
#define TT_ROCC_CMD_BUF_MISC_ATOMIC_TRANS_SHIFT 10

#define TT_ROCC_CMD_BUF_MISC_BYTE_ENABLE_TRANS_MASK 0x800
#define TT_ROCC_CMD_BUF_MISC_BYTE_ENABLE_TRANS_SHIFT 11

#define TT_ROCC_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_MASK 0x1000
#define TT_ROCC_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_SHIFT 12

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_MASK 0x2000
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_SHIFT 13

#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_MASK 0x4000
#define TT_ROCC_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_SHIFT 14

#define TT_ROCC_CMD_BUF_MISC_L1_ACCUM_EN_MASK 0x8000
#define TT_ROCC_CMD_BUF_MISC_L1_ACCUM_EN_SHIFT 15

#define TT_ROCC_CMD_BUF_MISC_IDMA_EN_MASK 0x10000
#define TT_ROCC_CMD_BUF_MISC_IDMA_EN_SHIFT 16

#define TT_ROCC_CMD_BUF_MISC_FORCE_DIM_ROUTING_MASK 0x20000
#define TT_ROCC_CMD_BUF_MISC_FORCE_DIM_ROUTING_SHIFT 17

#define TT_ROCC_CMD_BUF_MISC_PATH_RES_DISABLE_MASK 0x40000
#define TT_ROCC_CMD_BUF_MISC_PATH_RES_DISABLE_SHIFT 18

#define TT_ROCC_ADDRESS_GEN_BANK_CURRENT_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_CURRENT_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_BASE_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_BASE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_SIZE_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_SIZE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_BANK_SKIP_DATA_MASK 0xFF
#define TT_ROCC_ADDRESS_GEN_BANK_SKIP_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_STRIDE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_STRIDE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_END_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_END_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_INNER_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_STRIDE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_END_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_END_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_OUTER_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_FACE_SIZE_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_FACE_SIZE_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_ADDRESS_GEN_GEN_ADDRESS_DATA_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_MISC_BANK_OFFSET_MASK 0x3F
#define TT_ROCC_ADDRESS_GEN_MISC_BANK_OFFSET_SHIFT 0

#define TT_ROCC_ADDRESS_GEN_MISC_SRC_PENDING_BASE_INC_MASK 0x40
#define TT_ROCC_ADDRESS_GEN_MISC_SRC_PENDING_BASE_INC_SHIFT 6

#define TT_ROCC_ADDRESS_GEN_MISC_DEST_PENDING_BASE_INC_MASK 0x80
#define TT_ROCC_ADDRESS_GEN_MISC_DEST_PENDING_BASE_INC_SHIFT 7

#define TT_ROCC_ADDRESS_GEN_MISC_SRC_BANK_ORDER_MASK 0x300
#define TT_ROCC_ADDRESS_GEN_MISC_SRC_BANK_ORDER_SHIFT 8

#define TT_ROCC_ADDRESS_GEN_MISC_DST_BANK_ORDER_MASK 0xC00
#define TT_ROCC_ADDRESS_GEN_MISC_DST_BANK_ORDER_SHIFT 10

#define TT_ROCC_SIMPLE_CMD_BUF_IE_TR_COUNT_ZERO_IE_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_IE_TR_COUNT_ZERO_IE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_IE_WR_COUNT_ZERO_IE_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_IE_WR_COUNT_ZERO_IE_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_IE_VC_HAS_SPACE_IE_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_IE_VC_HAS_SPACE_IE_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_IP_TR_COUNT_ZERO_IP_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_IP_TR_COUNT_ZERO_IP_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_IP_WR_COUNT_ZERO_IP_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_IP_WR_COUNT_ZERO_IP_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_IP_VC_HAS_SPACE_IP_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_IP_VC_HAS_SPACE_IP_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_RESERVED_RESERVED_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_RESERVED_RESERVED_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_ADDR_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_X_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_X_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_Y_MASK 0xFC0
#define TT_ROCC_SIMPLE_CMD_BUF_SRC_COORD_Y_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_ADDR_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_X_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_X_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_Y_MASK 0xFC0
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_Y_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_X_MASK 0x3F000
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_X_SHIFT 12

#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_Y_MASK 0xFC0000
#define TT_ROCC_SIMPLE_CMD_BUF_DEST_COORD_MCAST_START_Y_SHIFT 18

#define TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_LEN_BYTES_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_DATA_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_REQ_VC_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_DATA_MASK 0x3F
#define TT_ROCC_SIMPLE_CMD_BUF_RESP_VC_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_TR_ID_DATA_MASK 0xF
#define TT_ROCC_SIMPLE_CMD_BUF_TR_ID_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_ENABLE_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_MASK 0x7E
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_X_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_MASK 0x1F80
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_COORD_Y_SHIFT 7

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_MASK 0x2000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_X_SHIFT 13

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_MASK 0x4000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_QUAD_EXCL_DIR_Y_SHIFT 14

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_MASK 0x18000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_X_SHIFT 15

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_MASK 0x60000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_X_SHIFT 17

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_MASK 0x180000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_KEEP_Y_SHIFT 19

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_MASK 0x600000
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_EXCLUDE_STRIDED_SKIP_Y_SHIFT 21

#define TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_INLINE_DATA_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define TT_ROCC_SIMPLE_CMD_BUF_MCAST_DESTS_DATA_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_SNOOP_BIT_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_SNOOP_BIT_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_FLUSH_BIT_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_PACKET_TAGS_FLUSH_BIT_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_DEBUG_ASSERT_ZERO_SIZE_REG_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_O_REQ_HEAD_FLIT_VLD_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_STALLED_REG_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_STALLED_REG_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD1_MASK 0xFFFFFFF8
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD1_SHIFT 3

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_MASK 0x700000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_RD_PTR_REG_SHIFT 32

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_MASK 0x3800000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_WR_PTR_REG_SHIFT 35

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_MASK 0x3C000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_ADDR_RECVED_REG_SHIFT 38

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_MASK 0x40000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_SCATTER_LIST_MAGIC_NUM_DETECTED_REG_SHIFT 42

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_MASK 0x80000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_EQUALITY_MAGIC_NUM_FIRST_TRANS_REG_SHIFT 43

#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD2_MASK 0xFFFFF00000000000
#define TT_ROCC_SIMPLE_CMD_BUF_DEBUG_RSVD2_SHIFT 44

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_LINKED_MASK 0x1
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_LINKED_SHIFT 0

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_POSTED_MASK 0x2
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_POSTED_SHIFT 1

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_INLINE_WR_MASK 0x4
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_INLINE_WR_SHIFT 2

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MASK 0x8
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_SHIFT 3

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MODE_MASK 0x10
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_MULTICAST_MODE_SHIFT 4

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SRC_INCLUDE_MASK 0x20
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SRC_INCLUDE_SHIFT 5

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_EN_MASK 0x40
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_EN_SHIFT 6

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_MASK 0x80
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_TO_DEST_ADDR_SHIFT 7

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRAPPING_EN_MASK 0x100
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRAPPING_EN_SHIFT 8

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRITE_TRANS_MASK 0x200
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_WRITE_TRANS_SHIFT 9

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_ATOMIC_TRANS_MASK 0x400
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_ATOMIC_TRANS_SHIFT 10

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_BYTE_ENABLE_TRANS_MASK 0x800
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_BYTE_ENABLE_TRANS_SHIFT 11

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_MASK 0x1000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_DIS_LINKED_PER_TRANS_SHIFT 12

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_MASK 0x2000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_SIZE_SHIFT 13

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_MASK 0x4000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_SCATTER_LIST_HAS_XY_SHIFT 14

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_L1_ACCUM_EN_MASK 0x8000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_L1_ACCUM_EN_SHIFT 15

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_IDMA_EN_MASK 0x10000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_IDMA_EN_SHIFT 16

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_FORCE_DIM_ROUTING_MASK 0x20000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_FORCE_DIM_ROUTING_SHIFT 17

#define TT_ROCC_SIMPLE_CMD_BUF_MISC_PATH_RES_DISABLE_MASK 0x40000
#define TT_ROCC_SIMPLE_CMD_BUF_MISC_PATH_RES_DISABLE_SHIFT 18

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_0_MASK 0xFF
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_0_SHIFT 0

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_1_MASK 0xFF00
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_1_SHIFT 8

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_2_MASK 0xFF0000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_2_SHIFT 16

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_3_MASK 0xFF000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_3_SHIFT 24

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_4_MASK 0xFF00000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_4_SHIFT 32

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_5_MASK 0xFF0000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_5_SHIFT 40

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_6_MASK 0xFF000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_6_SHIFT 48

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_7_MASK 0xFF00000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_7_SHIFT 56

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_8_MASK 0xFF0000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_8_SHIFT 64

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_9_MASK 0xFF000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_9_SHIFT 72

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_10_MASK 0xFF00000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_10_SHIFT 80

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_11_MASK 0xFF0000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_11_SHIFT 88

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_12_MASK 0xFF000000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_12_SHIFT 96

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_13_MASK 0xFF00000000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_13_SHIFT 104

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_14_MASK 0xFF0000000000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_14_SHIFT 112

#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_15_MASK 0xFF000000000000000000000000000000
#define TT_DEBUG_MODULE_APB_DATA_DMI_DATA_15_SHIFT 120

#define TT_DEBUG_MODULE_APB_DMCONTROL_DMACTIVE_MASK 0x1
#define TT_DEBUG_MODULE_APB_DMCONTROL_DMACTIVE_SHIFT 0

#define TT_DEBUG_MODULE_APB_DMCONTROL_NDMRESET_MASK 0x2
#define TT_DEBUG_MODULE_APB_DMCONTROL_NDMRESET_SHIFT 1

#define TT_DEBUG_MODULE_APB_DMCONTROL_CLRRESETHALTREQ_MASK 0x4
#define TT_DEBUG_MODULE_APB_DMCONTROL_CLRRESETHALTREQ_SHIFT 2

#define TT_DEBUG_MODULE_APB_DMCONTROL_SETRESETHALTREQ_MASK 0x8
#define TT_DEBUG_MODULE_APB_DMCONTROL_SETRESETHALTREQ_SHIFT 3

#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_0_MASK 0xFFF0
#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_0_SHIFT 4

#define TT_DEBUG_MODULE_APB_DMCONTROL_HARTSELLO_MASK 0x70000
#define TT_DEBUG_MODULE_APB_DMCONTROL_HARTSELLO_SHIFT 16

#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_1_MASK 0x3F80000
#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_1_SHIFT 19

#define TT_DEBUG_MODULE_APB_DMCONTROL_HASEL_MASK 0x4000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_HASEL_SHIFT 26

#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_2_MASK 0x8000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_2_SHIFT 27

#define TT_DEBUG_MODULE_APB_DMCONTROL_ACKHAVERESET_MASK 0x10000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_ACKHAVERESET_SHIFT 28

#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_3_MASK 0x20000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_RSVD_3_SHIFT 29

#define TT_DEBUG_MODULE_APB_DMCONTROL_RESUMEREQ_MASK 0x40000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_RESUMEREQ_SHIFT 30

#define TT_DEBUG_MODULE_APB_DMCONTROL_HALTREQ_MASK 0x80000000
#define TT_DEBUG_MODULE_APB_DMCONTROL_HALTREQ_SHIFT 31

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_VERSION_MASK 0xF
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_VERSION_SHIFT 0

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_CONFSTRPTRVALID_MASK 0x10
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_CONFSTRPTRVALID_SHIFT 4

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_HASRESETHALTREQ_MASK 0x20
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_HASRESETHALTREQ_SHIFT 5

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_AUTHBUSY_MASK 0x40
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_AUTHBUSY_SHIFT 6

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_AUTHENTICATED_MASK 0x80
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_AUTHENTICATED_SHIFT 7

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYHALTED_MASK 0x100
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYHALTED_SHIFT 8

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLHALTED_MASK 0x200
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLHALTED_SHIFT 9

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYRUNNING_MASK 0x400
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYRUNNING_SHIFT 10

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLRUNNING_MASK 0x800
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLRUNNING_SHIFT 11

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYUNAVAIL_MASK 0x1000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYUNAVAIL_SHIFT 12

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLUNAVAIL_MASK 0x2000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLUNAVAIL_SHIFT 13

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYNONEXISTENT_MASK 0x4000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYNONEXISTENT_SHIFT 14

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLNONEXISTENT_MASK 0x8000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLNONEXISTENT_SHIFT 15

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYRESUMEACK_MASK 0x10000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYRESUMEACK_SHIFT 16

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLRESUMEACK_MASK 0x20000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLRESUMEACK_SHIFT 17

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYHAVERESET_MASK 0x40000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ANYHAVERESET_SHIFT 18

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLHAVERESET_MASK 0x80000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_ALLHAVERESET_SHIFT 19

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_RESERVED_MASK 0x300000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_RESERVED_SHIFT 20

#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_IMPEBREAK_MASK 0x400000
#define TT_DEBUG_MODULE_APB_STATUS_DMI_DMSTATUS_IMPEBREAK_SHIFT 22

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATAADDR_MASK 0xFFF
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATAADDR_SHIFT 0

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATASIZE_MASK 0xF000
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATASIZE_SHIFT 12

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATAACCESS_MASK 0x10000
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_DATAACCESS_SHIFT 16

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_RSVD_0_MASK 0xE0000
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_RSVD_0_SHIFT 17

#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_NSCRATCH_MASK 0xF00000
#define TT_DEBUG_MODULE_APB_DMI_HARTINFO_NSCRATCH_SHIFT 20

#define TT_DEBUG_MODULE_APB_HALTSUMMARY1_DMI_HALTSUM1_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_HALTSUMMARY1_DMI_HALTSUM1_SHIFT 0

#define TT_DEBUG_MODULE_APB_HAWINDOW_HAWINDOW_MASK 0xFF
#define TT_DEBUG_MODULE_APB_HAWINDOW_HAWINDOW_SHIFT 0

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_DATACOUNT_MASK 0xF
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_DATACOUNT_SHIFT 0

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED1_MASK 0xF0
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED1_SHIFT 4

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_CMDERR_MASK 0x700
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_CMDERR_SHIFT 8

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED2_MASK 0x800
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED2_SHIFT 11

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_BUSY_MASK 0x1000
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_BUSY_SHIFT 12

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED3_MASK 0xFFE000
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_RESERVED3_SHIFT 13

#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_PROGBUFSIZE_MASK 0x1F000000
#define TT_DEBUG_MODULE_APB_ABSTRACTS_DMI_ABSTRACTS_PROGBUFSIZE_SHIFT 24

#define TT_DEBUG_MODULE_APB_COMMAND_DMI_COMMAND_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_COMMAND_DMI_COMMAND_SHIFT 0

#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACTAUTO_EXECDATA_MASK 0xF
#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACTAUTO_EXECDATA_SHIFT 0

#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACTAUTO_RESERVED1_MASK 0xFFF0
#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACTAUTO_RESERVED1_SHIFT 4

#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACAUTO_EXECPROGBUF_MASK 0xFFFF0000
#define TT_DEBUG_MODULE_APB_ABSTRACTAUTO_DMI_ABSTRACAUTO_EXECPROGBUF_SHIFT 16

#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HGSELECT_MASK 0x1
#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HGSELECT_SHIFT 0

#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HGWRITE_MASK 0x2
#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HGWRITE_SHIFT 1

#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HALTGROUP_MASK 0x7C
#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_HALTGROUP_SHIFT 2

#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_RESERVED_MASK 0x780
#define TT_DEBUG_MODULE_APB_STATUS2_DMI_DMCS2_RESERVED_SHIFT 7

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS8_MASK 0x1
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS8_SHIFT 0

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS16_MASK 0x2
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS16_SHIFT 1

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS32_MASK 0x4
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS32_SHIFT 2

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS64_MASK 0x8
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS64_SHIFT 3

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS128_MASK 0x10
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS128_SHIFT 4

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBASIZE_MASK 0xFE0
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBASIZE_SHIFT 5

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBERROR_MASK 0x3000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBERROR_SHIFT 12

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBREADONDATA_MASK 0x8000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBREADONDATA_SHIFT 15

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBAUTOINCREMENT_MASK 0x10000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBAUTOINCREMENT_SHIFT 16

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS_MASK 0xE0000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBACCESS_SHIFT 17

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBREADONADDR_MASK 0x100000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBREADONADDR_SHIFT 20

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBBUSY_MASK 0x200000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBBUSY_SHIFT 21

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBBUSYERROR_MASK 0x400000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBBUSYERROR_SHIFT 22

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_RESERVED_MASK 0x1F800000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_RESERVED_SHIFT 23

#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBVERSION_MASK 0xE0000000
#define TT_DEBUG_MODULE_APB_SBCS_SBCS_SBVERSION_SHIFT 29

#define TT_DEBUG_MODULE_APB_SBADDR0_DMI_SBADDR0_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_SBADDR0_DMI_SBADDR0_SHIFT 0

#define TT_DEBUG_MODULE_APB_SBADDR1_DMI_SBADDR1_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_SBADDR1_DMI_SBADDR1_SHIFT 0

#define TT_DEBUG_MODULE_APB_SBDATA0_DMI_SBDATA0_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_SBDATA0_DMI_SBDATA0_SHIFT 0

#define TT_DEBUG_MODULE_APB_SBDATA1_DMI_SBDATA1_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_SBDATA1_DMI_SBDATA1_SHIFT 0

#define TT_DEBUG_MODULE_APB_HALTSUMMARY0_DMI_HALTSUM1_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_APB_HALTSUMMARY0_DMI_HALTSUM1_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_QUEUE_FLUSH_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_QUEUE_FLUSH_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_TOKEN_HW_REQ_EN_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_TOKEN_HW_REQ_EN_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_SMN_DBG_EN_MASK 0x10000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_SMN_DBG_EN_SHIFT 16

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_STATUS_CLEAR_MASK 0x1000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_STATUS_CLEAR_SHIFT 24

#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_HALT_ON_ERROR_EN_MASK 0x100000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CTRL_HALT_ON_ERROR_EN_SHIFT 32

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_VAL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_TIMEOUT_ENABLE_SHIFT 32

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_VAL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_TIMEOUT_ENABLE_SHIFT 32

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_VAL_MASK 0x7
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_INT_THD_VAL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_COMMAND_FSM_MASK 0x7
#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_COMMAND_FSM_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_RESP_FSM_MASK 0x70
#define SMN_MST_COMMON_BLOCK_SMN_MST_STATUS_RESP_FSM_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_COUNT_MASK 0xF000
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DESC_QUEUE_STATUS_COUNT_SHIFT 12

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_COUNT_MASK 0xF800
#define SMN_MST_COMMON_BLOCK_SMN_MST_CMD_DATA_QUEUE_STATUS_COUNT_SHIFT 11

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_COUNT_MASK 0xF000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DESC_QUEUE_STATUS_COUNT_SHIFT 12

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_COUNT_MASK 0xF800
#define SMN_MST_COMMON_BLOCK_SMN_MST_RESP_DATA_QUEUE_STATUS_COUNT_SHIFT 11

#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_FULL_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_FULL_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_EMPTY_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_EMPTY_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_COUNT_MASK 0xFF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_OUTST_DESC_QUEUE_STATUS_COUNT_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_FRAME_ID_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_FRAME_ID_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_SRC_ID_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_SRC_ID_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_DST_ID_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_DST_ID_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_TARGET_ID_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_TARGET_ID_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_ADDR_MODE_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_ADDR_MODE_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_CMD_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_CMD_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_CMD_FLAG_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_CMD_FLAG_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_DATA_SIZE_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_DATA_SIZE_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_ADDRESS_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_ADDRESS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_FRAME_STATUS_MASK 0x200
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_FRAME_STATUS_SHIFT 9

#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_RESP_CNT_MASK 0x400
#define SMN_MST_COMMON_BLOCK_SMN_MST_ERROR_STATUS_RESP_CNT_SHIFT 10

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_FRAME_ID_MASK 0xFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_FRAME_ID_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_HDR_FLAGS_MASK 0xF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_HDR_FLAGS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_ADDR_MODE_MASK 0xF00000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_ADDR_MODE_SHIFT 20

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_TARGET_TYPE_MASK 0xF000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_TARGET_TYPE_SHIFT 24

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_SRC_MASK 0x3F0000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_SRC_SHIFT 28

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_SRC_MASK 0xFC00000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_SRC_SHIFT 34

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_DST_START_MASK 0x3F0000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_DST_START_SHIFT 40

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_DST_START_MASK 0xFC00000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_DST_START_SHIFT 46

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_DST_END_MASK 0x3F0000000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_X_DST_END_SHIFT 52

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_DST_END_MASK 0xFC00000000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_HDR_Y_DST_END_SHIFT 58

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_CMD_MASK 0xF
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_CMD_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_CMD_FLAGS_MASK 0xF0
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_CMD_FLAGS_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_DATA_SIZE_MASK 0xFFF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_CMD_DATA_SIZE_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_ADDR_MASK 0x3FFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_ADDR_ADDR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_STATUS_MASK 0xFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_STATUS_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_X_STATUS_MASK 0x3F00
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_X_STATUS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_Y_STATUS_MASK 0xFC000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_Y_STATUS_SHIFT 14

#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_RESP_CNT_MASK 0xFF00000
#define SMN_MST_COMMON_BLOCK_SMN_MST_EXP_DESC_EOF_RESP_CNT_SHIFT 20

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_FRAME_ID_MASK 0xFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_FRAME_ID_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_HDR_FLAGS_MASK 0xF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_HDR_FLAGS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_ADDR_MODE_MASK 0xF00000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_ADDR_MODE_SHIFT 20

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_TARGET_TYPE_MASK 0xF000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_TARGET_TYPE_SHIFT 24

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_SRC_MASK 0x3F0000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_SRC_SHIFT 28

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_SRC_MASK 0xFC00000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_SRC_SHIFT 34

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_DST_START_MASK 0x3F0000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_DST_START_SHIFT 40

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_DST_START_MASK 0xFC00000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_DST_START_SHIFT 46

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_DST_END_MASK 0x3F0000000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_X_DST_END_SHIFT 52

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_DST_END_MASK 0xFC00000000000000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_HDR_Y_DST_END_SHIFT 58

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_CMD_MASK 0xF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_CMD_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_CMD_FLAGS_MASK 0xF0
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_CMD_FLAGS_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_DATA_SIZE_MASK 0xFFF00
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_CMD_DATA_SIZE_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_ADDR_MASK 0x3FFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_ADDR_ADDR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_STATUS_MASK 0xFF
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_STATUS_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_X_STATUS_MASK 0x3F00
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_X_STATUS_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_Y_STATUS_MASK 0xFC000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_Y_STATUS_SHIFT 14

#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_RESP_CNT_MASK 0xFF00000
#define SMN_MST_COMMON_BLOCK_SMN_MST_RECVD_DESC_EOF_RESP_CNT_SHIFT 20

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_SMN_NETWORK_ERR_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_SMN_NETWORK_ERR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_TIMEOUT_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_TIMEOUT_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_TIMEOUT_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_TIMEOUT_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_ERR_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_ERR_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_FRAME_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_RESP_FRAME_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_TOKEN_TIMEOUT_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_TOKEN_TIMEOUT_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_TOKEN_REQUEST_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_TOKEN_REQUEST_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_DESC_RDY_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_DESC_RDY_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_DATA_RDY_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_ENABLE_CMD_DATA_RDY_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_SMN_NETWORK_ERR_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_SMN_NETWORK_ERR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_TIMEOUT_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_TIMEOUT_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_TIMEOUT_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_TIMEOUT_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_ERR_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_ERR_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_FRAME_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RESP_FRAME_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_TOKEN_TIMEOUT_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_TOKEN_TIMEOUT_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_TOKEN_REQUEST_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_TOKEN_REQUEST_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_DESC_RDY_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_DESC_RDY_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_DATA_RDY_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_CMD_DATA_RDY_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_SMN_NETWORK_ERR_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_SMN_NETWORK_ERR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_TIMEOUT_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_TIMEOUT_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_TIMEOUT_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_TIMEOUT_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_ERR_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_ERR_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_FRAME_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_RESP_FRAME_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_TOKEN_TIMEOUT_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_TOKEN_TIMEOUT_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_TOKEN_REQUEST_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_TOKEN_REQUEST_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_DESC_RDY_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_DESC_RDY_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_DATA_RDY_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_STATUS_RAW_CMD_DATA_RDY_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_SMN_NETWORK_ERR_MASK 0x1
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_SMN_NETWORK_ERR_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_TIMEOUT_MASK 0x2
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_TIMEOUT_SHIFT 1

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_TIMEOUT_MASK 0x4
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_TIMEOUT_SHIFT 2

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_ERR_MASK 0x8
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_ERR_SHIFT 3

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_FRAME_MASK 0x10
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_RESP_FRAME_SHIFT 4

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_TOKEN_TIMEOUT_MASK 0x20
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_TOKEN_TIMEOUT_SHIFT 5

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_TOKEN_REQUEST_MASK 0x40
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_TOKEN_REQUEST_SHIFT 6

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_DESC_RDY_MASK 0x80
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_DESC_RDY_SHIFT 7

#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_DATA_RDY_MASK 0x100
#define SMN_MST_COMMON_BLOCK_SMN_MST_INT_CLEAR_CMD_DATA_RDY_SHIFT 8

#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_SENT_MASK 0xFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_SENT_SHIFT 0

#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_RECEIVED_MASK 0xFFFFFFFF00000000
#define SMN_MST_COMMON_BLOCK_SMN_FRAME_CNT_RECEIVED_SHIFT 32

#define SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_COMMON_BLOCK_SMN_FRAME_ERR_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TIMER_TRIG_EN_MASK 0x1
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TIMER_TRIG_EN_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_IDLE_TIMER_TRIG_EN_MASK 0x2
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_IDLE_TIMER_TRIG_EN_SHIFT 1

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_CNT_TRIG_EN_MASK 0x4
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_CNT_TRIG_EN_SHIFT 2

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_SW_TRIG_EN_MASK 0x8
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_SW_TRIG_EN_SHIFT 3

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_HW_REQ_EN_MASK 0x10
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_HW_REQ_EN_SHIFT 4

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TOKEN_NUM_MASK 0xFF00
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TOKEN_NUM_SHIFT 8

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TOKEN_PER_MASTER_MASK 0xFF0000
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_CONFIG_TOKEN_PER_MASTER_SHIFT 16

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_TIMER_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_IDLE_TOKEN_TIMER_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_COUNTER_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_RETURN_TIMEOUT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_SENT_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_USED_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_REQ_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_FRAME_STATUS_MASK 0x3
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_FRAME_STATUS_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_TOKEN_REQUEST_MASK 0x4
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_STATUS_TOKEN_REQUEST_SHIFT 2

#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_VAL_MASK 0xFFFFFFFF
#define SMN_MST_MAIN_BLOCK_SMN_MST_TOKEN_FRAME_CNT_VAL_SHIFT 0

#define SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_DATA_MASK 0x1
#define SMN_MST_MAIN_BLOCK_SMN_MST_NETWORK_ERR_DATA_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_VALID_MASK 0x1
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_VALID_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_MASK_IDX_MASK 0x7E
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_MASK_IDX_SHIFT 1

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_IDX_MASK 0x1F80
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_IDX_SHIFT 7

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ID_WIDTH_MASK 0x7E000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ID_WIDTH_SHIFT 13

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ID_OFFSET_MASK 0x3F80000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ID_OFFSET_SHIFT 19

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ADDRESS_MASK 0x7FFFFFFFFC000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_MASK_TABLE_CFG_EP_ADDRESS_SHIFT 26

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_X_MASK 0x3F
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_X_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_Y_MASK 0xFC0
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_Y_SHIFT 6

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_ADDR_LOCAL_MASK 0x1000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_EP_TABLE_CFG_ADDR_LOCAL_SHIFT 12

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_ADDRESS_MASK 0x3FFFFFFFFF
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_ADDRESS_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_WR_ERR_MASK 0x4000000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_WR_ERR_SHIFT 38

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_RD_ERR_MASK 0x8000000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_RD_ERR_SHIFT 39

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_NO_MATCH_MASK 0x10000000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_NO_MATCH_SHIFT 40

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_MULTI_MATCH_MASK 0x20000000000
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_ERR_STS_MULTI_MATCH_SHIFT 41

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_POSTED_WRITE_MASK 0x1
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_POSTED_WRITE_SHIFT 0

#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_BUFF_CMD_MASK 0x2
#define SMN_ADDR_TRANS_BLOCK_SMN_ADDR_TRANS_CFG_BUFF_CMD_SHIFT 1

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_ADDR_MODE_MASK 0xF
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_ADDR_MODE_SHIFT 0

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_TARGET_TYPE_MASK 0xF0
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_TARGET_TYPE_SHIFT 4

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_X_DST_START_MASK 0x3F00
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_X_DST_START_SHIFT 8

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_Y_DST_START_MASK 0x3F0000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_Y_DST_START_SHIFT 16

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_X_DST_END_MASK 0x3F000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_X_DST_END_SHIFT 24

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_Y_DST_END_MASK 0x3F00000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_Y_DST_END_SHIFT 32

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_CMD_MASK 0xF0000000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_CMD_SHIFT 40

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_CMD_FLAGS_MASK 0xF00000000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_CMD_FLAGS_SHIFT 44

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_MCAST_SRC_INCLD_MASK 0x1000000000000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG0_MCAST_SRC_INCLD_SHIFT 48

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_DATA_SIZE_MASK 0xFFFF
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_DATA_SIZE_SHIFT 0

#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_ADDR_MASK 0x3FFFFFFFFF0000
#define SMN_MST_CMD_BUF_SMN_MST_CMD_BUF_REG1_ADDR_SHIFT 16

#define SMN_SLV_MAILBOX_SMN_MBOXW_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_MAILBOX_SMN_MBOXW_DATA_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOXR_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_MAILBOX_SMN_MBOXR_DATA_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_EMPTY_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_EMPTY_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_FULL_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_FULL_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_WFIFOL_MASK 0x4
#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_WFIFOL_SHIFT 2

#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_RFIFOL_MASK 0x8
#define SMN_SLV_MAILBOX_SMN_MBOX_STATUS_RFIFOL_SHIFT 3

#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_READ_ERROR_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_READ_ERROR_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_WRITE_ERROR_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_ERROR_WRITE_ERROR_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_WIRQT_MASK 0xF
#define SMN_SLV_MAILBOX_SMN_MBOX_WIRQT_WIRQT_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_RIRQT_MASK 0xF
#define SMN_SLV_MAILBOX_SMN_MBOX_RIRQT_RIRQT_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_WTIRQ_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_WTIRQ_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_RTIRQ_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_RTIRQ_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_EIRQ_MASK 0x4
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQS_EIRQ_SHIFT 2

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_WTIRQ_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_WTIRQ_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_RTIRQ_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_RTIRQ_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_EIRQ_MASK 0x4
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQEN_EIRQ_SHIFT 2

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_WTIRQ_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_WTIRQ_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_RTIRQ_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_RTIRQ_SHIFT 1

#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_EIRQ_MASK 0x4
#define SMN_SLV_MAILBOX_SMN_MBOX_IRQP_EIRQ_SHIFT 2

#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_WTIRQ_MASK 0x1
#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_WTIRQ_SHIFT 0

#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_RTIRQ_MASK 0x2
#define SMN_SLV_MAILBOX_SMN_MBOX_CTRL_RTIRQ_SHIFT 1

#define SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_SCRATCH_REG_DATA_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_DATA_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_EXT_STATUS_DATA_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_MAILBOX_INT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_MAILBOX_INT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_0_MASK 0x100
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_0_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_1_MASK 0x200
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_1_SHIFT 9

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_2_MASK 0x400
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_2_SHIFT 10

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_3_MASK 0x800
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_3_SHIFT 11

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_4_MASK 0x1000
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_4_SHIFT 12

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_5_MASK 0x2000
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_5_SHIFT 13

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_6_MASK 0x4000
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_6_SHIFT 14

#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_7_MASK 0x8000
#define SMN_SLV_BLOCK_SMN_SLV_INT_CLEAR_EXTERNAL_INT_7_SHIFT 15

#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_MAILBOX_INT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_MAILBOX_INT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_EXTERNAL_INT_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_INT_ENABLE_EXTERNAL_INT_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_MAILBOX_INT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_MAILBOX_INT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_EXTERNAL_INT_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_EXTERNAL_INT_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_MAILBOX_INT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_MAILBOX_INT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_EXTERNAL_INT_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_INT_STATUS_RAW_EXTERNAL_INT_SHIFT 8

#define SMN_SLV_BLOCK_SMN_NODE_CTRL_SMN_NODE_BYPASS_MASK 0x1
#define SMN_SLV_BLOCK_SMN_NODE_CTRL_SMN_NODE_BYPASS_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_CLK_GATE_EN_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_CLK_GATE_EN_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_CLK_GATE_HYST_MASK 0xFFFF0000
#define SMN_SLV_BLOCK_SMN_SLV_CLK_CTRL_CLK_GATE_HYST_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_RX_TIMEOUT_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_RX_TIMEOUT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_TX_TIMEOUT_MASK 0x2
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_TX_TIMEOUT_SHIFT 1

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_PARSER_TIMEOUT_MASK 0x4
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_PARSER_TIMEOUT_SHIFT 2

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_AXI_TIMEOUT_MASK 0x8
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_AXI_TIMEOUT_SHIFT 3

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_CMD_TIMEOUT_MASK 0x10
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_CMD_TIMEOUT_SHIFT 4

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_RESP_TIMEOUT_MASK 0x20
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_RESP_TIMEOUT_SHIFT 5

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_DOUBLE_ERROR_MASK 0x40
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_DOUBLE_ERROR_SHIFT 6

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_EXTERNAL_ERROR_MASK 0x80
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_EXTERNAL_ERROR_SHIFT 7

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_RX_FSM_MASK 0x700
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_RX_FSM_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_TX_FSM_MASK 0x7000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_ROUTER_TX_FSM_SHIFT 12

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_PARSER_FSM_MASK 0x70000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_PARSER_FSM_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_AXI_FSM_MASK 0x300000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_SLV_AXI_FSM_SHIFT 20

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_CMD_FSM_MASK 0x7000000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_CMD_FSM_SHIFT 24

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_RESP_FSM_MASK 0x70000000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_MST_RESP_FSM_SHIFT 28

#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_CLEAR_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_DEBUG_CLEAR_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_ECC_ERR_CNT_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_ECC_ERR_CNT_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_CLEAR_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_ECC_ERR_CNT_CLEAR_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_PARSER_TIMEOUT_ENABLE_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_AXI_TIMEOUT_ENABLE_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_VAL_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_ENABLE_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_TIMEOUT_ENABLE_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_WRITE_READ_MASK 0x3
#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_TYPE_WRITE_READ_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_VAL_MASK 0x3FFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_ADDR_FILT_RULE_ADDR_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_ISOLATE_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_AXI_MST_ISOLATE_ISOLATE_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_ERR_1B_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_ERR_1B_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_ERR_2B_MASK 0x2
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_ERR_2B_SHIFT 1

#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_DIRECT_ERR_INJ_MASK 0x100
#define SMN_SLV_BLOCK_SMN_SLV_ROUTER_ERR_INJ_DIRECT_ERR_INJ_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_NOC_RESET_N_MASK 0xFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_NOC_RESET_N_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_OVERLAY_RESET_N_MASK 0xFFFF00
#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_OVERLAY_RESET_N_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_TENSIX_RESET_N_MASK 0xFF000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_TENSIX_RESET_N_SHIFT 24

#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_D2D_RESET_N_MASK 0xFF00000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_RESET_D2D_RESET_N_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_AI_CLK_EN_MASK 0xFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_AI_CLK_EN_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_DM_CLK_EN_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_DM_CLK_EN_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_NOC_CLK_EN_MASK 0xFF0000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_NOC_CLK_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_AI_CLK_FORCE_REF_MASK 0xFF000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_AI_CLK_FORCE_REF_SHIFT 24

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_DM_CLK_FORCE_REF_MASK 0xFF00000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_DM_CLK_FORCE_REF_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_NOC_CLK_FORCE_REF_MASK 0xFF0000000000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLKEN_FORCEREF_NOC_CLK_FORCE_REF_SHIFT 40

#define SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_AI_CLK_FREQ_SEL_MASK 0x1FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_FREQ_SEL_AI_CLK_FREQ_SEL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_WAVE_CTRL_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_WAVE_CTRL_WAVE_CTRL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_PLL_LOCKED_STATUS_MASK 0xFFFFFFFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_CLK_STATUS_PLL_LOCKED_STATUS_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_PD_VEC_MASK 0xFF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_PD_VEC_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_HARVEST_VEC_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_TILE_HARVEST_PD_HARVEST_VEC_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_UHD_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_HS_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RF1_HS_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_UHS_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_FCW_INT_MIN_MASK 0xFF
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_FCW_INT_MIN_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_FCW_INT_MAX_MASK 0xFF00
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_FCW_INT_MAX_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_POSTDIV_MIN_MASK 0x70000
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_POSTDIV_MIN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_POSTDIV_MAX_MASK 0x700000
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_POSTDIV_MAX_SHIFT 20

#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_PLL_PERFORMANCE_LOCK_EN_MASK 0x80000000
#define SMN_SLV_BLOCK_SMN_SLV_PLL_PERFORMANCE_LOCK_PLL_PERFORMANCE_LOCK_EN_SHIFT 31

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_BUFFER_EN_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_BUFFER_EN_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_TRIGGER_SEL_MASK 0x100
#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_TRIGGER_SEL_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_PU_RES_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_PU_RES_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_PU_RES_SEL_MASK 0x100000000
#define SMN_SLV_BLOCK_SMN_SLV_REFCLK_BUMPPAD_PU_RES_SEL_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_OVRD_VAL_MASK 0x3F
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_OVRD_VAL_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_SEL_MASK 0x80
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_SEL_SHIFT 7

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_OVRD_VAL_MASK 0x3F00
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_OVRD_VAL_SHIFT 8

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_SEL_MASK 0x8000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_SEL_SHIFT 15

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_VAL_MASK 0x3F0000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_X_VAL_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_VAL_MASK 0x3F000000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_Y_VAL_SHIFT 24

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_SMC_X_VAL_MASK 0x3F00000000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_SMC_X_VAL_SHIFT 32

#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_SMC_Y_VAL_MASK 0x3F0000000000
#define SMN_SLV_BLOCK_SMN_SLV_NODE_COORD_OVERRIDE_SMC_Y_VAL_SHIFT 40

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RD2_HS_EMC_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_CFG_MASK 0x7FF
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_CFG_SHIFT 0

#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_RETENTION_EN_MASK 0x10000
#define SMN_SLV_BLOCK_SMN_SLV_TILE_MEM_CFG_RA1_UHD_EMC_RETENTION_EN_SHIFT 16

#define SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_VAL_MASK 0x1
#define SMN_SLV_BLOCK_SMN_SLV_FUSE_MVMUL_REDUCE_VAL_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_X_MASK 0x3F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_X_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_Y_MASK 0x3F00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_Y_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_X_SIZE_MASK 0x7F0000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_X_SIZE_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_Y_SIZE_MASK 0x7F000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_Y_SIZE_SHIFT 24

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_X_SEL_MASK 0x100000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_X_SEL_SHIFT 56

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_Y_SEL_MASK 0x200000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_LOCAL_NODE_ID_Y_SEL_SHIFT 57

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_X_SIZE_SEL_MASK 0x400000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_X_SIZE_SEL_SHIFT 58

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_Y_SIZE_SEL_MASK 0x800000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_NOC_Y_SIZE_SEL_SHIFT 59

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_X_MASK 0x3F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_X_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_Y_MASK 0x3F00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_Y_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_X_MASK 0x3F0000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_X_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_Y_MASK 0x3F000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_Y_SHIFT 24

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_NODE_ORIENTATION_MASK 0x700000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_NODE_ORIENTATION_SHIFT 32

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_X_SEL_MASK 0x100000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_X_SEL_SHIFT 56

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_Y_SEL_MASK 0x200000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_START_Y_SEL_SHIFT 57

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_X_SEL_MASK 0x400000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_X_SEL_SHIFT 58

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_Y_SEL_MASK 0x800000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_MESH_STOP_Y_SEL_SHIFT 59

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_NODE_ORIENTATION_SEL_MASK 0x1000000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_NODE_ORIENTATION_SEL_SHIFT 60

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_ENDPOINT_ID_MASK 0xFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_ENDPOINT_ID_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_ENDPOINT_ID_SEL_MASK 0x100000000000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_ENDPOINT_ID_SEL_SHIFT 56

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_LOCAL_NODE_ID_X_MASK 0x3F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_LOCAL_NODE_ID_X_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_LOCAL_NODE_ID_Y_MASK 0x3F00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_LOCAL_NODE_ID_Y_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_NOC_X_SIZE_MASK 0x7F0000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_NOC_X_SIZE_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_NOC_Y_SIZE_MASK 0x7F000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_X_Y_DEFAULT_NOC_Y_SIZE_SHIFT 24

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_START_X_MASK 0x3F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_START_X_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_START_Y_MASK 0x3F00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_START_Y_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_STOP_X_MASK 0x3F0000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_STOP_X_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_STOP_Y_MASK 0x3F000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_MESH_STOP_Y_SHIFT 24

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_NODE_ORIENTATION_MASK 0x700000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MESH_X_Y_ORIENTATION_DEFAULT_NODE_ORIENTATION_SHIFT 32

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_ENDPOINT_ID_MASK 0xFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ENDPOINT_ID_DEFAULT_ENDPOINT_ID_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_FENCE_EN_MASK 0x1
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_FENCE_ENABLE_FENCE_EN_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_SEC_GROUP_ID_MASK 0xF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_SECURE_GROUP_ID_SEC_GROUP_ID_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_ADDRESS_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_START_ADDRESS_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_ADDRESS_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_RANGE_END_ADDRESS_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_WR_SEC_LEVEL_MASK 0xF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_WR_SEC_LEVEL_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_RD_SEC_LEVEL_MASK 0xF0
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_RD_SEC_LEVEL_SHIFT 4

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_RANGE_ENABLE_MASK 0x100
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_ATTRIBUTE_RANGE_ENABLE_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_MASTER_LEVEL_MASK 0xF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_MASTER_LEVEL_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_GROUP_ID_MASK 0xF0
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_GROUP_ID_SHIFT 4

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_GROUP_ID_MASK 0xF00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_GROUP_ID_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_NS_MASK 0x1000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_NS_SHIFT 12

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_NS_MASK 0x2000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_NS_SHIFT 13

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_NS_EN_MASK 0x4000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_TAG_NS_EN_SHIFT 14

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_GROUP_ID_EN_MASK 0x8000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_GROUP_ID_EN_SHIFT 15

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_NS_EN_MASK 0x10000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_MASTER_LEVEL_CHECK_NS_EN_SHIFT 16

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_ENTRY_COUNTER_MASK 0x1F
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_ENTRY_COUNTER_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_RSVD_MASK 0xE0
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_RSVD_SHIFT 5

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_EMPTY_MASK 0x100
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_EMPTY_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_FULL_MASK 0x200
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_STATUS_FULL_SHIFT 9

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_RANGE_MASK 0xFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_RANGE_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_DEFAULT_RANGE_MASK 0x100
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_DEFAULT_RANGE_SHIFT 8

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_X_MASK 0x7E00
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_X_SHIFT 9

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_Y_MASK 0x1F8000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_Y_SHIFT 15

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SW_INVALID_RANGE_MASK 0x7E00000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_SW_INVALID_RANGE_SHIFT 21

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_GROUP_ID_MASK 0x8000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_GROUP_ID_SHIFT 27

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_GROUP_ID_NS_MASK 0x10000000
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_VIOLATION_FIFO_RDDATA_VIOLATED_GROUP_ID_NS_SHIFT 28

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_ADDRESS_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_START_ADDRESS_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_ADDRESS_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_DEFAULT_RANGE_END_ADDRESS_SHIFT 0

#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_POP_VIOLATION_FIFO_MASK 0x1
#define SMN_SLV_NOC_SEC_BLOCK_SMN_NOC_SEC_POP_VIOLATION_FIFO_POP_VIOLATION_FIFO_SHIFT 0

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_CFG_VAL_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_BASE_CFG_VAL_SHIFT 0

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_CFG_VAL_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_BAR_LIMIT_CFG_VAL_SHIFT 0

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_CFG_VAL_MASK 0xFFFFFFFFFFFFFFFF
#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_SS_BAR_ADDR_CFG_VAL_SHIFT 0

#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_DTB_SEL_MASK 0x1
#define SMN_SLV_D2D_BLOCK_SMN_SLV_D2D_DTB_SEL_DTB_SEL_SHIFT 0

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_RAMP_MASK 0xF
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_RAMP_SHIFT 0

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_HOP_MASK 0xF0
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_HOP_SHIFT 4

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_STATIC_MASK 0xF00
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_STATIC_SHIFT 8

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_DROOP_RESPONSE_ENABLE_MASK 0x1000
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_DROOP_RESPONSE_ENABLE_SHIFT 12

#define GLOBAL_DYNAMIC_SCHEME_0_DVFS_MODE_MASK 0x7
#define GLOBAL_DYNAMIC_SCHEME_0_DVFS_MODE_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_1_WAIT_DURATION_MASK 0xFF
#define GLOBAL_DYNAMIC_SCHEME_1_WAIT_DURATION_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_2_WATCH_DURATION_1_MASK 0xFF
#define GLOBAL_DYNAMIC_SCHEME_2_WATCH_DURATION_1_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_2_FLOOR_DURATION_1_MASK 0xFF00
#define GLOBAL_DYNAMIC_SCHEME_2_FLOOR_DURATION_1_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_3_WATCH_DURATION_2_MASK 0xFF
#define GLOBAL_DYNAMIC_SCHEME_3_WATCH_DURATION_2_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_3_FLOOR_DURATION_2_MASK 0xFF00
#define GLOBAL_DYNAMIC_SCHEME_3_FLOOR_DURATION_2_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_4_WATCH_DURATION_3_MASK 0xFF
#define GLOBAL_DYNAMIC_SCHEME_4_WATCH_DURATION_3_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_4_FLOOR_DURATION_3_MASK 0xFF00
#define GLOBAL_DYNAMIC_SCHEME_4_FLOOR_DURATION_3_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_5_DROOP_RECOVERY_RAMP_RATE_MASK 0x7
#define GLOBAL_DYNAMIC_SCHEME_5_DROOP_RECOVERY_RAMP_RATE_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_UP_RATE_MASK 0x38
#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_UP_RATE_SHIFT 3

#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_DOWN_RATE_MASK 0x1C0
#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_DOWN_RATE_SHIFT 6

#define GLOBAL_FCW_INT_BOUND_FCW_INT_UPPERBOUND_MASK 0xFF
#define GLOBAL_FCW_INT_BOUND_FCW_INT_UPPERBOUND_SHIFT 0

#define GLOBAL_FCW_INT_BOUND_FCW_INT_LOWERBOUND_MASK 0xFF00
#define GLOBAL_FCW_INT_BOUND_FCW_INT_LOWERBOUND_SHIFT 8

#define GLOBAL_FCW_FRAC_UPPERBOUND_FCW_FRAC_UPPERBOUND_MASK 0x3FFF
#define GLOBAL_FCW_FRAC_UPPERBOUND_FCW_FRAC_UPPERBOUND_SHIFT 0

#define GLOBAL_FCW_FRAC_LOWERBOUND_FCW_FRAC_LOWERBOUND_MASK 0x3FFF
#define GLOBAL_FCW_FRAC_LOWERBOUND_FCW_FRAC_LOWERBOUND_SHIFT 0

#define GLOBAL_REG_UPDATE_REG_UPDATE_MASK 0x1
#define GLOBAL_REG_UPDATE_REG_UPDATE_SHIFT 0

#define GLOBAL_REG_UPDATE_SAMPLE_STROBE_MASK 0x2
#define GLOBAL_REG_UPDATE_SAMPLE_STROBE_SHIFT 1

#define GLOBAL_MEAS_CONFIG_EXT_MEAS_MODE_MASK 0x3
#define GLOBAL_MEAS_CONFIG_EXT_MEAS_MODE_SHIFT 0

#define GLOBAL_MEAS_CONFIG_EXT_START_TRIGGER_MASK 0xC
#define GLOBAL_MEAS_CONFIG_EXT_START_TRIGGER_SHIFT 2

#define GLOBAL_MEAS_CONFIG_EXT_START_TARGET_MASK 0x70
#define GLOBAL_MEAS_CONFIG_EXT_START_TARGET_SHIFT 4

#define GLOBAL_MEAS_CONFIG_EXT_SINGLE_CONFIG_MASK 0x780
#define GLOBAL_MEAS_CONFIG_EXT_SINGLE_CONFIG_SHIFT 7

#define GLOBAL_MEAS_CONFIG_EXT_FREQ_MEAS_TARGET_MASK 0x3800
#define GLOBAL_MEAS_CONFIG_EXT_FREQ_MEAS_TARGET_SHIFT 11

#define GLOBAL_MEAS_DURATION0_EXT_DURATION0_MASK 0xFFFF
#define GLOBAL_MEAS_DURATION0_EXT_DURATION0_SHIFT 0

#define GLOBAL_MEAS_DURATION1_EXT_DURATION1_MASK 0xFFFF
#define GLOBAL_MEAS_DURATION1_EXT_DURATION1_SHIFT 0

#define GLOBAL_MEAS_STATUS_EXT_MEAS_DONE_MASK 0x1
#define GLOBAL_MEAS_STATUS_EXT_MEAS_DONE_SHIFT 0

#define GLOBAL_MEAS_STATUS_EXT_DVFS_MODE_MASK 0xE
#define GLOBAL_MEAS_STATUS_EXT_DVFS_MODE_SHIFT 1

#define GLOBAL_MEAS_STATUS_EXT_VALID_MASK 0x10
#define GLOBAL_MEAS_STATUS_EXT_VALID_SHIFT 4

#define GLOBAL_EXT_FREQ_EXT_FREQ_COUNTER_MASK 0xFFFF
#define GLOBAL_EXT_FREQ_EXT_FREQ_COUNTER_SHIFT 0

#define GLOBAL_EXT_REF_EXT_REF_COUNTER_MASK 0xFFFF
#define GLOBAL_EXT_REF_EXT_REF_COUNTER_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_MASK 0xFFFF
#define GLOBAL_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION0_MASK 0xFF
#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION0_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION1_MASK 0xFF00
#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION1_SHIFT 8

#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION2_MASK 0xFF
#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION2_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION3_MASK 0xFF00
#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION3_SHIFT 8

#define GLOBAL_EXT_FLOOR_LOOPS_EXT_FLOOR_LOOPS_MASK 0xFF
#define GLOBAL_EXT_FLOOR_LOOPS_EXT_FLOOR_LOOPS_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION0_EXT_FLOOR1_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION0_EXT_FLOOR1_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION0_EXT_FLOOR2_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION0_EXT_FLOOR2_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION0_EXT_FLOOR3_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION0_EXT_FLOOR3_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION1_EXT_FLOOR1_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION1_EXT_FLOOR1_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION1_EXT_FLOOR2_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION1_EXT_FLOOR2_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION1_EXT_FLOOR3_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION1_EXT_FLOOR3_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION2_EXT_FLOOR1_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION2_EXT_FLOOR1_DURATION2_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION2_EXT_FLOOR2_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION2_EXT_FLOOR2_DURATION2_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION2_EXT_FLOOR3_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION2_EXT_FLOOR3_DURATION2_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION0_EXT_SAFETY_DURATION0_MASK 0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION0_EXT_SAFETY_DURATION0_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION1_EXT_SAFETY_DURATION1_MASK 0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION1_EXT_SAFETY_DURATION1_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION2_EXT_SAFETY_DURATION2_MASK 0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION2_EXT_SAFETY_DURATION2_SHIFT 0

#define GLOBAL_LOCK_STATUS_LOCK_MONITOR_CLEAR_MASK 0x7
#define GLOBAL_LOCK_STATUS_LOCK_MONITOR_CLEAR_SHIFT 0

#define GLOBAL_LOCK_STATUS_LOCK_DETECT_MASK 0x38
#define GLOBAL_LOCK_STATUS_LOCK_DETECT_SHIFT 3

#define GLOBAL_LOCK_STATUS_DROOP_INTERRUPT_MASK 0x7C0
#define GLOBAL_LOCK_STATUS_DROOP_INTERRUPT_SHIFT 6

#define GLOBAL_LOCK_MONITOR_0_LOCK_MONITOR_0_MASK 0xFFFF
#define GLOBAL_LOCK_MONITOR_0_LOCK_MONITOR_0_SHIFT 0

#define GLOBAL_LOCK_MONITOR_1_LOCK_MONITOR_1_MASK 0xFFFF
#define GLOBAL_LOCK_MONITOR_1_LOCK_MONITOR_1_SHIFT 0

#define GLOBAL_LOCK_MONITOR_2_LOCK_MONITOR_2_MASK 0xFFFF
#define GLOBAL_LOCK_MONITOR_2_LOCK_MONITOR_2_SHIFT 0

#define GLOBAL_DROOP_PAUSE_DROOP_PAUSE_MASK 0x7
#define GLOBAL_DROOP_PAUSE_DROOP_PAUSE_SHIFT 0

#define FREQUENCY0_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY0_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY0_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY0_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY0_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY0_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY0_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY0_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY0_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY0_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY0_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY0_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY0_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY0_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY0_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY0_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY0_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY0_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY0_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY0_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY0_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY0_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY1_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY1_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY1_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY1_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY1_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY1_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY1_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY1_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY1_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY1_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY1_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY1_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY1_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY1_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY1_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY1_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY1_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY1_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY1_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY1_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY1_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY1_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY2_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY2_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY2_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY2_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY2_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY2_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY2_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY2_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY2_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY2_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY2_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY2_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY2_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY2_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY2_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY2_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY2_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY2_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY2_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY2_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY2_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY2_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY3_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY3_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY3_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY3_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY3_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY3_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY3_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY3_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY3_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY3_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY3_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY3_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY3_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY3_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY3_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY3_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY3_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY3_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY3_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY3_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY3_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY3_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY4_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY4_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY4_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY4_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY4_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY4_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY4_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY4_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY4_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY4_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY4_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY4_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY4_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY4_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY4_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY4_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY4_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY4_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY4_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY4_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY4_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY4_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY5_FCW_INT0_FCW_INT_MASK 0xFF
#define FREQUENCY5_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY5_FCW_INT0_FCW_INT_FLOOR1_MASK 0xFF00
#define FREQUENCY5_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR2_MASK 0xFF
#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR3_MASK 0xFF00
#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY5_FCW_FRAC_FCW_FRAC_MASK 0x3FFF
#define FREQUENCY5_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY5_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK 0x3FFF
#define FREQUENCY5_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY5_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK 0x3FFF
#define FREQUENCY5_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY5_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK 0x3FFF
#define FREQUENCY5_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY5_PREDIV_PREDIV_MASK 0x3
#define FREQUENCY5_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY5_PREDIV_POSTDIV_MASK 0x1C
#define FREQUENCY5_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY5_PREDIV_POSTDIV_CONFIG_MASK 0x60
#define FREQUENCY5_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY5_PREDIV_FREQ_LOCK_THRESHOLD_MASK 0x3F80
#define FREQUENCY5_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY5_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK 0x1
#define FREQUENCY5_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define CGM0_ENABLES_STATIC_CGM_ENABLE_MASK 0x1
#define CGM0_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK 0x2
#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK 0x3FFC
#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM0_DM0_READ_DM0_MASK 0xFFFF
#define CGM0_DM0_READ_DM0_SHIFT 0

#define CGM0_DM1_READ_DM1_MASK 0xFFFF
#define CGM0_DM1_READ_DM1_SHIFT 0

#define CGM0_DM2_READ_DM2_MASK 0xFFFF
#define CGM0_DM2_READ_DM2_SHIFT 0

#define CGM0_DM3_READ_DM3_MASK 0xFFFF
#define CGM0_DM3_READ_DM3_SHIFT 0

#define CGM0_CGM_STATUS_FREQ_MONITOR_DONE_MASK 0x1
#define CGM0_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM0_CGM_STATUS_DM0_WINDOW_DONE_MASK 0x2
#define CGM0_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM0_DM0_CONFIG_DM0_WINDOW_MODE_MASK 0x7
#define CGM0_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM0_DM0_CONFIG_DM0_WINDOW_MASK 0x78
#define CGM0_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK 0x1
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK 0x6
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK 0x78
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM0_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK 0x400
#define CGM0_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM0_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK 0xFFFF
#define CGM0_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM0_DCO_CODE_INST_READ_DCO_CODE_INST_MASK 0xFFFF
#define CGM0_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define CGM1_ENABLES_STATIC_CGM_ENABLE_MASK 0x1
#define CGM1_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK 0x2
#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK 0x3FFC
#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM1_DM0_READ_DM0_MASK 0xFFFF
#define CGM1_DM0_READ_DM0_SHIFT 0

#define CGM1_DM1_READ_DM1_MASK 0xFFFF
#define CGM1_DM1_READ_DM1_SHIFT 0

#define CGM1_DM2_READ_DM2_MASK 0xFFFF
#define CGM1_DM2_READ_DM2_SHIFT 0

#define CGM1_DM3_READ_DM3_MASK 0xFFFF
#define CGM1_DM3_READ_DM3_SHIFT 0

#define CGM1_CGM_STATUS_FREQ_MONITOR_DONE_MASK 0x1
#define CGM1_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM1_CGM_STATUS_DM0_WINDOW_DONE_MASK 0x2
#define CGM1_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM1_DM0_CONFIG_DM0_WINDOW_MODE_MASK 0x7
#define CGM1_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM1_DM0_CONFIG_DM0_WINDOW_MASK 0x78
#define CGM1_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK 0x1
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK 0x6
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK 0x78
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM1_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK 0x400
#define CGM1_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM1_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK 0xFFFF
#define CGM1_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM1_DCO_CODE_INST_READ_DCO_CODE_INST_MASK 0xFFFF
#define CGM1_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define CGM2_ENABLES_STATIC_CGM_ENABLE_MASK 0x1
#define CGM2_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK 0x2
#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK 0x3FFC
#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM2_DM0_READ_DM0_MASK 0xFFFF
#define CGM2_DM0_READ_DM0_SHIFT 0

#define CGM2_DM1_READ_DM1_MASK 0xFFFF
#define CGM2_DM1_READ_DM1_SHIFT 0

#define CGM2_DM2_READ_DM2_MASK 0xFFFF
#define CGM2_DM2_READ_DM2_SHIFT 0

#define CGM2_DM3_READ_DM3_MASK 0xFFFF
#define CGM2_DM3_READ_DM3_SHIFT 0

#define CGM2_CGM_STATUS_FREQ_MONITOR_DONE_MASK 0x1
#define CGM2_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM2_CGM_STATUS_DM0_WINDOW_DONE_MASK 0x2
#define CGM2_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM2_DM0_CONFIG_DM0_WINDOW_MODE_MASK 0x7
#define CGM2_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM2_DM0_CONFIG_DM0_WINDOW_MASK 0x78
#define CGM2_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK 0x1
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK 0x6
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK 0x78
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM2_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK 0x400
#define CGM2_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM2_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK 0xFFFF
#define CGM2_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM2_DCO_CODE_INST_READ_DCO_CODE_INST_MASK 0xFFFF
#define CGM2_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define DROOP_ENABLES_ENABLE_MASK 0x1
#define DROOP_ENABLES_ENABLE_SHIFT 0

#define DROOP_ENABLES_STICKY_DROOP_ENABLE_MASK 0x2
#define DROOP_ENABLES_STICKY_DROOP_ENABLE_SHIFT 1

#define DROOP_ENABLES_STICKY_DROOP_DURATION_MASK 0x1C
#define DROOP_ENABLES_STICKY_DROOP_DURATION_SHIFT 2

#define DROOP_ENABLES_OPERATING_MODE_MASK 0x40
#define DROOP_ENABLES_OPERATING_MODE_SHIFT 6

#define DROOP_ENABLES_CONFIG_SELECT_MASK 0xF00
#define DROOP_ENABLES_CONFIG_SELECT_SHIFT 8

#define DROOP_ENABLES_CONFIG_SELECT_UPDATE_MASK 0x1000
#define DROOP_ENABLES_CONFIG_SELECT_UPDATE_SHIFT 12

#define DROOP_SAMPLE_STROBE_SAMPLE_STROBE_MASK 0x1
#define DROOP_SAMPLE_STROBE_SAMPLE_STROBE_SHIFT 0

#define DROOP_SAMPLE_STROBE_AVG_SAMPLES_NUM_MASK 0x1E0
#define DROOP_SAMPLE_STROBE_AVG_SAMPLES_NUM_SHIFT 5

#define DROOP_SAMPLE_STROBE_AVG_CODE_SAMPLE_STROBE_MASK 0x4000
#define DROOP_SAMPLE_STROBE_AVG_CODE_SAMPLE_STROBE_SHIFT 14

#define DROOP_TARGET_MONITOR_CODE_TARGET_MONITOR_CODE_MASK 0xFF
#define DROOP_TARGET_MONITOR_CODE_TARGET_MONITOR_CODE_SHIFT 0

#define DROOP_CONFIG_RUN_DCDL_INIT_MASK 0x20
#define DROOP_CONFIG_RUN_DCDL_INIT_SHIFT 5

#define DROOP_CONFIG_EXT_MEAS_MODE_MASK 0xC0
#define DROOP_CONFIG_EXT_MEAS_MODE_SHIFT 6

#define DROOP_CONFIG_EXT_START_TRIGGER_MASK 0x100
#define DROOP_CONFIG_EXT_START_TRIGGER_SHIFT 8

#define DROOP_CONFIG_EXT_SINGLE_CONFIG_MASK 0x1E00
#define DROOP_CONFIG_EXT_SINGLE_CONFIG_SHIFT 9

#define DROOP_CONFIG_EXT_LTM_ENABLE_MASK 0x2000
#define DROOP_CONFIG_EXT_LTM_ENABLE_SHIFT 13

#define DROOP_CONFIG_EXT_MEAS_DONE_MASK 0x8000
#define DROOP_CONFIG_EXT_MEAS_DONE_SHIFT 15

#define DROOP_MEAS_DURATION0_EXT_DURATION0_MASK 0xFFFF
#define DROOP_MEAS_DURATION0_EXT_DURATION0_SHIFT 0

#define DROOP_MEAS_DURATION1_EXT_DURATION1_MASK 0xFFFF
#define DROOP_MEAS_DURATION1_EXT_DURATION1_SHIFT 0

#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_MAX_CODE_MASK 0x3F
#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_MAX_CODE_SHIFT 0

#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_OVERFLOW_MASK 0x100
#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_OVERFLOW_SHIFT 8

#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_MIN_CODE_MASK 0x3F
#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_MIN_CODE_SHIFT 0

#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_UNDERFLOW_MASK 0x100
#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_UNDERFLOW_SHIFT 8

#define DROOP_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_MASK 0xFFFF
#define DROOP_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_SHIFT 0

#define DROOP_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_MASK 0xFFFF
#define DROOP_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_SHIFT 0

#define DROOP_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_MASK 0xFFFF
#define DROOP_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_SHIFT 0

#define DROOP_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_MASK 0xFFFF
#define DROOP_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION0_MASK 0xFF
#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION0_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION1_MASK 0xFF00
#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION1_SHIFT 8

#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION2_MASK 0xFF
#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION2_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION3_MASK 0xFF00
#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION3_SHIFT 8

#define DROOP_FORCE_FORCE_DROOP_ENABLE_MASK 0x1
#define DROOP_FORCE_FORCE_DROOP_ENABLE_SHIFT 0

#define DROOP_FORCE_FORCE_MONITOR_ENABLE_MASK 0x2
#define DROOP_FORCE_FORCE_MONITOR_ENABLE_SHIFT 1

#define DROOP_FORCE_FORCE_DROOP_MASK 0x1C
#define DROOP_FORCE_FORCE_DROOP_SHIFT 2

#define DROOP_FORCE_FORCE_MONITOR_MASK 0x7E0
#define DROOP_FORCE_FORCE_MONITOR_SHIFT 5

#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_MASK 0xFF
#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_SHIFT 0

#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_VALID_MASK 0x100
#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_VALID_SHIFT 8

#define DROOP_SAMPLED_AVG_MONITOR_MULTIPLE_EDGES_MASK 0x1000
#define DROOP_SAMPLED_AVG_MONITOR_MULTIPLE_EDGES_SHIFT 12

#define DROOP_SAMPLED_AVG_MONITOR_THRESHOLD_ERROR_MASK 0xE000
#define DROOP_SAMPLED_AVG_MONITOR_THRESHOLD_ERROR_SHIFT 13

#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_MASK 0xFF
#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_SHIFT 0

#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_VALID_MASK 0x100
#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_VALID_SHIFT 8

#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_MASK 0xFF
#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_SHIFT 0

#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_VALID_MASK 0x100
#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_VALID_SHIFT 8

#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_MASK 0xFF
#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_SHIFT 0

#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_VALID_MASK 0x100
#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_VALID_SHIFT 8

#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_DELAY_CODE_MASK 0xFF
#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_T0_MASK 0xFF00
#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T1_MASK 0xFF
#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_0_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_0_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_1_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_1_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_2_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_2_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_3_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_3_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_4_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_4_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_5_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_5_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_6_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_6_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_7_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_7_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_8_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_8_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_9_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_9_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_10_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_10_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_11_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_11_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_12_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_12_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_13_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_13_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_14_K2_MASK 0xFF
#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_14_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_15_K2_MASK 0xFF00
#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_15_K2_SHIFT 8

#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T0_MASK 0xFF
#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T0_SHIFT 0

#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T1_MASK 0xFF00
#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T1_SHIFT 8

#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_T2_MASK 0xFF
#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_T2_SHIFT 0

#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_TH_VALID_MASK 0x100
#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_TH_VALID_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_TS_EN_MASK 0x1
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_TS_EN_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_RAW_ADC_EN_MASK 0x4
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_RAW_ADC_EN_SHIFT 2

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_REMOTE_NUM_MASK 0xF8
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_REMOTE_NUM_SHIFT 3

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_BURST_MODE_EN_MASK 0x100
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_BURST_MODE_EN_SHIFT 8

#define TEMP_SENSOR_BYPASS_ID_LO_ID_LO_MASK 0xFF
#define TEMP_SENSOR_BYPASS_ID_LO_ID_LO_SHIFT 0

#define TEMP_SENSOR_BYPASS_ID_LO_OSCAL_EN_MASK 0x100
#define TEMP_SENSOR_BYPASS_ID_LO_OSCAL_EN_SHIFT 8

#define TEMP_SENSOR_BYPASS_ID_HI_ID_HI_MASK 0xFF
#define TEMP_SENSOR_BYPASS_ID_HI_ID_HI_SHIFT 0

#define TEMP_SENSOR_BYPASS_ID_HI_CLK_INV_MASK 0x100
#define TEMP_SENSOR_BYPASS_ID_HI_CLK_INV_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK1_MASK 0x7
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK1_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK3_MASK 0x70
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK3_SHIFT 4

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_CDC_STAGE_EN_MASK 0x100
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_CDC_STAGE_EN_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TS_COA0_MASK 0xF
#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TS_COA0_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TSR_N_CK2_MASK 0x1F0
#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TSR_N_CK2_SHIFT 4

#define TEMP_SENSOR_TEMP_COEFF_B_TS_COB0_MASK 0x7F
#define TEMP_SENSOR_TEMP_COEFF_B_TS_COB0_SHIFT 0

#define TEMP_SENSOR_TEMP_COEFF_B_TS_COC0_HI_MASK 0x100
#define TEMP_SENSOR_TEMP_COEFF_B_TS_COC0_HI_SHIFT 8

#define TEMP_SENSOR_TEMP_COEFF_C_TS_COC0_MASK 0x1FF
#define TEMP_SENSOR_TEMP_COEFF_C_TS_COC0_SHIFT 0

#define TEMP_SENSOR_ADC_TARGET_ADC_TARGET_MASK 0x1FF
#define TEMP_SENSOR_ADC_TARGET_ADC_TARGET_SHIFT 0

#define TEMP_SENSOR_CONV_AVG_SEL_NUM_CONV_AVG_SEL_NUM_MASK 0x3
#define TEMP_SENSOR_CONV_AVG_SEL_NUM_CONV_AVG_SEL_NUM_SHIFT 0

#define TEMP_SENSOR_DAC_GAIN_ADC_CAP_SELECT_MASK 0x3F
#define TEMP_SENSOR_DAC_GAIN_ADC_CAP_SELECT_SHIFT 0

#define TEMP_SENSOR_DAC_GAIN_ADC_GAIN_MODE_MASK 0x40
#define TEMP_SENSOR_DAC_GAIN_ADC_GAIN_MODE_SHIFT 6

#define TEMP_SENSOR_DAC_GAIN_FSMP_EN_MASK 0x80
#define TEMP_SENSOR_DAC_GAIN_FSMP_EN_SHIFT 7

#define TEMP_SENSOR_DAC_GAIN_FAST_MODE_MASK 0x100
#define TEMP_SENSOR_DAC_GAIN_FAST_MODE_SHIFT 8

#define TEMP_SENSOR_REMOTE_CALIBRATION_TS_CO_MASK 0x3F
#define TEMP_SENSOR_REMOTE_CALIBRATION_TS_CO_SHIFT 0

#define TEMP_SENSOR_ATE_CTRL_ATE_RO_MUX_MASK 0x7
#define TEMP_SENSOR_ATE_CTRL_ATE_RO_MUX_SHIFT 0

#define TEMP_SENSOR_ATE_CTRL_ATE_AVG_EN_MASK 0x8
#define TEMP_SENSOR_ATE_CTRL_ATE_AVG_EN_SHIFT 3

#define TEMP_SENSOR_ATE_CTRL_AVG_MUX_SEL_MASK 0xF0
#define TEMP_SENSOR_ATE_CTRL_AVG_MUX_SEL_SHIFT 4

#define TEMP_SENSOR_ATE_CTRL_ATE_EN_MASK 0x100
#define TEMP_SENSOR_ATE_CTRL_ATE_EN_SHIFT 8

#define TEMP_SENSOR_TEST_LMT_MAX_TEST_LMT_MAX_MASK 0x1FF
#define TEMP_SENSOR_TEST_LMT_MAX_TEST_LMT_MAX_SHIFT 0

#define TEMP_SENSOR_TEST_LMT_MIN_TEST_LMT_MIN_MASK 0x1FF
#define TEMP_SENSOR_TEST_LMT_MIN_TEST_LMT_MIN_SHIFT 0

#define TEMP_SENSOR_START_TEMP_SENSE_START_TEMP_SENSE_MASK 0x1
#define TEMP_SENSOR_START_TEMP_SENSE_START_TEMP_SENSE_SHIFT 0

#define TEMP_SENSOR_REMOTE_SENSOR_DATA_TS_OUT_MASK 0x1FF
#define TEMP_SENSOR_REMOTE_SENSOR_DATA_TS_OUT_SHIFT 0

#define BUS_ERROR_UNIT_CAUSE_DATA_MASK 0x7
#define BUS_ERROR_UNIT_CAUSE_DATA_SHIFT 0

#define BUS_ERROR_UNIT_CAUSE_RSVD0_MASK 0xF8
#define BUS_ERROR_UNIT_CAUSE_RSVD0_SHIFT 3

#define BUS_ERROR_UNIT_PHYS_ADDR_VALUE_MASK 0xFFFFFFFFFFFFF
#define BUS_ERROR_UNIT_PHYS_ADDR_VALUE_SHIFT 0

#define BUS_ERROR_UNIT_PHYS_ADDR_RSVD0_MASK 0xF0000000000000
#define BUS_ERROR_UNIT_PHYS_ADDR_RSVD0_SHIFT 52

#define BUS_ERROR_UNIT_ENABLE_RSVD0_MASK 0x1
#define BUS_ERROR_UNIT_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_ENABLE_ICACHE_TLBUS_MASK 0x2
#define BUS_ERROR_UNIT_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_ENABLE_ICACHE_CORRECTABLE_MASK 0x4
#define BUS_ERROR_UNIT_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_ENABLE_RSVD3_MASK 0x8
#define BUS_ERROR_UNIT_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_ENABLE_RSVD4_MASK 0x10
#define BUS_ERROR_UNIT_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_ENABLE_DCACHE_TLBUS_MASK 0x20
#define BUS_ERROR_UNIT_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_ENABLE_DCACHE_CORRECTABLE_MASK 0x40
#define BUS_ERROR_UNIT_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_ENABLE_DCACHE_UNCORRECTABLE_MASK 0x80
#define BUS_ERROR_UNIT_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD0_MASK 0x1
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_TLBUS_MASK 0x2
#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_CORRECTABLE_MASK 0x4
#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD3_MASK 0x8
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD4_MASK 0x10
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_TLBUS_MASK 0x20
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_CORRECTABLE_MASK 0x40
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_UNCORRECTABLE_MASK 0x80
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_ACCRUED_RSVD0_MASK 0x1
#define BUS_ERROR_UNIT_ACCRUED_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_ACCRUED_ICACHE_TLBUS_MASK 0x2
#define BUS_ERROR_UNIT_ACCRUED_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_ACCRUED_ICACHE_CORRECTABLE_MASK 0x4
#define BUS_ERROR_UNIT_ACCRUED_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_ACCRUED_RSVD3_MASK 0x8
#define BUS_ERROR_UNIT_ACCRUED_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_ACCRUED_RSVD4_MASK 0x10
#define BUS_ERROR_UNIT_ACCRUED_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_ACCRUED_DCACHE_TLBUS_MASK 0x20
#define BUS_ERROR_UNIT_ACCRUED_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_ACCRUED_DCACHE_CORRECTABLE_MASK 0x40
#define BUS_ERROR_UNIT_ACCRUED_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_ACCRUED_DCACHE_UNCORRECTABLE_MASK 0x80
#define BUS_ERROR_UNIT_ACCRUED_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD0_MASK 0x1
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_TLBUS_MASK 0x2
#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_CORRECTABLE_MASK 0x4
#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD3_MASK 0x8
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD4_MASK 0x10
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_TLBUS_MASK 0x20
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_CORRECTABLE_MASK 0x40
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_UNCORRECTABLE_MASK 0x80
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define WDT_CTRL_WDOGSCALE_MASK 0xF
#define WDT_CTRL_WDOGSCALE_SHIFT 0

#define WDT_CTRL_RSVD0_MASK 0xF0
#define WDT_CTRL_RSVD0_SHIFT 4

#define WDT_CTRL_WDOGRSTEN_MASK 0x100
#define WDT_CTRL_WDOGRSTEN_SHIFT 8

#define WDT_CTRL_WDOGZEROCMP_MASK 0x200
#define WDT_CTRL_WDOGZEROCMP_SHIFT 9

#define WDT_CTRL_RSVD1_MASK 0xC00
#define WDT_CTRL_RSVD1_SHIFT 10

#define WDT_CTRL_WDOGENALWAYS_MASK 0x1000
#define WDT_CTRL_WDOGENALWAYS_SHIFT 12

#define WDT_CTRL_WDOGCOREAWAKE_MASK 0x2000
#define WDT_CTRL_WDOGCOREAWAKE_SHIFT 13

#define WDT_CTRL_RSVD2_MASK 0xFFFC000
#define WDT_CTRL_RSVD2_SHIFT 14

#define WDT_CTRL_WDOGIP0_MASK 0x10000000
#define WDT_CTRL_WDOGIP0_SHIFT 28

#define WDT_CTRL_RSVD3_MASK 0xE0000000
#define WDT_CTRL_RSVD3_SHIFT 29

#define WDT_COUNT_WDOGCOUNT_MASK 0x7FFFFFFF
#define WDT_COUNT_WDOGCOUNT_SHIFT 0

#define WDT_SCALED_COUNT_WDOGS_MASK 0xFFFF
#define WDT_SCALED_COUNT_WDOGS_SHIFT 0

#define WDT_FEED_WDOGFEED_MASK 0xFFFFFFFF
#define WDT_FEED_WDOGFEED_SHIFT 0

#define WDT_KEY_WDOGKEY_MASK 0xFFFFFFFF
#define WDT_KEY_WDOGKEY_SHIFT 0

#define WDT_CMP_WDOGCMP0_MASK 0xFFFF
#define WDT_CMP_WDOGCMP0_SHIFT 0

#define TT_CACHE_CONTROLLER_CONFIGURATION_BANKS_MASK 0xFF
#define TT_CACHE_CONTROLLER_CONFIGURATION_BANKS_SHIFT 0

#define TT_CACHE_CONTROLLER_CONFIGURATION_WAYS_MASK 0xFF00
#define TT_CACHE_CONTROLLER_CONFIGURATION_WAYS_SHIFT 8

#define TT_CACHE_CONTROLLER_CONFIGURATION_LGSETS_MASK 0xFF0000
#define TT_CACHE_CONTROLLER_CONFIGURATION_LGSETS_SHIFT 16

#define TT_CACHE_CONTROLLER_CONFIGURATION_LGBLOCKBYTES_MASK 0xFF000000
#define TT_CACHE_CONTROLLER_CONFIGURATION_LGBLOCKBYTES_SHIFT 24

#define TT_CACHE_CONTROLLER_FLUSH64_FLUSH_ADDR_MASK 0xFFFFFFFFFFFFFFFF
#define TT_CACHE_CONTROLLER_FLUSH64_FLUSH_ADDR_SHIFT 0

#define TT_CACHE_CONTROLLER_FLUSH32_FLUSH_ADDR_MASK 0xFFFFFFFF
#define TT_CACHE_CONTROLLER_FLUSH32_FLUSH_ADDR_SHIFT 0

#define TT_CACHE_CONTROLLER_INVALIDATE64_INVALIDATE_ADDR_MASK 0xFFFFFFFFFFFFFFFF
#define TT_CACHE_CONTROLLER_INVALIDATE64_INVALIDATE_ADDR_SHIFT 0

#define TT_CACHE_CONTROLLER_INVALIDATE32_INVALIDATE_ADDR_MASK 0xFFFFFFFF
#define TT_CACHE_CONTROLLER_INVALIDATE32_INVALIDATE_ADDR_SHIFT 0

#define TT_CACHE_CONTROLLER_FULLINVALIDATE_INVALIDATE_CACHE_MASK 0xFFFFFFFF
#define TT_CACHE_CONTROLLER_FULLINVALIDATE_INVALIDATE_CACHE_SHIFT 0

#define TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_INVALIDATE_FLUSH_DIRTY_MASK 0xFFFFFFFFFFFFFFFF
#define TT_CACHE_CONTROLLER_INVALIDATEFLUSHDIRTY_INVALIDATE_FLUSH_DIRTY_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_HALTED_DEBUG_HART_HALTED_MASK 0x3FF
#define TT_DEBUG_MODULE_SBUS_HALTED_DEBUG_HART_HALTED_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_GOING_DEBUG_HART_GOING_MASK 0x3FF
#define TT_DEBUG_MODULE_SBUS_GOING_DEBUG_HART_GOING_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_RESUMING_DEBUG_HART_RESUMING_MASK 0x3FF
#define TT_DEBUG_MODULE_SBUS_RESUMING_DEBUG_HART_RESUMING_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_EXCEPTION_DEBUG_HART_EXCEPTION_MASK 0x3FF
#define TT_DEBUG_MODULE_SBUS_EXCEPTION_DEBUG_HART_EXCEPTION_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_WHERETO_DEBUG_WHERETO_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_SBUS_WHERETO_DEBUG_WHERETO_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_0_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_0_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_1_MASK 0xFFFFFFFF00000000
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_1_SHIFT 32

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_2_MASK 0xFFFFFFFF0000000000000000
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_2_SHIFT 64

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_3_MASK 0xFFFFFFFF000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_DEBUG_ABSTRACT_3_SHIFT 96

#define TT_DEBUG_MODULE_SBUS_ABSTRACT_2_DEBUG_ABSTRACT_4_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_SBUS_ABSTRACT_2_DEBUG_ABSTRACT_4_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_IMPEBREAK_DEBUG_IMPEBREAK_MASK 0xFFFFFFFF
#define TT_DEBUG_MODULE_SBUS_IMPEBREAK_DEBUG_IMPEBREAK_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_0_MASK 0xFF
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_0_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_1_MASK 0xFF00
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_1_SHIFT 8

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_2_MASK 0xFF0000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_2_SHIFT 16

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_3_MASK 0xFF000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_3_SHIFT 24

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_4_MASK 0xFF00000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_4_SHIFT 32

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_5_MASK 0xFF0000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_5_SHIFT 40

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_6_MASK 0xFF000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_6_SHIFT 48

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_7_MASK 0xFF00000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_7_SHIFT 56

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_8_MASK 0xFF0000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_8_SHIFT 64

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_9_MASK 0xFF000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_9_SHIFT 72

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_10_MASK 0xFF00000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_10_SHIFT 80

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_11_MASK 0xFF0000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_11_SHIFT 88

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_12_MASK 0xFF000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_12_SHIFT 96

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_13_MASK 0xFF00000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_13_SHIFT 104

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_14_MASK 0xFF0000000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_14_SHIFT 112

#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_15_MASK 0xFF000000000000000000000000000000
#define TT_DEBUG_MODULE_SBUS_DATA_DEBUG_DATA_15_SHIFT 120

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_0_MASK 0xFF
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_0_SHIFT 0

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_1_MASK 0xFF00
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_1_SHIFT 8

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_2_MASK 0xFF0000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_2_SHIFT 16

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_3_MASK 0xFF000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_3_SHIFT 24

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_4_MASK 0xFF00000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_4_SHIFT 32

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_5_MASK 0xFF0000000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_5_SHIFT 40

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_6_MASK 0xFF000000000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_6_SHIFT 48

#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_7_MASK 0xFF00000000000000
#define TT_DEBUG_MODULE_SBUS_FLAGS_DEBUG_FLAGS_7_SHIFT 56

#define CLINT_MSIP_VALUE_MASK 0x1
#define CLINT_MSIP_VALUE_SHIFT 0

#define CLINT_MSIP_RSVD0_MASK 0xFFFFFFFE
#define CLINT_MSIP_RSVD0_SHIFT 1

#define CLINT_MTIMECMP_COUNT_MASK 0xFFFFFFFFFFFFFFFF
#define CLINT_MTIMECMP_COUNT_SHIFT 0

#define CLINT_MTIME_COUNT_MASK 0xFFFFFFFFFFFFFFFF
#define CLINT_MTIME_COUNT_SHIFT 0

#define PLIC_PRIORITY_VALUE_MASK 0x7
#define PLIC_PRIORITY_VALUE_SHIFT 0

#define PLIC_PENDING_VALUE_MASK 0xFFFFFFFF
#define PLIC_PENDING_VALUE_SHIFT 0

#define PLIC_ENABLE_VALUE_MASK 0xFFFFFFFF
#define PLIC_ENABLE_VALUE_SHIFT 0

#define PLIC_THRESHOLD_VALUE_MASK 0x7
#define PLIC_THRESHOLD_VALUE_SHIFT 0

#define PLIC_CLAIM_COMPLETE_VALUE_MASK 0xFFFFFFFF
#define PLIC_CLAIM_COMPLETE_VALUE_SHIFT 0

#endif
