Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 19:35:10 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_17_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 Delay1No39_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.875ns (25.100%)  route 2.611ns (74.900%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 6.622 - 4.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.147ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.043ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=47282, routed)       2.209     3.146    Delay1No39_instance/clk_IBUF_BUFG
    SLICE_X153Y403       FDCE                                         r  Delay1No39_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y403       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.225 r  Delay1No39_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.911     4.136    Delay1No38_instance/Y_reg[33]_0[32]
    SLICE_X143Y341       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.235 r  Delay1No38_instance/geqOp_carry__0_i_9__0/O
                         net (fo=1, routed)           0.010     4.245    Sum10_4_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X143Y341       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.360 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.386    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y342       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.438 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.315     4.753    Delay1No39_instance/CO[0]
    SLICE_X144Y345       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     4.851 f  Delay1No39_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.182     5.033    Delay1No38_instance/Y_reg[23]_0[0]
    SLICE_X144Y346       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     5.157 f  Delay1No38_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.096     5.253    Delay1No38_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X144Y347       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     5.288 r  Delay1No38_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.427     5.715    Delay1No39_instance/Y_reg[23]_0
    SLICE_X141Y340       LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     5.865 r  Delay1No39_instance/shiftedFracY_d1[17]_i_2__0/O
                         net (fo=5, routed)           0.244     6.109    Delay1No39_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X144Y340       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     6.232 r  Delay1No39_instance/shiftedFracY_d1[5]_i_1__0/O
                         net (fo=2, routed)           0.400     6.632    Sum10_4_impl_instance/FPAddSubOp_instance/level4__0[5]
    SLICE_X141Y342       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=47282, routed)       1.975     6.622    Sum10_4_impl_instance/FPAddSubOp_instance/clk
    SLICE_X141Y342       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/C
                         clock pessimism              0.395     7.016    
                         clock uncertainty           -0.035     6.981    
    SLICE_X141Y342       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.006    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.006    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  0.374    




