-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1_sdx (lin64) Build 1915620 Thu Jun 22 17:54:59 MDT 2017
-- Date        : Tue Oct 30 17:06:48 2018
-- Host        : icgrid48 running 64-bit openSUSE Leap 42.3
-- Command     : write_vhdl -force -mode funcsim
--               /scratch/local/tmp.HG4IAH4zV1/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_auto_us_df_0/pynq_auto_us_df_0_sim_netlist.vhdl
-- Design      : pynq_auto_us_df_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_a_upsizer is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[36]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[51]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sr_arvalid : in STD_LOGIC;
    \m_payload_i_reg[39]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_payload_i_reg[38]\ : in STD_LOGIC;
    \m_payload_i_reg[37]\ : in STD_LOGIC;
    \m_payload_i_reg[44]\ : in STD_LOGIC;
    \m_payload_i_reg[35]\ : in STD_LOGIC;
    \m_payload_i_reg[46]\ : in STD_LOGIC;
    \m_payload_i_reg[46]_0\ : in STD_LOGIC;
    \m_payload_i_reg[35]_0\ : in STD_LOGIC;
    \m_payload_i_reg[47]\ : in STD_LOGIC;
    \m_payload_i_reg[45]\ : in STD_LOGIC;
    \m_payload_i_reg[48]\ : in STD_LOGIC;
    \m_payload_i_reg[44]_0\ : in STD_LOGIC;
    \m_payload_i_reg[49]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_a_upsizer : entity is "axi_dwidth_converter_v2_1_12_a_upsizer";
end pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_a_upsizer;

architecture STRUCTURE of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_a_upsizer is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \^no_cmd_queue.cmd_cnt_reg[0]_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmd_cnt0 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_1 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_2 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_3 : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal sub_sized_wrap0_carry_n_1 : STD_LOGIC;
  signal sub_sized_wrap0_carry_n_2 : STD_LOGIC;
  signal sub_sized_wrap0_carry_n_3 : STD_LOGIC;
  signal NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sub_sized_wrap0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[4]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[4]_i_3\ : label is "soft_lutpair35";
begin
  CO(0) <= \^co\(0);
  \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\ <= \^no_cmd_queue.cmd_cnt_reg[0]_0\;
\NO_CMD_QUEUE.cmd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(1),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(0),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(1),
      O => \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(3),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(1),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(0),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(2),
      O => \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD0DD"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\,
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(4),
      I2 => \^no_cmd_queue.cmd_cnt_reg[0]_0\,
      I3 => sr_arvalid,
      I4 => cmd_push_block,
      O => cmd_cnt0
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(4),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(3),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(2),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(0),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(1),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(1),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(0),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(2),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(3),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cmd_cnt0,
      D => \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg__0\(0),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cmd_cnt0,
      D => \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg__0\(1),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cmd_cnt0,
      D => \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg__0\(2),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cmd_cnt0,
      D => \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg__0\(3),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cmd_cnt0,
      D => \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg__0\(4),
      R => SR(0)
    );
cmd_packed_wrap_i1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \goreg_dm.dout_i_reg[31]\(0),
      CO(2) => cmd_packed_wrap_i1_carry_n_1,
      CO(1) => cmd_packed_wrap_i1_carry_n_2,
      CO(0) => cmd_packed_wrap_i1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \m_payload_i_reg[36]\(3 downto 0),
      O(3 downto 0) => NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \m_payload_i_reg[51]\(3 downto 0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cmd_push_block0,
      Q => cmd_push_block,
      R => SR(0)
    );
dw_fifogen_ar_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(2),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(1),
      I2 => cmd_push_block,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(3),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(4),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg__0\(0),
      O => \^no_cmd_queue.cmd_cnt_reg[0]_0\
    );
dw_fifogen_ar_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFF800F800"
    )
        port map (
      I0 => Q(8),
      I1 => \m_payload_i_reg[44]_0\,
      I2 => \m_payload_i_reg[39]\,
      I3 => Q(6),
      I4 => \m_payload_i_reg[38]\,
      I5 => \m_payload_i_reg[49]\,
      O => \goreg_dm.dout_i_reg[19]_0\(2)
    );
dw_fifogen_ar_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FB00FF00FF0F0"
    )
        port map (
      I0 => \m_payload_i_reg[45]\,
      I1 => \^co\(0),
      I2 => Q(5),
      I3 => \m_payload_i_reg[48]\,
      I4 => Q(9),
      I5 => Q(10),
      O => \goreg_dm.dout_i_reg[19]_0\(1)
    );
dw_fifogen_ar_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FB00FF00FF0F0"
    )
        port map (
      I0 => \m_payload_i_reg[35]_0\,
      I1 => \^co\(0),
      I2 => Q(4),
      I3 => \m_payload_i_reg[47]\,
      I4 => Q(9),
      I5 => Q(10),
      O => \goreg_dm.dout_i_reg[19]_0\(0)
    );
dw_fifogen_ar_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C343C3CC"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(3),
      I2 => \m_payload_i_reg[46]_0\,
      I3 => Q(9),
      I4 => Q(10),
      O => \goreg_dm.dout_i_reg[19]\(3)
    );
dw_fifogen_ar_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB4444044444"
    )
        port map (
      I0 => \m_payload_i_reg[35]\,
      I1 => Q(2),
      I2 => \^co\(0),
      I3 => Q(9),
      I4 => Q(10),
      I5 => \m_payload_i_reg[46]\,
      O => \goreg_dm.dout_i_reg[19]\(2)
    );
dw_fifogen_ar_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A0000A2AA0000"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => Q(9),
      I3 => Q(10),
      I4 => \m_payload_i_reg[37]\,
      I5 => \m_payload_i_reg[44]\,
      O => \goreg_dm.dout_i_reg[19]\(1)
    );
dw_fifogen_ar_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C30000008800"
    )
        port map (
      I0 => \m_payload_i_reg[39]\,
      I1 => Q(0),
      I2 => \m_payload_i_reg[38]\,
      I3 => \m_payload_i_reg[37]\,
      I4 => Q(7),
      I5 => Q(11),
      O => \goreg_dm.dout_i_reg[19]\(0)
    );
sub_sized_wrap0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => sub_sized_wrap0_carry_n_1,
      CO(1) => sub_sized_wrap0_carry_n_2,
      CO(0) => sub_sized_wrap0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_sub_sized_wrap0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2\ is
  port (
    sr_arvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    \goreg_dm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \goreg_dm.dout_i_reg[25]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_1\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_2\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_3\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_4\ : out STD_LOGIC;
    s_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[19]_0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_5\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_6\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_7\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_8\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]_1\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]_2\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]_3\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_cmd_push : in STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[2]\ : in STD_LOGIC;
    m_axi_arready_i : in STD_LOGIC;
    \m_payload_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[37]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 60 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[36]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2\ : entity is "axi_register_slice_v2_1_12_axic_register_slice";
end \pynq_auto_us_df_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2\;

architecture STRUCTURE of \pynq_auto_us_df_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal \USE_READ.read_addr_inst/cmd_first_word_i\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USE_READ.read_addr_inst/cmd_last_word_ii\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \aresetn_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \aresetn_d_reg_n_0_[1]\ : STD_LOGIC;
  signal dw_fifogen_ar_i_23_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_24_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_25_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_26_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_32_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_33_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_34_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_35_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_36_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_37_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_38_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_39_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_40_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_41_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_43_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_46_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_48_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_50_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_51_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_53_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_54_n_2 : STD_LOGIC;
  signal dw_fifogen_ar_i_54_n_3 : STD_LOGIC;
  signal dw_fifogen_ar_i_55_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_56_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_57_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_58_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_59_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_60_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_61_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_62_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_63_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_64_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_65_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_66_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_67_n_0 : STD_LOGIC;
  signal dw_fifogen_ar_i_67_n_1 : STD_LOGIC;
  signal dw_fifogen_ar_i_67_n_2 : STD_LOGIC;
  signal dw_fifogen_ar_i_67_n_3 : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[19]_0\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[25]\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[31]_1\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[31]_2\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[31]_3\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[31]_4\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[31]_5\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[31]_6\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[31]_7\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[31]_8\ : STD_LOGIC;
  signal \m_payload_i[61]_i_1_n_0\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \^sr_arvalid\ : STD_LOGIC;
  signal NLW_dw_fifogen_ar_i_54_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_dw_fifogen_ar_i_54_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_i_67_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_35 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_36 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_46 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_57 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_58 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_63 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_64 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_65 : label is "soft_lutpair40";
begin
  Q(60 downto 0) <= \^q\(60 downto 0);
  \goreg_dm.dout_i_reg[19]_0\ <= \^goreg_dm.dout_i_reg[19]_0\;
  \goreg_dm.dout_i_reg[25]\ <= \^goreg_dm.dout_i_reg[25]\;
  \goreg_dm.dout_i_reg[31]_1\ <= \^goreg_dm.dout_i_reg[31]_1\;
  \goreg_dm.dout_i_reg[31]_2\ <= \^goreg_dm.dout_i_reg[31]_2\;
  \goreg_dm.dout_i_reg[31]_3\ <= \^goreg_dm.dout_i_reg[31]_3\;
  \goreg_dm.dout_i_reg[31]_4\ <= \^goreg_dm.dout_i_reg[31]_4\;
  \goreg_dm.dout_i_reg[31]_5\ <= \^goreg_dm.dout_i_reg[31]_5\;
  \goreg_dm.dout_i_reg[31]_6\ <= \^goreg_dm.dout_i_reg[31]_6\;
  \goreg_dm.dout_i_reg[31]_7\ <= \^goreg_dm.dout_i_reg[31]_7\;
  \goreg_dm.dout_i_reg[31]_8\ <= \^goreg_dm.dout_i_reg[31]_8\;
  s_axi_arready <= \^s_axi_arready\;
  sr_arvalid <= \^sr_arvalid\;
\aresetn_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => \aresetn_d_reg_n_0_[0]\,
      R => SR(0)
    );
\aresetn_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \aresetn_d_reg_n_0_[0]\,
      Q => \aresetn_d_reg_n_0_[1]\,
      R => SR(0)
    );
cmd_packed_wrap_i1_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(37),
      I2 => \^q\(35),
      I3 => \^q\(51),
      I4 => \^q\(50),
      O => \goreg_dm.dout_i_reg[31]\(3)
    );
cmd_packed_wrap_i1_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEA00"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^q\(48),
      I2 => \^q\(35),
      I3 => \^q\(36),
      I4 => \^q\(37),
      O => \goreg_dm.dout_i_reg[31]\(2)
    );
cmd_packed_wrap_i1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^q\(46),
      I2 => \^q\(37),
      O => \goreg_dm.dout_i_reg[31]\(1)
    );
cmd_packed_wrap_i1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(45),
      I2 => \^q\(44),
      O => \goreg_dm.dout_i_reg[31]\(0)
    );
cmd_packed_wrap_i1_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015554"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^q\(36),
      I2 => \^q\(37),
      I3 => \^q\(35),
      I4 => \^q\(50),
      O => \goreg_dm.dout_i_reg[31]_0\(3)
    );
cmd_packed_wrap_i1_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"110004EA"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(36),
      I2 => \^q\(35),
      I3 => \^q\(48),
      I4 => \^q\(49),
      O => \goreg_dm.dout_i_reg[31]_0\(2)
    );
cmd_packed_wrap_i1_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(46),
      I2 => \^q\(47),
      O => \goreg_dm.dout_i_reg[31]_0\(1)
    );
cmd_packed_wrap_i1_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^q\(45),
      I2 => \^q\(37),
      O => \goreg_dm.dout_i_reg[31]_0\(0)
    );
dw_fifogen_ar_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^q\(6),
      I1 => dw_fifogen_ar_i_23_n_0,
      I2 => dw_fifogen_ar_i_24_n_0,
      O => s_axi_araddr(6)
    );
dw_fifogen_ar_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(49),
      I1 => dw_fifogen_ar_i_32_n_0,
      O => s_axi_arlen(5)
    );
dw_fifogen_ar_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011FFFF00111010"
    )
        port map (
      I0 => dw_fifogen_ar_i_33_n_0,
      I1 => dw_fifogen_ar_i_34_n_0,
      I2 => \^q\(46),
      I3 => dw_fifogen_ar_i_35_n_0,
      I4 => dw_fifogen_ar_i_32_n_0,
      I5 => \^q\(48),
      O => s_axi_arlen(4)
    );
dw_fifogen_ar_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004F40FFFFB0BF"
    )
        port map (
      I0 => dw_fifogen_ar_i_36_n_0,
      I1 => dw_fifogen_ar_i_37_n_0,
      I2 => dw_fifogen_ar_i_32_n_0,
      I3 => \^q\(46),
      I4 => dw_fifogen_ar_i_34_n_0,
      I5 => dw_fifogen_ar_i_33_n_0,
      O => s_axi_arlen(3)
    );
dw_fifogen_ar_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50503FC0AFAF3FC0"
    )
        port map (
      I0 => dw_fifogen_ar_i_38_n_0,
      I1 => \^q\(45),
      I2 => dw_fifogen_ar_i_39_n_0,
      I3 => \^q\(46),
      I4 => dw_fifogen_ar_i_32_n_0,
      I5 => dw_fifogen_ar_i_35_n_0,
      O => s_axi_arlen(2)
    );
dw_fifogen_ar_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A656"
    )
        port map (
      I0 => dw_fifogen_ar_i_39_n_0,
      I1 => \^q\(45),
      I2 => dw_fifogen_ar_i_32_n_0,
      I3 => dw_fifogen_ar_i_38_n_0,
      O => s_axi_arlen(1)
    );
dw_fifogen_ar_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => dw_fifogen_ar_i_40_n_0,
      I1 => \^q\(44),
      I2 => dw_fifogen_ar_i_32_n_0,
      I3 => dw_fifogen_ar_i_41_n_0,
      O => s_axi_arlen(0)
    );
dw_fifogen_ar_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(37),
      I1 => dw_fifogen_ar_i_32_n_0,
      O => \goreg_dm.dout_i_reg[19]\(2)
    );
dw_fifogen_ar_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(36),
      I1 => dw_fifogen_ar_i_32_n_0,
      O => \goreg_dm.dout_i_reg[19]\(1)
    );
dw_fifogen_ar_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(35),
      I1 => dw_fifogen_ar_i_32_n_0,
      O => \goreg_dm.dout_i_reg[19]\(0)
    );
dw_fifogen_ar_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => CO(0),
      I3 => dw_fifogen_ar_i_32_n_0,
      O => s_axi_arburst(1)
    );
dw_fifogen_ar_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^q\(5),
      I1 => dw_fifogen_ar_i_23_n_0,
      I2 => dw_fifogen_ar_i_25_n_0,
      O => s_axi_araddr(5)
    );
dw_fifogen_ar_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECCC"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => CO(0),
      I3 => dw_fifogen_ar_i_32_n_0,
      O => s_axi_arburst(0)
    );
dw_fifogen_ar_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFBFFFFFFFFFF"
    )
        port map (
      I0 => dw_fifogen_ar_i_43_n_0,
      I1 => \m_payload_i_reg[36]_0\(0),
      I2 => \^q\(38),
      I3 => \^q\(39),
      I4 => CO(0),
      I5 => dw_fifogen_ar_i_32_n_0,
      O => dw_fifogen_ar_i_23_n_0
    );
dw_fifogen_ar_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8FFFFF"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^goreg_dm.dout_i_reg[31]_7\,
      I2 => \^q\(39),
      I3 => \^q\(38),
      I4 => CO(0),
      I5 => \^goreg_dm.dout_i_reg[31]_8\,
      O => dw_fifogen_ar_i_24_n_0
    );
dw_fifogen_ar_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[31]_2\,
      I1 => dw_fifogen_ar_i_46_n_0,
      I2 => \^q\(39),
      I3 => \^q\(38),
      I4 => CO(0),
      I5 => \^goreg_dm.dout_i_reg[31]_6\,
      O => dw_fifogen_ar_i_25_n_0
    );
dw_fifogen_ar_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFFFFFFFFFF"
    )
        port map (
      I0 => dw_fifogen_ar_i_48_n_0,
      I1 => dw_fifogen_ar_i_46_n_0,
      I2 => \^q\(39),
      I3 => \^q\(38),
      I4 => CO(0),
      I5 => \^goreg_dm.dout_i_reg[31]_5\,
      O => dw_fifogen_ar_i_26_n_0
    );
dw_fifogen_ar_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF47FFFFFF47"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^q\(35),
      I2 => \^q\(47),
      I3 => \^q\(37),
      I4 => \^q\(36),
      I5 => \^goreg_dm.dout_i_reg[31]_2\,
      O => \^goreg_dm.dout_i_reg[31]_4\
    );
dw_fifogen_ar_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^q\(35),
      I2 => \^q\(45),
      I3 => \^q\(36),
      I4 => \^q\(44),
      I5 => \^q\(37),
      O => \^goreg_dm.dout_i_reg[31]_3\
    );
dw_fifogen_ar_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^q\(35),
      I2 => \^q\(45),
      O => \^goreg_dm.dout_i_reg[31]_2\
    );
dw_fifogen_ar_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^q\(4),
      I1 => dw_fifogen_ar_i_23_n_0,
      I2 => dw_fifogen_ar_i_26_n_0,
      O => s_axi_araddr(4)
    );
dw_fifogen_ar_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => CO(0),
      O => \^goreg_dm.dout_i_reg[31]_1\
    );
dw_fifogen_ar_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(36),
      O => \^goreg_dm.dout_i_reg[25]\
    );
dw_fifogen_ar_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
        port map (
      I0 => dw_fifogen_ar_i_50_n_0,
      I1 => dw_fifogen_ar_i_51_n_0,
      I2 => \^q\(49),
      I3 => \^q\(48),
      I4 => \^q\(41),
      I5 => \^goreg_dm.dout_i_reg[19]_0\,
      O => dw_fifogen_ar_i_32_n_0
    );
dw_fifogen_ar_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF0000DFFFFFFF"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(37),
      I2 => \^q\(35),
      I3 => \^q\(51),
      I4 => dw_fifogen_ar_i_32_n_0,
      I5 => \^q\(47),
      O => dw_fifogen_ar_i_33_n_0
    );
dw_fifogen_ar_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => dw_fifogen_ar_i_53_n_0,
      I1 => \^q\(38),
      I2 => \^q\(39),
      I3 => \USE_READ.read_addr_inst/cmd_last_word_ii\(7),
      I4 => dw_fifogen_ar_i_55_n_0,
      I5 => dw_fifogen_ar_i_56_n_0,
      O => dw_fifogen_ar_i_34_n_0
    );
dw_fifogen_ar_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFDF"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(37),
      I2 => \^q\(51),
      I3 => \^q\(35),
      I4 => \^q\(50),
      O => dw_fifogen_ar_i_35_n_0
    );
dw_fifogen_ar_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(36),
      O => dw_fifogen_ar_i_36_n_0
    );
dw_fifogen_ar_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^q\(35),
      I2 => \^q\(51),
      O => dw_fifogen_ar_i_37_n_0
    );
dw_fifogen_ar_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDFDCFCFCDFDFFFF"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^q\(37),
      I2 => \^q\(36),
      I3 => \^q\(49),
      I4 => \^q\(35),
      I5 => \^q\(50),
      O => dw_fifogen_ar_i_38_n_0
    );
dw_fifogen_ar_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^q\(41),
      I1 => dw_fifogen_ar_i_57_n_0,
      I2 => \USE_READ.read_addr_inst/cmd_last_word_ii\(7),
      I3 => \^q\(39),
      I4 => \^q\(38),
      I5 => dw_fifogen_ar_i_53_n_0,
      O => dw_fifogen_ar_i_39_n_0
    );
dw_fifogen_ar_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8888888888888"
    )
        port map (
      I0 => \^q\(3),
      I1 => dw_fifogen_ar_i_23_n_0,
      I2 => CO(0),
      I3 => \^q\(38),
      I4 => \^q\(39),
      I5 => \^goreg_dm.dout_i_reg[31]_4\,
      O => s_axi_araddr(3)
    );
dw_fifogen_ar_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^q\(39),
      I2 => \USE_READ.read_addr_inst/cmd_last_word_ii\(7),
      I3 => dw_fifogen_ar_i_57_n_0,
      I4 => \^q\(41),
      O => dw_fifogen_ar_i_40_n_0
    );
dw_fifogen_ar_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF47FFFFFF47"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^q\(35),
      I2 => \^q\(51),
      I3 => \^q\(37),
      I4 => \^q\(36),
      I5 => dw_fifogen_ar_i_58_n_0,
      O => dw_fifogen_ar_i_41_n_0
    );
dw_fifogen_ar_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => dw_fifogen_ar_i_59_n_0,
      O => dw_fifogen_ar_i_43_n_0
    );
dw_fifogen_ar_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^q\(36),
      I2 => \^q\(45),
      I3 => \^q\(35),
      I4 => \^q\(46),
      O => \^goreg_dm.dout_i_reg[31]_7\
    );
dw_fifogen_ar_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00B8000000B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^q\(35),
      I2 => \^q\(50),
      I3 => \^q\(37),
      I4 => \^q\(36),
      I5 => dw_fifogen_ar_i_60_n_0,
      O => \^goreg_dm.dout_i_reg[31]_8\
    );
dw_fifogen_ar_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(37),
      O => dw_fifogen_ar_i_46_n_0
    );
dw_fifogen_ar_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF47FFFFFF47"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^q\(35),
      I2 => \^q\(49),
      I3 => \^q\(37),
      I4 => \^q\(36),
      I5 => dw_fifogen_ar_i_61_n_0,
      O => \^goreg_dm.dout_i_reg[31]_6\
    );
dw_fifogen_ar_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^q\(35),
      O => dw_fifogen_ar_i_48_n_0
    );
dw_fifogen_ar_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF47FFFFFF47"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^q\(35),
      I2 => \^q\(48),
      I3 => \^q\(37),
      I4 => \^q\(36),
      I5 => dw_fifogen_ar_i_62_n_0,
      O => \^goreg_dm.dout_i_reg[31]_5\
    );
dw_fifogen_ar_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8888888888"
    )
        port map (
      I0 => \^q\(2),
      I1 => dw_fifogen_ar_i_23_n_0,
      I2 => \^goreg_dm.dout_i_reg[31]_3\,
      I3 => CO(0),
      I4 => \^q\(38),
      I5 => \^q\(39),
      O => s_axi_araddr(2)
    );
dw_fifogen_ar_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^q\(46),
      I2 => \^q\(51),
      I3 => \^q\(50),
      O => dw_fifogen_ar_i_50_n_0
    );
dw_fifogen_ar_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^q\(45),
      O => dw_fifogen_ar_i_51_n_0
    );
dw_fifogen_ar_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^q\(39),
      O => \^goreg_dm.dout_i_reg[19]_0\
    );
dw_fifogen_ar_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002022FFFF2F22"
    )
        port map (
      I0 => dw_fifogen_ar_i_63_n_0,
      I1 => dw_fifogen_ar_i_64_n_0,
      I2 => dw_fifogen_ar_i_50_n_0,
      I3 => dw_fifogen_ar_i_65_n_0,
      I4 => dw_fifogen_ar_i_66_n_0,
      I5 => \^q\(44),
      O => dw_fifogen_ar_i_53_n_0
    );
dw_fifogen_ar_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => dw_fifogen_ar_i_67_n_0,
      CO(3) => NLW_dw_fifogen_ar_i_54_CO_UNCONNECTED(3),
      CO(2) => \USE_READ.read_addr_inst/cmd_last_word_ii\(7),
      CO(1) => dw_fifogen_ar_i_54_n_2,
      CO(0) => dw_fifogen_ar_i_54_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \USE_READ.read_addr_inst/cmd_first_word_i\(6 downto 4),
      O(3 downto 0) => NLW_dw_fifogen_ar_i_54_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \m_payload_i_reg[37]_0\(2 downto 0)
    );
dw_fifogen_ar_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^q\(41),
      I1 => dw_fifogen_ar_i_50_n_0,
      I2 => \^q\(45),
      I3 => \^q\(44),
      I4 => \^q\(49),
      I5 => \^q\(48),
      O => dw_fifogen_ar_i_55_n_0
    );
dw_fifogen_ar_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF75FF00004500"
    )
        port map (
      I0 => dw_fifogen_ar_i_38_n_0,
      I1 => dw_fifogen_ar_i_50_n_0,
      I2 => dw_fifogen_ar_i_65_n_0,
      I3 => \^q\(41),
      I4 => \^goreg_dm.dout_i_reg[19]_0\,
      I5 => \^q\(45),
      O => dw_fifogen_ar_i_56_n_0
    );
dw_fifogen_ar_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^q\(49),
      I2 => \^q\(44),
      I3 => \^q\(45),
      I4 => dw_fifogen_ar_i_50_n_0,
      O => dw_fifogen_ar_i_57_n_0
    );
dw_fifogen_ar_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^q\(35),
      I2 => \^q\(49),
      O => dw_fifogen_ar_i_58_n_0
    );
dw_fifogen_ar_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      O => dw_fifogen_ar_i_59_n_0
    );
dw_fifogen_ar_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAAAA8A"
    )
        port map (
      I0 => \^q\(1),
      I1 => dw_fifogen_ar_i_23_n_0,
      I2 => \^goreg_dm.dout_i_reg[31]_2\,
      I3 => \^q\(37),
      I4 => \^q\(36),
      I5 => \^goreg_dm.dout_i_reg[31]_1\,
      O => s_axi_araddr(1)
    );
dw_fifogen_ar_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^q\(35),
      I2 => \^q\(48),
      O => dw_fifogen_ar_i_60_n_0
    );
dw_fifogen_ar_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^q\(35),
      I2 => \^q\(47),
      O => dw_fifogen_ar_i_61_n_0
    );
dw_fifogen_ar_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^q\(35),
      I2 => \^q\(46),
      O => dw_fifogen_ar_i_62_n_0
    );
dw_fifogen_ar_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(37),
      I2 => \^q\(51),
      I3 => \^q\(35),
      I4 => \^q\(50),
      O => dw_fifogen_ar_i_63_n_0
    );
dw_fifogen_ar_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^q\(35),
      I2 => \^q\(48),
      I3 => \^q\(36),
      I4 => \^q\(37),
      O => dw_fifogen_ar_i_64_n_0
    );
dw_fifogen_ar_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^q\(44),
      I2 => \^q\(49),
      I3 => \^q\(48),
      O => dw_fifogen_ar_i_65_n_0
    );
dw_fifogen_ar_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => \^q\(41),
      O => dw_fifogen_ar_i_66_n_0
    );
dw_fifogen_ar_i_67: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dw_fifogen_ar_i_67_n_0,
      CO(2) => dw_fifogen_ar_i_67_n_1,
      CO(1) => dw_fifogen_ar_i_67_n_2,
      CO(0) => dw_fifogen_ar_i_67_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \USE_READ.read_addr_inst/cmd_first_word_i\(3 downto 0),
      O(3 downto 0) => NLW_dw_fifogen_ar_i_67_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \m_payload_i_reg[3]_0\(3 downto 0)
    );
dw_fifogen_ar_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => dw_fifogen_ar_i_24_n_0,
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(6)
    );
dw_fifogen_ar_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A2A2A2A2A2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^goreg_dm.dout_i_reg[31]_6\,
      I2 => \^goreg_dm.dout_i_reg[31]_1\,
      I3 => \^q\(36),
      I4 => \^q\(37),
      I5 => \^goreg_dm.dout_i_reg[31]_2\,
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(5)
    );
dw_fifogen_ar_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AA8AAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => dw_fifogen_ar_i_23_n_0,
      I2 => \^q\(44),
      I3 => \^q\(35),
      I4 => \^goreg_dm.dout_i_reg[25]\,
      I5 => \^goreg_dm.dout_i_reg[31]_1\,
      O => s_axi_araddr(0)
    );
dw_fifogen_ar_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA2A2A2A2A2A2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^goreg_dm.dout_i_reg[31]_5\,
      I2 => \^goreg_dm.dout_i_reg[31]_1\,
      I3 => \^q\(36),
      I4 => \^q\(37),
      I5 => dw_fifogen_ar_i_48_n_0,
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(4)
    );
dw_fifogen_ar_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^goreg_dm.dout_i_reg[31]_4\,
      I2 => \^q\(39),
      I3 => \^q\(38),
      I4 => CO(0),
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(3)
    );
dw_fifogen_ar_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E0E0E0"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[31]_1\,
      I1 => \^goreg_dm.dout_i_reg[31]_3\,
      I2 => \^q\(2),
      I3 => \^q\(35),
      I4 => \^q\(36),
      I5 => \^q\(37),
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(2)
    );
dw_fifogen_ar_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE000000000000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[31]_1\,
      I1 => \^q\(45),
      I2 => \^q\(35),
      I3 => \^q\(44),
      I4 => \^goreg_dm.dout_i_reg[25]\,
      I5 => \^q\(1),
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(1)
    );
dw_fifogen_ar_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A00000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(44),
      I2 => \^q\(35),
      I3 => \^q\(37),
      I4 => \^q\(36),
      I5 => \^goreg_dm.dout_i_reg[31]_1\,
      O => \USE_READ.read_addr_inst/cmd_first_word_i\(0)
    );
dw_fifogen_ar_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(51),
      I1 => dw_fifogen_ar_i_32_n_0,
      O => s_axi_arlen(7)
    );
dw_fifogen_ar_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^q\(35),
      I2 => \^q\(44),
      I3 => \^q\(37),
      I4 => \^q\(36),
      O => \goreg_dm.dout_i_reg[19]_2\
    );
dw_fifogen_ar_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(44),
      I2 => \^q\(37),
      I3 => \^q\(36),
      O => \goreg_dm.dout_i_reg[19]_3\
    );
dw_fifogen_ar_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(36),
      I2 => \^q\(37),
      O => \goreg_dm.dout_i_reg[19]_1\
    );
dw_fifogen_ar_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(50),
      I1 => dw_fifogen_ar_i_32_n_0,
      O => s_axi_arlen(6)
    );
\m_payload_i[61]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sr_arvalid\,
      O => \m_payload_i[61]_i_1_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(29),
      Q => \^q\(29),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(30),
      Q => \^q\(30),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(31),
      Q => \^q\(31),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(32),
      Q => \^q\(32),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(33),
      Q => \^q\(33),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(34),
      Q => \^q\(34),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(35),
      Q => \^q\(35),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(36),
      Q => \^q\(36),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(37),
      Q => \^q\(37),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(38),
      Q => \^q\(38),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(39),
      Q => \^q\(39),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(40),
      Q => \^q\(40),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(41),
      Q => \^q\(41),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(42),
      Q => \^q\(42),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(43),
      Q => \^q\(43),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(44),
      Q => \^q\(44),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(45),
      Q => \^q\(45),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(46),
      Q => \^q\(46),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(47),
      Q => \^q\(47),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(48),
      Q => \^q\(48),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(49),
      Q => \^q\(49),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(50),
      Q => \^q\(50),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(51),
      Q => \^q\(51),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(52),
      Q => \^q\(52),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(53),
      Q => \^q\(53),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(54),
      Q => \^q\(54),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(55),
      Q => \^q\(55),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(56),
      Q => \^q\(56),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(57),
      Q => \^q\(57),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(58),
      Q => \^q\(58),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(59),
      Q => \^q\(59),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(60),
      Q => \^q\(60),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
m_valid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2A2A2A2A2A2"
    )
        port map (
      I0 => \aresetn_d_reg_n_0_[1]\,
      I1 => \^s_axi_arready\,
      I2 => s_axi_arvalid,
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg[2]\,
      I4 => \out\,
      I5 => m_axi_arready_i,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^sr_arvalid\,
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA222A222A222A"
    )
        port map (
      I0 => \aresetn_d_reg_n_0_[0]\,
      I1 => \aresetn_d_reg_n_0_[1]\,
      I2 => s_axi_arvalid,
      I3 => \^sr_arvalid\,
      I4 => \out\,
      I5 => s_cmd_push,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^s_axi_arready\,
      R => '0'
    );
sub_sized_wrap0_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^q\(36),
      I2 => \^q\(37),
      I3 => \^q\(35),
      I4 => \^q\(51),
      O => DI(3)
    );
sub_sized_wrap0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0005010F"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^q\(35),
      I2 => \^q\(37),
      I3 => \^q\(36),
      I4 => \^q\(49),
      O => DI(2)
    );
sub_sized_wrap0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(47),
      I2 => \^q\(46),
      O => DI(1)
    );
sub_sized_wrap0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(45),
      I2 => \^q\(44),
      O => DI(0)
    );
sub_sized_wrap0_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015554"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^q\(36),
      I2 => \^q\(37),
      I3 => \^q\(35),
      I4 => \^q\(50),
      O => S(3)
    );
sub_sized_wrap0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"110004EA"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(36),
      I2 => \^q\(35),
      I3 => \^q\(48),
      I4 => \^q\(49),
      O => S(2)
    );
sub_sized_wrap0_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(46),
      I2 => \^q\(47),
      O => S(1)
    );
sub_sized_wrap0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^q\(45),
      I2 => \^q\(37),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_compare__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_compare__parameterized0\ : entity is "compare";
end \pynq_auto_us_df_0_compare__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => comp0,
      I1 => wr_en,
      I2 => comp1,
      I3 => \out\,
      I4 => E(0),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_compare__parameterized0_0\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_compare__parameterized0_0\ : entity is "compare";
end \pynq_auto_us_df_0_compare__parameterized0_0\;

architecture STRUCTURE of \pynq_auto_us_df_0_compare__parameterized0_0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_compare__parameterized0_1\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_compare__parameterized0_1\ : entity is "compare";
end \pynq_auto_us_df_0_compare__parameterized0_1\;

architecture STRUCTURE of \pynq_auto_us_df_0_compare__parameterized0_1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFCCC4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => E(0),
      I3 => comp1,
      I4 => wr_en,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_compare__parameterized0_2\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_compare__parameterized0_2\ : entity is "compare";
end \pynq_auto_us_df_0_compare__parameterized0_2\;

architecture STRUCTURE of \pynq_auto_us_df_0_compare__parameterized0_2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_dmem is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 60 downto 0 );
    s_aclk : in STD_LOGIC;
    EN : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 60 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_dmem : entity is "dmem";
end pynq_auto_us_df_0_dmem;

architecture STRUCTURE of pynq_auto_us_df_0_dmem is
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_60_60_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_60_60_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_60_60_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_60_60_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_60_60 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(1 downto 0),
      DOB(1 downto 0) => dout_i(3 downto 2),
      DOC(1 downto 0) => dout_i(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(13 downto 12),
      DOB(1 downto 0) => dout_i(15 downto 14),
      DOC(1 downto 0) => dout_i(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(19 downto 18),
      DOB(1 downto 0) => dout_i(21 downto 20),
      DOC(1 downto 0) => dout_i(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(25 downto 24),
      DOB(1 downto 0) => dout_i(27 downto 26),
      DOC(1 downto 0) => dout_i(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(31 downto 30),
      DOB(1 downto 0) => dout_i(33 downto 32),
      DOC(1 downto 0) => dout_i(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(37 downto 36),
      DIB(1 downto 0) => DI(39 downto 38),
      DIC(1 downto 0) => DI(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(37 downto 36),
      DOB(1 downto 0) => dout_i(39 downto 38),
      DOC(1 downto 0) => dout_i(41 downto 40),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(43 downto 42),
      DIB(1 downto 0) => DI(45 downto 44),
      DIC(1 downto 0) => DI(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(43 downto 42),
      DOB(1 downto 0) => dout_i(45 downto 44),
      DOC(1 downto 0) => dout_i(47 downto 46),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(49 downto 48),
      DIB(1 downto 0) => DI(51 downto 50),
      DIC(1 downto 0) => DI(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(49 downto 48),
      DOB(1 downto 0) => dout_i(51 downto 50),
      DOC(1 downto 0) => dout_i(53 downto 52),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(55 downto 54),
      DIB(1 downto 0) => DI(57 downto 56),
      DIC(1 downto 0) => DI(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(55 downto 54),
      DOB(1 downto 0) => dout_i(57 downto 56),
      DOC(1 downto 0) => dout_i(59 downto 58),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_60_60: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1) => '0',
      DIA(0) => DI(60),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_RAM_reg_0_31_60_60_DOA_UNCONNECTED(1),
      DOA(0) => dout_i(60),
      DOB(1 downto 0) => NLW_RAM_reg_0_31_60_60_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_31_60_60_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_60_60_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(7 downto 6),
      DOB(1 downto 0) => dout_i(9 downto 8),
      DOC(1 downto 0) => dout_i(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => EN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_dmem__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_dmem__parameterized0\ : entity is "dmem";
end \pynq_auto_us_df_0_dmem__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_dmem__parameterized0\ is
  signal RAM_reg_0_31_30_31_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(13 downto 12),
      DIB(1 downto 0) => din(15 downto 14),
      DIC(1 downto 0) => din(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(19 downto 18),
      DIB(1) => din(20),
      DIB(0) => '0',
      DIC(1 downto 0) => din(22 downto 21),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(24 downto 23),
      DIB(1 downto 0) => din(26 downto 25),
      DIC(1 downto 0) => din(28 downto 27),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_30_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(30 downto 29),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_31_30_31_n_0,
      DOA(0) => p_0_out(30),
      DOB(1 downto 0) => NLW_RAM_reg_0_31_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_31_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(10),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(11),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(12),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(13),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(14),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(15),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(16),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(17),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(18),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(19),
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(20),
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(21),
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(22),
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(23),
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(24),
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(25),
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(26),
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(27),
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(28),
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(29),
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(30),
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(7),
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(8),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(9),
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_dmem__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_dmem__parameterized1\ : entity is "dmem";
end \pynq_auto_us_df_0_dmem__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_dmem__parameterized1\ is
  signal RAM_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1) => RAM_reg_0_31_0_5_n_4,
      DOC(0) => p_0_out(4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(13 downto 12),
      DIB(1 downto 0) => din(15 downto 14),
      DIC(1 downto 0) => din(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => p_0_out(13),
      DOA(0) => RAM_reg_0_31_12_17_n_1,
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(19 downto 18),
      DIB(1 downto 0) => din(21 downto 20),
      DIC(1 downto 0) => din(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => din(9 downto 8),
      DIC(1 downto 0) => din(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1) => RAM_reg_0_31_6_11_n_2,
      DOB(0) => p_0_out(8),
      DOC(1) => RAM_reg_0_31_6_11_n_4,
      DOC(0) => RAM_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(13),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(14),
      Q => D(9),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(15),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(16),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(17),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(18),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(19),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(20),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(21),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(22),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(23),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(7),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => dm_rd_en,
      D => p_0_out(8),
      Q => D(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_dmem__parameterized2\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_dmem__parameterized2\ : entity is "dmem";
end \pynq_auto_us_df_0_dmem__parameterized2\;

architecture STRUCTURE of \pynq_auto_us_df_0_dmem__parameterized2\ is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal \^dout_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gpr1.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_3_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
begin
  dout_i(1 downto 0) <= \^dout_i\(1 downto 0);
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => Q(5 downto 0),
      ADDRB(5 downto 0) => Q(5 downto 0),
      ADDRC(5 downto 0) => Q(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => Q(5 downto 0),
      ADDRB(5 downto 0) => Q(5 downto 0),
      ADDRC(5 downto 0) => Q(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_128_191_0_2_n_0,
      DOB => RAM_reg_128_191_0_2_n_1,
      DOC => RAM_reg_128_191_0_2_n_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => Q(5 downto 0),
      ADDRB(5 downto 0) => Q(5 downto 0),
      ADDRC(5 downto 0) => Q(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_192_255_0_2_n_0,
      DOB => RAM_reg_192_255_0_2_n_1,
      DOC => RAM_reg_192_255_0_2_n_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => Q(5 downto 0),
      ADDRB(5 downto 0) => Q(5 downto 0),
      ADDRC(5 downto 0) => Q(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_256_319_0_2_n_0,
      DOB => RAM_reg_256_319_0_2_n_1,
      DOC => RAM_reg_256_319_0_2_n_2,
      DOD => NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[6]_0\
    );
RAM_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => Q(5 downto 0),
      ADDRB(5 downto 0) => Q(5 downto 0),
      ADDRC(5 downto 0) => Q(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_320_383_0_2_n_0,
      DOB => RAM_reg_320_383_0_2_n_1,
      DOC => RAM_reg_320_383_0_2_n_2,
      DOD => NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => Q(5 downto 0),
      ADDRB(5 downto 0) => Q(5 downto 0),
      ADDRC(5 downto 0) => Q(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_384_447_0_2_n_0,
      DOB => RAM_reg_384_447_0_2_n_1,
      DOC => RAM_reg_384_447_0_2_n_2,
      DOD => NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => Q(5 downto 0),
      ADDRB(5 downto 0) => Q(5 downto 0),
      ADDRC(5 downto 0) => Q(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_448_511_0_2_n_0,
      DOB => RAM_reg_448_511_0_2_n_1,
      DOC => RAM_reg_448_511_0_2_n_2,
      DOD => NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => Q(5 downto 0),
      ADDRB(5 downto 0) => Q(5 downto 0),
      ADDRC(5 downto 0) => Q(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => '0',
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpr1.dout_i[0]_i_2_n_0\,
      I1 => Q(8),
      I2 => \gpr1.dout_i[0]_i_3_n_0\,
      I3 => dm_rd_en,
      I4 => \^dout_i\(0),
      O => \gpr1.dout_i[0]_i_1_n_0\
    );
\gpr1.dout_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_0,
      I1 => RAM_reg_384_447_0_2_n_0,
      I2 => Q(7),
      I3 => RAM_reg_320_383_0_2_n_0,
      I4 => Q(6),
      I5 => RAM_reg_256_319_0_2_n_0,
      O => \gpr1.dout_i[0]_i_2_n_0\
    );
\gpr1.dout_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_0,
      I1 => RAM_reg_128_191_0_2_n_0,
      I2 => Q(7),
      I3 => RAM_reg_64_127_0_2_n_0,
      I4 => Q(6),
      I5 => RAM_reg_0_63_0_2_n_0,
      O => \gpr1.dout_i[0]_i_3_n_0\
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpr1.dout_i[1]_i_2_n_0\,
      I1 => Q(8),
      I2 => \gpr1.dout_i[1]_i_3_n_0\,
      I3 => dm_rd_en,
      I4 => \^dout_i\(1),
      O => \gpr1.dout_i[1]_i_1_n_0\
    );
\gpr1.dout_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_1,
      I1 => RAM_reg_384_447_0_2_n_1,
      I2 => Q(7),
      I3 => RAM_reg_320_383_0_2_n_1,
      I4 => Q(6),
      I5 => RAM_reg_256_319_0_2_n_1,
      O => \gpr1.dout_i[1]_i_2_n_0\
    );
\gpr1.dout_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_1,
      I1 => RAM_reg_128_191_0_2_n_1,
      I2 => Q(7),
      I3 => RAM_reg_64_127_0_2_n_1,
      I4 => Q(6),
      I5 => RAM_reg_0_63_0_2_n_1,
      O => \gpr1.dout_i[1]_i_3_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gpr1.dout_i[0]_i_1_n_0\,
      Q => \^dout_i\(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gpr1.dout_i[1]_i_1_n_0\,
      Q => \^dout_i\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_rd_bin_cntr : entity is "rd_bin_cntr";
end pynq_auto_us_df_0_rd_bin_cntr;

architecture STRUCTURE of pynq_auto_us_df_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair0";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \goreg_dm.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \goreg_dm.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \goreg_dm.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \goreg_dm.dout_i_reg[1]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(4),
      Q => \goreg_dm.dout_i_reg[1]\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_bin_cntr__parameterized0\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    srst : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \pynq_auto_us_df_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair8";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gpr1.dout_i_reg[1]\(4 downto 0) <= \^gpr1.dout_i_reg[1]\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gpr1.dout_i_reg[1]\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gpr1.dout_i_reg[1]\(4),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFAFCF0FFFA"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => ram_empty_fb_i_i_3_n_0,
      I2 => srst,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[4]\(3),
      I2 => rd_pntr_plus1(4),
      I3 => \gcc0.gc0.count_d1_reg[4]\(4),
      I4 => \gpregsm1.curr_fwft_state_reg[0]\,
      I5 => \gcc0.gc0.count_d1_reg[2]\,
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => \^gpr1.dout_i_reg[1]\(2),
      I2 => \gcc0.gc0.count_d1_reg[4]\(2),
      I3 => \^gpr1.dout_i_reg[1]\(1),
      I4 => \gcc0.gc0.count_d1_reg[4]\(1),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(4),
      I1 => \gcc0.gc0.count_d1_reg[4]\(4),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => \gcc0.gc0.count_d1_reg[4]\(3),
      I4 => \gcc0.gc0.count_d1_reg[4]\(0),
      I5 => \^gpr1.dout_i_reg[1]\(0),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9000F0F09000"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gcc0.gc0.count_reg[4]\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[0]_0\,
      I3 => ram_full_fb_i_i_3_n_0,
      I4 => ram_full_fb_i_reg_0,
      I5 => ram_empty_fb_i_i_3_n_0,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008200"
    )
        port map (
      I0 => ram_full_fb_i_i_5_n_0,
      I1 => \^gpr1.dout_i_reg[1]\(4),
      I2 => \gcc0.gc0.count_reg[4]\(4),
      I3 => wr_en,
      I4 => srst,
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(3),
      I1 => \gcc0.gc0.count_reg[4]\(3),
      I2 => \^gpr1.dout_i_reg[1]\(2),
      I3 => \gcc0.gc0.count_reg[4]\(2),
      I4 => \gcc0.gc0.count_reg[4]\(1),
      I5 => \^gpr1.dout_i_reg[1]\(1),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_bin_cntr__parameterized0_10\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    srst : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_bin_cntr__parameterized0_10\ : entity is "rd_bin_cntr";
end \pynq_auto_us_df_0_rd_bin_cntr__parameterized0_10\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_bin_cntr__parameterized0_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \gpr1.dout_i_reg[1]\(4 downto 0) <= \^gpr1.dout_i_reg[1]\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gpr1.dout_i_reg[1]\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gpr1.dout_i_reg[1]\(4),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => srst
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFAFCF0FFFA"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => ram_empty_fb_i_i_3_n_0,
      I2 => srst,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[4]\(3),
      I2 => rd_pntr_plus1(4),
      I3 => \gcc0.gc0.count_d1_reg[4]\(4),
      I4 => \gpregsm1.curr_fwft_state_reg[0]\,
      I5 => \gcc0.gc0.count_d1_reg[2]\,
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => \^gpr1.dout_i_reg[1]\(2),
      I2 => \gcc0.gc0.count_d1_reg[4]\(2),
      I3 => \^gpr1.dout_i_reg[1]\(1),
      I4 => \gcc0.gc0.count_d1_reg[4]\(1),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(4),
      I1 => \gcc0.gc0.count_d1_reg[4]\(4),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => \gcc0.gc0.count_d1_reg[4]\(3),
      I4 => \gcc0.gc0.count_d1_reg[4]\(0),
      I5 => \^gpr1.dout_i_reg[1]\(0),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9000F0F09000"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gcc0.gc0.count_reg[4]\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[0]_0\,
      I3 => ram_full_fb_i_i_3_n_0,
      I4 => ram_full_fb_i_reg_0,
      I5 => ram_empty_fb_i_i_3_n_0,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008200"
    )
        port map (
      I0 => ram_full_fb_i_i_5_n_0,
      I1 => \^gpr1.dout_i_reg[1]\(4),
      I2 => \gcc0.gc0.count_reg[4]\(4),
      I3 => wr_en,
      I4 => srst,
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(3),
      I1 => \gcc0.gc0.count_reg[4]\(3),
      I2 => \^gpr1.dout_i_reg[1]\(2),
      I3 => \gcc0.gc0.count_reg[4]\(2),
      I4 => \gcc0.gc0.count_reg[4]\(1),
      I5 => \^gpr1.dout_i_reg[1]\(1),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_bin_cntr__parameterized1\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \pynq_auto_us_df_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair13";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gc0.count_d1_reg[7]_0\(7 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(1),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(2),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(3),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(0),
      I3 => \^gc0.count_d1_reg[7]_0\(2),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      I5 => \^gc0.count_d1_reg[7]_0\(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(6),
      I2 => \^gc0.count_d1_reg[7]_0\(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^gc0.count_d1_reg[7]_0\(7),
      I3 => rd_pntr_plus1(8),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(5),
      I1 => \^gc0.count_d1_reg[7]_0\(3),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(0),
      I4 => \^gc0.count_d1_reg[7]_0\(2),
      I5 => \^gc0.count_d1_reg[7]_0\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => srst
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => srst
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => srst
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => srst
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^gc0.count_d1_reg[7]_0\(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^gc0.count_d1_reg[7]_0\(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^gc0.count_d1_reg[7]_0\(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^gc0.count_d1_reg[7]_0\(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^gc0.count_d1_reg[7]_0\(4),
      R => srst
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => \^gc0.count_d1_reg[7]_0\(5),
      R => srst
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => \^gc0.count_d1_reg[7]_0\(6),
      R => srst
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => \^gc0.count_d1_reg[7]_0\(7),
      R => srst
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => rd_pntr_plus1(8),
      R => srst
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_full_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      O => ram_full_fb_i_reg_0
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_rd_fwft is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I53 : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_rd_fwft : entity is "rd_fwft";
end pynq_auto_us_df_0_rd_fwft;

architecture STRUCTURE of pynq_auto_us_df_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm2.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm2.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm2.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.user_valid_reg\ : label is "no";
begin
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB1000"
    )
        port map (
      I0 => m_axi_arready,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCFFCF22000000"
    )
        port map (
      I0 => m_axi_arready,
      I1 => curr_fwft_state(0),
      I2 => empty_d1,
      I3 => \out\,
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCFFCF22000000"
    )
        port map (
      I0 => m_axi_arready,
      I1 => curr_fwft_state(0),
      I2 => empty_d1,
      I3 => \out\,
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(1),
      I2 => m_axi_arready,
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\goreg_dm.dout_i[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(1),
      I3 => empty_d1,
      I4 => \out\,
      I5 => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      O => I53
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      Q => empty_d1
    );
\gpregsm2.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1151"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \out\,
      I2 => curr_fwft_state(1),
      I3 => m_axi_arready,
      O => next_fwft_state(1)
    );
\gpregsm2.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      D => '0',
      Q => curr_fwft_state(0)
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm2.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      D => next_fwft_state(1),
      Q => user_valid
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_fwft__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \pynq_auto_us_df_0_rd_fwft__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => srst
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => srst
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\gpr1.dout_i[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => srst,
      I4 => ram_empty_fb_i_reg,
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_fwft__parameterized0_3\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_rd_en : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_fwft__parameterized0_3\ : entity is "rd_fwft";
end \pynq_auto_us_df_0_rd_fwft__parameterized0_3\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_fwft__parameterized0_3\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFEFFECCCCCCC"
    )
        port map (
      I0 => \out\,
      I1 => srst,
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAFEFA"
    )
        port map (
      I0 => srst,
      I1 => rd_en,
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B2A2"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => \gc0.count_d1_reg[4]\(0)
    );
\goreg_dm.dout_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => srst,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => E(0)
    );
\gpr1.dout_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11011111"
    )
        port map (
      I0 => srst,
      I1 => \out\,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => curr_fwft_state(0),
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_fwft__parameterized0_8\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_rd_en : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_fwft__parameterized0_8\ : entity is "rd_fwft";
end \pynq_auto_us_df_0_rd_fwft__parameterized0_8\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_fwft__parameterized0_8\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFEFFECCCCCCC"
    )
        port map (
      I0 => \out\,
      I1 => srst,
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => aempty_fwft_fb_i,
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAFEFA"
    )
        port map (
      I0 => srst,
      I1 => rd_en,
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B2A2"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => \gc0.count_d1_reg[4]\(0)
    );
\goreg_dm.dout_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => srst,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => E(0)
    );
\gpr1.dout_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11011111"
    )
        port map (
      I0 => srst,
      I1 => \out\,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => curr_fwft_state(0),
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end pynq_auto_us_df_0_rd_status_flags_ss;

architecture STRUCTURE of pynq_auto_us_df_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551551"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => E(0),
      I2 => \gcc0.gc0.count_d1_reg[3]\(0),
      I3 => Q(0),
      I4 => \gcc0.gc0.count_d1_reg[1]\,
      I5 => \gcc0.gc0.count_d1_reg[4]\,
      O => ram_empty_i_reg_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gen_no_clk_conv.reset_r_reg\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \pynq_auto_us_df_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_status_flags_ss__parameterized0\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gen_no_clk_conv.reset_r_reg\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gen_no_clk_conv.reset_r_reg\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_status_flags_ss__parameterized0_9\ is
  port (
    \out\ : out STD_LOGIC;
    \gen_no_clk_conv.reset_r_reg\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_status_flags_ss__parameterized0_9\ : entity is "rd_status_flags_ss";
end \pynq_auto_us_df_0_rd_status_flags_ss__parameterized0_9\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_status_flags_ss__parameterized0_9\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gen_no_clk_conv.reset_r_reg\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gen_no_clk_conv.reset_r_reg\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_synchronizer_ff is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_synchronizer_ff : entity is "synchronizer_ff";
end pynq_auto_us_df_0_synchronizer_ff;

architecture STRUCTURE of pynq_auto_us_df_0_synchronizer_ff is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_synchronizer_ff_11 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_synchronizer_ff_11 : entity is "synchronizer_ff";
end pynq_auto_us_df_0_synchronizer_ff_11;

architecture STRUCTURE of pynq_auto_us_df_0_synchronizer_ff_11 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_synchronizer_ff_12 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_synchronizer_ff_12 : entity is "synchronizer_ff";
end pynq_auto_us_df_0_synchronizer_ff_12;

architecture STRUCTURE of pynq_auto_us_df_0_synchronizer_ff_12 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_synchronizer_ff_13 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_synchronizer_ff_13 : entity is "synchronizer_ff";
end pynq_auto_us_df_0_synchronizer_ff_13;

architecture STRUCTURE of pynq_auto_us_df_0_synchronizer_ff_13 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_synchronizer_ff_14 is
  port (
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_synchronizer_ff_14 : entity is "synchronizer_ff";
end pynq_auto_us_df_0_synchronizer_ff_14;

architecture STRUCTURE of pynq_auto_us_df_0_synchronizer_ff_14 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_synchronizer_ff_15 is
  port (
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_synchronizer_ff_15 : entity is "synchronizer_ff";
end pynq_auto_us_df_0_synchronizer_ff_15;

architecture STRUCTURE of pynq_auto_us_df_0_synchronizer_ff_15 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_wr_bin_cntr is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_wr_bin_cntr : entity is "wr_bin_cntr";
end pynq_auto_us_df_0_wr_bin_cntr;

architecture STRUCTURE of pynq_auto_us_df_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_4 : label is "soft_lutpair3";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(3),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_12_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F444F"
    )
        port map (
      I0 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\,
      I1 => ram_empty_fb_i_reg_0,
      I2 => ram_empty_fb_i_reg_1,
      I3 => s_axi_arvalid,
      I4 => \out\,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      I2 => ram_empty_fb_i_i_4_n_0,
      I3 => ram_empty_fb_i_i_5_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[4]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[4]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[4]\(4),
      I2 => \^q\(2),
      I3 => \gc0.count_d1_reg[4]\(2),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[4]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[4]\(0),
      O => ram_empty_i_reg_1
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[4]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[4]\(2),
      O => ram_empty_i_reg_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0500CFCC"
    )
        port map (
      I0 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0\,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I3 => \out\,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100100000000"
    )
        port map (
      I0 => ram_full_fb_i_i_3_n_0,
      I1 => ram_full_fb_i_i_4_n_0,
      I2 => \gc0.count_d1_reg[4]\(3),
      I3 => p_12_out(3),
      I4 => \out\,
      I5 => s_axi_arvalid,
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc0.count_d1_reg[4]\(4),
      I2 => p_12_out(2),
      I3 => \gc0.count_d1_reg[4]\(2),
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_12_out(1),
      I1 => \gc0.count_d1_reg[4]\(1),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[4]\(0),
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_bin_cntr__parameterized0\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \pynq_auto_us_df_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair10";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gcc0.gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gcc0.gc0.count_d1_reg[4]_0\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[4]_0\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      I4 => \^gcc0.gc0.count_d1_reg[4]_0\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(4),
      R => srst
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_reg[2]\(2),
      I2 => \^q\(1),
      I3 => \gc0.count_reg[2]\(1),
      I4 => \gc0.count_reg[2]\(0),
      I5 => \^q\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_bin_cntr__parameterized0_7\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_bin_cntr__parameterized0_7\ : entity is "wr_bin_cntr";
end \pynq_auto_us_df_0_wr_bin_cntr__parameterized0_7\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_bin_cntr__parameterized0_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair6";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gcc0.gc0.count_d1_reg[4]_0\(4 downto 0) <= \^gcc0.gc0.count_d1_reg[4]_0\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[4]_0\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[4]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      I4 => \^gcc0.gc0.count_d1_reg[4]_0\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[4]_0\(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gcc0.gc0.count_d1_reg[4]_0\(4),
      R => srst
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_reg[2]\(2),
      I2 => \^q\(1),
      I3 => \gc0.count_reg[2]\(1),
      I4 => \gc0.count_reg[2]\(0),
      I5 => \^q\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_bin_cntr__parameterized1\ is
  port (
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_6\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \pynq_auto_us_df_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair16";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \gcc0.gc0.count_d1_reg[8]_0\(0) <= \^gcc0.gc0.count_d1_reg[8]_0\(0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => \^q\(6),
      I3 => p_11_out(6),
      I4 => p_11_out(7),
      O => \gpr1.dout_i_reg[0]\
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \^q\(6),
      I2 => p_11_out(7),
      I3 => wr_en,
      I4 => \out\,
      O => \gpr1.dout_i_reg[0]_1\
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => \^q\(6),
      I3 => p_11_out(6),
      I4 => p_11_out(7),
      O => \gpr1.dout_i_reg[0]_3\
    );
RAM_reg_256_319_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_11_out(6),
      I1 => p_11_out(7),
      I2 => \^q\(6),
      I3 => wr_en,
      I4 => \out\,
      O => \gpr1.dout_i_reg[0]_4\
    );
RAM_reg_320_383_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => \^q\(6),
      O => \gpr1.dout_i_reg[0]_5\
    );
RAM_reg_384_447_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => wr_en,
      I1 => \out\,
      I2 => p_11_out(6),
      I3 => p_11_out(7),
      I4 => \^q\(6),
      O => \gpr1.dout_i_reg[0]_6\
    );
RAM_reg_448_511_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => wr_en,
      I2 => \out\,
      I3 => p_11_out(6),
      I4 => p_11_out(7),
      O => \gpr1.dout_i_reg[0]_2\
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_11_out(7),
      I1 => \^q\(6),
      I2 => p_11_out(6),
      I3 => wr_en,
      I4 => \out\,
      O => \gpr1.dout_i_reg[0]_0\
    );
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(3),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_12_out(3),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      I3 => p_12_out(2),
      I4 => p_12_out(4),
      I5 => p_12_out(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => p_12_out(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => p_12_out(6),
      I2 => p_12_out(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => p_12_out(7),
      I3 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_12_out(5),
      I1 => p_12_out(3),
      I2 => p_12_out(1),
      I3 => p_12_out(0),
      I4 => p_12_out(2),
      I5 => p_12_out(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(5),
      Q => \^q\(5),
      R => srst
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(6),
      Q => p_11_out(6),
      R => srst
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(7),
      Q => p_11_out(7),
      R => srst
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      Q => \^q\(6),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => srst
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => p_12_out(5),
      R => srst
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6),
      R => srst
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7),
      R => srst
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      R => srst
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[7]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_reg[7]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => p_12_out(1),
      I3 => \gc0.count_d1_reg[7]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[7]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[7]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_reg[7]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      I2 => p_12_out(3),
      I3 => \gc0.count_d1_reg[7]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[7]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[7]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_reg[7]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      I2 => p_12_out(5),
      I3 => \gc0.count_d1_reg[7]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[7]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc0.count_d1_reg[7]\(6),
      I2 => p_11_out(7),
      I3 => \gc0.count_d1_reg[7]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => p_11_out(7),
      I3 => \gc0.count_reg[7]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(6),
      I1 => \gc0.count_d1_reg[7]\(6),
      I2 => p_12_out(7),
      I3 => \gc0.count_d1_reg[7]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc0.count_d1_reg[7]\(6),
      I2 => p_11_out(7),
      I3 => \gc0.count_d1_reg[7]\(7),
      O => ram_empty_i_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end pynq_auto_us_df_0_wr_status_flags_ss;

architecture STRUCTURE of pynq_auto_us_df_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_i
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_arready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \pynq_auto_us_df_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_status_flags_ss__parameterized0\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => srst,
      O => ram_full_i_reg_0
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gc0.count_d1_reg[0]\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gc0.count_d1_reg[0]\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_status_flags_ss__parameterized0_6\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_status_flags_ss__parameterized0_6\ : entity is "wr_status_flags_ss";
end \pynq_auto_us_df_0_wr_status_flags_ss__parameterized0_6\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_status_flags_ss__parameterized0_6\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => srst,
      O => ram_full_i_reg_0
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gc0.count_d1_reg[0]\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gc0.count_d1_reg[0]\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_axi_register_slice_v2_1_12_axi_register_slice is
  port (
    sr_arvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    \goreg_dm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \goreg_dm.dout_i_reg[25]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_1\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_2\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_3\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_4\ : out STD_LOGIC;
    s_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[19]_0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_5\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_6\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_7\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[31]_8\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]_1\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]_2\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[19]_3\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_cmd_push : in STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[2]\ : in STD_LOGIC;
    m_axi_arready_i : in STD_LOGIC;
    \m_payload_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[37]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 60 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_axi_register_slice_v2_1_12_axi_register_slice : entity is "axi_register_slice_v2_1_12_axi_register_slice";
end pynq_auto_us_df_0_axi_register_slice_v2_1_12_axi_register_slice;

architecture STRUCTURE of pynq_auto_us_df_0_axi_register_slice_v2_1_12_axi_register_slice is
begin
ar_pipe: entity work.\pynq_auto_us_df_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2\
     port map (
      CLK => CLK,
      CO(0) => CO(0),
      D(60 downto 0) => D(60 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      \NO_CMD_QUEUE.cmd_cnt_reg[2]\ => \NO_CMD_QUEUE.cmd_cnt_reg[2]\,
      Q(60 downto 0) => Q(60 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      \goreg_dm.dout_i_reg[19]\(2 downto 0) => \goreg_dm.dout_i_reg[19]\(2 downto 0),
      \goreg_dm.dout_i_reg[19]_0\ => \goreg_dm.dout_i_reg[19]_0\,
      \goreg_dm.dout_i_reg[19]_1\ => \goreg_dm.dout_i_reg[19]_1\,
      \goreg_dm.dout_i_reg[19]_2\ => \goreg_dm.dout_i_reg[19]_2\,
      \goreg_dm.dout_i_reg[19]_3\ => \goreg_dm.dout_i_reg[19]_3\,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]\,
      \goreg_dm.dout_i_reg[31]\(3 downto 0) => \goreg_dm.dout_i_reg[31]\(3 downto 0),
      \goreg_dm.dout_i_reg[31]_0\(3 downto 0) => \goreg_dm.dout_i_reg[31]_0\(3 downto 0),
      \goreg_dm.dout_i_reg[31]_1\ => \goreg_dm.dout_i_reg[31]_1\,
      \goreg_dm.dout_i_reg[31]_2\ => \goreg_dm.dout_i_reg[31]_2\,
      \goreg_dm.dout_i_reg[31]_3\ => \goreg_dm.dout_i_reg[31]_3\,
      \goreg_dm.dout_i_reg[31]_4\ => \goreg_dm.dout_i_reg[31]_4\,
      \goreg_dm.dout_i_reg[31]_5\ => \goreg_dm.dout_i_reg[31]_5\,
      \goreg_dm.dout_i_reg[31]_6\ => \goreg_dm.dout_i_reg[31]_6\,
      \goreg_dm.dout_i_reg[31]_7\ => \goreg_dm.dout_i_reg[31]_7\,
      \goreg_dm.dout_i_reg[31]_8\ => \goreg_dm.dout_i_reg[31]_8\,
      m_axi_arready_i => m_axi_arready_i,
      \m_payload_i_reg[36]_0\(0) => \m_payload_i_reg[36]\(0),
      \m_payload_i_reg[37]_0\(2 downto 0) => \m_payload_i_reg[37]\(2 downto 0),
      \m_payload_i_reg[3]_0\(3 downto 0) => \m_payload_i_reg[3]\(3 downto 0),
      \out\ => \out\,
      s_axi_araddr(6 downto 0) => s_axi_araddr(6 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_cmd_push => s_cmd_push,
      sr_arvalid => sr_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_memory is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 60 downto 0 );
    s_aclk : in STD_LOGIC;
    EN : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 60 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_memory : entity is "memory";
end pynq_auto_us_df_0_memory;

architecture STRUCTURE of pynq_auto_us_df_0_memory is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_57\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_58\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_59\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_60\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.pynq_auto_us_df_0_dmem
     port map (
      DI(60 downto 0) => DI(60 downto 0),
      EN => EN,
      Q(4 downto 0) => Q(4 downto 0),
      dout_i(60) => \gdm.dm_gen.dm_n_0\,
      dout_i(59) => \gdm.dm_gen.dm_n_1\,
      dout_i(58) => \gdm.dm_gen.dm_n_2\,
      dout_i(57) => \gdm.dm_gen.dm_n_3\,
      dout_i(56) => \gdm.dm_gen.dm_n_4\,
      dout_i(55) => \gdm.dm_gen.dm_n_5\,
      dout_i(54) => \gdm.dm_gen.dm_n_6\,
      dout_i(53) => \gdm.dm_gen.dm_n_7\,
      dout_i(52) => \gdm.dm_gen.dm_n_8\,
      dout_i(51) => \gdm.dm_gen.dm_n_9\,
      dout_i(50) => \gdm.dm_gen.dm_n_10\,
      dout_i(49) => \gdm.dm_gen.dm_n_11\,
      dout_i(48) => \gdm.dm_gen.dm_n_12\,
      dout_i(47) => \gdm.dm_gen.dm_n_13\,
      dout_i(46) => \gdm.dm_gen.dm_n_14\,
      dout_i(45) => \gdm.dm_gen.dm_n_15\,
      dout_i(44) => \gdm.dm_gen.dm_n_16\,
      dout_i(43) => \gdm.dm_gen.dm_n_17\,
      dout_i(42) => \gdm.dm_gen.dm_n_18\,
      dout_i(41) => \gdm.dm_gen.dm_n_19\,
      dout_i(40) => \gdm.dm_gen.dm_n_20\,
      dout_i(39) => \gdm.dm_gen.dm_n_21\,
      dout_i(38) => \gdm.dm_gen.dm_n_22\,
      dout_i(37) => \gdm.dm_gen.dm_n_23\,
      dout_i(36) => \gdm.dm_gen.dm_n_24\,
      dout_i(35) => \gdm.dm_gen.dm_n_25\,
      dout_i(34) => \gdm.dm_gen.dm_n_26\,
      dout_i(33) => \gdm.dm_gen.dm_n_27\,
      dout_i(32) => \gdm.dm_gen.dm_n_28\,
      dout_i(31) => \gdm.dm_gen.dm_n_29\,
      dout_i(30) => \gdm.dm_gen.dm_n_30\,
      dout_i(29) => \gdm.dm_gen.dm_n_31\,
      dout_i(28) => \gdm.dm_gen.dm_n_32\,
      dout_i(27) => \gdm.dm_gen.dm_n_33\,
      dout_i(26) => \gdm.dm_gen.dm_n_34\,
      dout_i(25) => \gdm.dm_gen.dm_n_35\,
      dout_i(24) => \gdm.dm_gen.dm_n_36\,
      dout_i(23) => \gdm.dm_gen.dm_n_37\,
      dout_i(22) => \gdm.dm_gen.dm_n_38\,
      dout_i(21) => \gdm.dm_gen.dm_n_39\,
      dout_i(20) => \gdm.dm_gen.dm_n_40\,
      dout_i(19) => \gdm.dm_gen.dm_n_41\,
      dout_i(18) => \gdm.dm_gen.dm_n_42\,
      dout_i(17) => \gdm.dm_gen.dm_n_43\,
      dout_i(16) => \gdm.dm_gen.dm_n_44\,
      dout_i(15) => \gdm.dm_gen.dm_n_45\,
      dout_i(14) => \gdm.dm_gen.dm_n_46\,
      dout_i(13) => \gdm.dm_gen.dm_n_47\,
      dout_i(12) => \gdm.dm_gen.dm_n_48\,
      dout_i(11) => \gdm.dm_gen.dm_n_49\,
      dout_i(10) => \gdm.dm_gen.dm_n_50\,
      dout_i(9) => \gdm.dm_gen.dm_n_51\,
      dout_i(8) => \gdm.dm_gen.dm_n_52\,
      dout_i(7) => \gdm.dm_gen.dm_n_53\,
      dout_i(6) => \gdm.dm_gen.dm_n_54\,
      dout_i(5) => \gdm.dm_gen.dm_n_55\,
      dout_i(4) => \gdm.dm_gen.dm_n_56\,
      dout_i(3) => \gdm.dm_gen.dm_n_57\,
      dout_i(2) => \gdm.dm_gen.dm_n_58\,
      dout_i(1) => \gdm.dm_gen.dm_n_59\,
      dout_i(0) => \gdm.dm_gen.dm_n_60\,
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_60\,
      Q => dout_i0_out(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => dout_i0_out(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => dout_i0_out(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => dout_i0_out(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => dout_i0_out(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => dout_i0_out(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => dout_i0_out(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => dout_i0_out(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => dout_i0_out(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => dout_i0_out(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => dout_i0_out(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_59\,
      Q => dout_i0_out(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => dout_i0_out(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => dout_i0_out(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => dout_i0_out(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => dout_i0_out(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => dout_i0_out(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => dout_i0_out(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => dout_i0_out(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => dout_i0_out(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => dout_i0_out(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => dout_i0_out(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_58\,
      Q => dout_i0_out(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => dout_i0_out(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => dout_i0_out(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => dout_i0_out(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => dout_i0_out(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => dout_i0_out(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => dout_i0_out(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => dout_i0_out(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => dout_i0_out(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => dout_i0_out(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => dout_i0_out(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_57\,
      Q => dout_i0_out(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => dout_i0_out(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => dout_i0_out(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => dout_i0_out(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => dout_i0_out(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => dout_i0_out(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => dout_i0_out(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => dout_i0_out(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => dout_i0_out(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => dout_i0_out(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => dout_i0_out(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => dout_i0_out(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => dout_i0_out(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => dout_i0_out(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => dout_i0_out(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => dout_i0_out(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => dout_i0_out(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => dout_i0_out(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => dout_i0_out(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => dout_i0_out(57),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => dout_i0_out(58),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => dout_i0_out(59),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => dout_i0_out(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => dout_i0_out(60),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => dout_i0_out(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => dout_i0_out(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => dout_i0_out(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => dout_i0_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \gen_no_clk_conv.reset_r_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_memory__parameterized0\ : entity is "memory";
end \pynq_auto_us_df_0_memory__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_memory__parameterized0\ is
  signal dout_i : STD_LOGIC_VECTOR ( 30 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\pynq_auto_us_df_0_dmem__parameterized0\
     port map (
      D(30 downto 0) => dout_i(30 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      din(30 downto 0) => din(30 downto 0),
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(24),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(25),
      Q => dout(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(26),
      Q => dout(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(27),
      Q => dout(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(28),
      Q => dout(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(29),
      Q => dout(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(30),
      Q => dout(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_memory__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \gen_no_clk_conv.reset_r_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_memory__parameterized1\ : entity is "memory";
end \pynq_auto_us_df_0_memory__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_memory__parameterized1\ is
  signal dout_i : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\pynq_auto_us_df_0_dmem__parameterized1\
     port map (
      D(18 downto 8) => dout_i(23 downto 13),
      D(7 downto 5) => dout_i(8 downto 6),
      D(4 downto 0) => dout_i(4 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      din(23 downto 0) => din(23 downto 0),
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(13),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(14),
      Q => dout(9),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(15),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(16),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(17),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(18),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(19),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(20),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(21),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(22),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(23),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(6),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(7),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_no_clk_conv.reset_r_reg\(0),
      D => dout_i(8),
      Q => dout(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_memory__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    dm_rd_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_memory__parameterized2\ : entity is "memory";
end \pynq_auto_us_df_0_memory__parameterized2\;

architecture STRUCTURE of \pynq_auto_us_df_0_memory__parameterized2\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dout_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[1]_i_1_n_0\ : STD_LOGIC;
begin
  dout(1 downto 0) <= \^dout\(1 downto 0);
\gdm.dm_gen.dm\: entity work.\pynq_auto_us_df_0_dmem__parameterized2\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dm_rd_en => dm_rd_en,
      dout_i(1 downto 0) => dout_i(1 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[6]_0\ => \gcc0.gc0.count_d1_reg[6]_0\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_1,
      ram_full_fb_i_reg_2 => ram_full_fb_i_reg_2
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAFF00008A00"
    )
        port map (
      I0 => dout_i(0),
      I1 => rd_en,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => srst,
      I5 => \^dout\(0),
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\goreg_dm.dout_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAFF00008A00"
    )
        port map (
      I0 => dout_i(1),
      I1 => rd_en,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => srst,
      I5 => \^dout\(1),
      O => \goreg_dm.dout_i[1]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \goreg_dm.dout_i[0]_i_1_n_0\,
      Q => \^dout\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \goreg_dm.dout_i[1]_i_1_n_0\,
      Q => \^dout\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I53 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_rd_logic : entity is "rd_logic";
end pynq_auto_us_df_0_rd_logic;

architecture STRUCTURE of pynq_auto_us_df_0_rd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.pynq_auto_us_df_0_rd_fwft
     port map (
      E(0) => \^e\(0),
      I53 => I53,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1 downto 0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1 downto 0),
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\grss.rsts\: entity work.pynq_auto_us_df_0_rd_status_flags_ss
     port map (
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(3),
      \gcc0.gc0.count_d1_reg[1]\ => \gcc0.gc0.count_d1_reg[1]\,
      \gcc0.gc0.count_d1_reg[3]\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      s_aclk => s_aclk
    );
rpntr: entity work.pynq_auto_us_df_0_rd_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(4) => Q(3),
      Q(3) => rd_pntr_plus1(3),
      Q(2 downto 0) => Q(2 downto 0),
      \goreg_dm.dout_i_reg[1]\(4 downto 0) => \goreg_dm.dout_i_reg[1]\(4 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1),
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \pynq_auto_us_df_0_rd_logic__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_logic__parameterized0\ is
  signal \gr1.gr1_int.rfwft_n_4\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_5\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.\pynq_auto_us_df_0_rd_fwft__parameterized0_3\
     port map (
      E(0) => E(0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gc0.count_d1_reg[4]\(0) => p_7_out,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_4\,
      ram_full_i_reg => \gr1.gr1_int.rfwft_n_5\,
      rd_en => rd_en,
      srst => srst
    );
\grss.rsts\: entity work.\pynq_auto_us_df_0_rd_status_flags_ss__parameterized0\
     port map (
      clk => clk,
      \gen_no_clk_conv.reset_r_reg\ => rpntr_n_0,
      \out\ => p_2_out
    );
rpntr: entity work.\pynq_auto_us_df_0_rd_bin_cntr__parameterized0\
     port map (
      E(0) => p_7_out,
      Q(2 downto 0) => Q(2 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\(4 downto 0) => \gcc0.gc0.count_d1_reg[4]\(4 downto 0),
      \gcc0.gc0.count_reg[4]\(4 downto 0) => \gcc0.gc0.count_reg[4]\(4 downto 0),
      \gpr1.dout_i_reg[1]\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.gr1_int.rfwft_n_4\,
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \gr1.gr1_int.rfwft_n_5\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_full_fb_i_reg => \out\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_logic__parameterized0_4\ is
  port (
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dm_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_logic__parameterized0_4\ : entity is "rd_logic";
end \pynq_auto_us_df_0_rd_logic__parameterized0_4\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_logic__parameterized0_4\ is
  signal \gr1.gr1_int.rfwft_n_4\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_5\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.\pynq_auto_us_df_0_rd_fwft__parameterized0_8\
     port map (
      E(0) => E(0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gc0.count_d1_reg[4]\(0) => p_7_out,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_4\,
      ram_full_i_reg => \gr1.gr1_int.rfwft_n_5\,
      rd_en => rd_en,
      srst => srst
    );
\grss.rsts\: entity work.\pynq_auto_us_df_0_rd_status_flags_ss__parameterized0_9\
     port map (
      clk => clk,
      \gen_no_clk_conv.reset_r_reg\ => rpntr_n_0,
      \out\ => p_2_out
    );
rpntr: entity work.\pynq_auto_us_df_0_rd_bin_cntr__parameterized0_10\
     port map (
      E(0) => p_7_out,
      Q(2 downto 0) => Q(2 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\(4 downto 0) => \gcc0.gc0.count_d1_reg[4]\(4 downto 0),
      \gcc0.gc0.count_reg[4]\(4 downto 0) => \gcc0.gc0.count_reg[4]\(4 downto 0),
      \gpr1.dout_i_reg[1]\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.gr1_int.rfwft_n_4\,
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \gr1.gr1_int.rfwft_n_5\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_full_fb_i_reg => \out\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \pynq_auto_us_df_0_rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_status_flags_ss__parameterized1\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\pynq_auto_us_df_0_compare__parameterized0_1\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      wr_en => wr_en
    );
c2: entity work.\pynq_auto_us_df_0_compare__parameterized0_2\
     port map (
      comp1 => comp1,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end pynq_auto_us_df_0_reset_blk_ramfifo;

architecture STRUCTURE of pynq_auto_us_df_0_reset_blk_ramfifo is
  signal inverted_reset : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \gc0.count_reg[1]\(1) <= rd_rst_reg(2);
  \gc0.count_reg[1]\(0) <= rd_rst_reg(0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d2;
  \out\(0) <= wr_rst_reg(1);
  ram_full_fb_i_reg <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.pynq_auto_us_df_0_synchronizer_ff
     port map (
      in0(0) => rd_rst_asreg,
      \out\ => p_5_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.pynq_auto_us_df_0_synchronizer_ff_11
     port map (
      in0(0) => wr_rst_asreg,
      \out\ => p_6_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.pynq_auto_us_df_0_synchronizer_ff_12
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      \Q_reg_reg[0]_0\ => p_7_out,
      in0(0) => rd_rst_asreg,
      \out\ => p_5_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.pynq_auto_us_df_0_synchronizer_ff_13
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      \Q_reg_reg[0]_0\ => p_8_out,
      in0(0) => wr_rst_asreg,
      \out\ => p_6_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.pynq_auto_us_df_0_synchronizer_ff_14
     port map (
      \Q_reg_reg[0]_0\ => p_7_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.pynq_auto_us_df_0_synchronizer_ff_15
     port map (
      \Q_reg_reg[0]_0\ => p_8_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => inverted_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => inverted_reset
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => inverted_reset,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_wr_logic is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_wr_logic : entity is "wr_logic";
end pynq_auto_us_df_0_wr_logic;

architecture STRUCTURE of pynq_auto_us_df_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.pynq_auto_us_df_0_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \out\,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
wpntr: entity work.pynq_auto_us_df_0_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_reg[4]\(3 downto 0) => \gc0.count_reg[4]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_empty_fb_i_reg_1 => ram_empty_fb_i_reg_1,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_full_comb => ram_full_comb,
      s_aclk => s_aclk,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \pynq_auto_us_df_0_wr_logic__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\pynq_auto_us_df_0_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \out\ => \out\,
      ram_full_i_reg_0 => ram_full_i_reg,
      srst => srst,
      wr_en => wr_en
    );
wpntr: entity work.\pynq_auto_us_df_0_wr_bin_cntr__parameterized0\
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_reg[2]\(2 downto 0) => \gc0.count_reg[2]\(2 downto 0),
      \gcc0.gc0.count_d1_reg[4]_0\(4 downto 0) => \gcc0.gc0.count_d1_reg[4]\(4 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_logic__parameterized0_5\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_logic__parameterized0_5\ : entity is "wr_logic";
end \pynq_auto_us_df_0_wr_logic__parameterized0_5\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_logic__parameterized0_5\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\pynq_auto_us_df_0_wr_status_flags_ss__parameterized0_6\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \out\ => \out\,
      ram_full_i_reg_0 => ram_full_i_reg,
      srst => srst,
      wr_en => wr_en
    );
wpntr: entity work.\pynq_auto_us_df_0_wr_bin_cntr__parameterized0_7\
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_reg[2]\(2 downto 0) => \gc0.count_reg[2]\(2 downto 0),
      \gcc0.gc0.count_d1_reg[4]_0\(4 downto 0) => \gcc0.gc0.count_d1_reg[4]\(4 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \gcc0.gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \pynq_auto_us_df_0_wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_status_flags_ss__parameterized1\ is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
c0: entity work.\pynq_auto_us_df_0_compare__parameterized0\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \out\ => ram_full_fb_i,
      ram_full_fb_i_reg => c0_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
c1: entity work.\pynq_auto_us_df_0_compare__parameterized0_0\
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]_0\,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gcc0.gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \gcc0.gc0.count_reg[8]\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_fifo_generator_ramfifo is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 60 downto 0 );
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 60 downto 0 );
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end pynq_auto_us_df_0_fifo_generator_ramfifo;

architecture STRUCTURE of pynq_auto_us_df_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.pynq_auto_us_df_0_rd_logic
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      I53 => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3) => rd_pntr_plus1(4),
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      \gcc0.gc0.count_d1_reg[1]\ => \gntv_or_sync_fifo.gl0.wr_n_8\,
      \gcc0.gc0.count_d1_reg[3]\(0) => p_11_out(3),
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \goreg_dm.dout_i_reg[1]\(4 downto 0) => p_0_out(4 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(1) => rd_rst_i(2),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => rd_rst_i(0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.rd_n_7\,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.pynq_auto_us_df_0_wr_logic
     port map (
      AR(0) => wr_rst_i(1),
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q(4 downto 0) => p_11_out(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_reg[4]\(3) => rd_pntr_plus1(4),
      \gc0.count_reg[4]\(2 downto 0) => rd_pntr_plus1(2 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_4,
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      ram_empty_fb_i_reg_0 => p_2_out,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.rd_n_7\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_7\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_8\,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
\gntv_or_sync_fifo.mem\: entity work.pynq_auto_us_df_0_memory
     port map (
      DI(60 downto 0) => DI(60 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      EN => \gntv_or_sync_fifo.gl0.wr_n_0\,
      Q(4 downto 0) => p_11_out(4 downto 0),
      dout_i0_out(60 downto 0) => dout_i0_out(60 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      s_aclk => s_aclk
    );
rstblk: entity work.pynq_auto_us_df_0_reset_blk_ramfifo
     port map (
      \gc0.count_reg[1]\(1) => rd_rst_i(2),
      \gc0.count_reg[1]\(0) => rd_rst_i(0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_ff_i,
      \out\(0) => wr_rst_i(1),
      ram_full_fb_i_reg => rstblk_n_4,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 30 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 30 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized0\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\pynq_auto_us_df_0_rd_logic__parameterized0_4\
     port map (
      E(0) => dout_i,
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \gcc0.gc0.count_d1_reg[4]\(4 downto 0) => p_11_out(4 downto 0),
      \gcc0.gc0.count_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_14\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\pynq_auto_us_df_0_wr_logic__parameterized0_5\
     port map (
      E(0) => p_17_out,
      Q(4 downto 0) => p_11_out(4 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc0.count_reg[2]\(2 downto 0) => rd_pntr_plus1(2 downto 0),
      \gcc0.gc0.count_d1_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_14\,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\pynq_auto_us_df_0_memory__parameterized0\
     port map (
      E(0) => p_17_out,
      Q(4 downto 0) => p_11_out(4 downto 0),
      clk => clk,
      din(30 downto 0) => din(30 downto 0),
      dm_rd_en => dm_rd_en,
      dout(30 downto 0) => dout(30 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gen_no_clk_conv.reset_r_reg\(0) => dout_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized1\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\pynq_auto_us_df_0_rd_logic__parameterized0\
     port map (
      E(0) => dout_i,
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \gcc0.gc0.count_d1_reg[4]\(4 downto 0) => p_11_out(4 downto 0),
      \gcc0.gc0.count_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_14\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\pynq_auto_us_df_0_wr_logic__parameterized0\
     port map (
      E(0) => p_17_out,
      Q(4 downto 0) => p_11_out(4 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc0.count_reg[2]\(2 downto 0) => rd_pntr_plus1(2 downto 0),
      \gcc0.gc0.count_d1_reg[4]\(4 downto 0) => p_12_out(4 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_14\,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\pynq_auto_us_df_0_memory__parameterized1\
     port map (
      E(0) => p_17_out,
      Q(4 downto 0) => p_11_out(4 downto 0),
      clk => clk,
      din(23 downto 0) => din(23 downto 0),
      dm_rd_en => dm_rd_en,
      dout(18 downto 0) => dout(18 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gen_no_clk_conv.reset_r_reg\(0) => dout_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_rd_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \pynq_auto_us_df_0_rd_logic__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_rd_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
  signal rpntr_n_12 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.\pynq_auto_us_df_0_rd_fwft__parameterized0\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \out\(1 downto 0) => \out\(1 downto 0),
      ram_empty_fb_i_reg => p_2_out,
      rd_en => rd_en,
      srst => srst
    );
\grss.rsts\: entity work.\pynq_auto_us_df_0_rd_status_flags_ss__parameterized1\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      \gc0.count_d1_reg[8]\ => rpntr_n_12,
      \gc0.count_reg[8]\ => rpntr_n_10,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_1,
      srst => srst,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.\pynq_auto_us_df_0_rd_bin_cntr__parameterized1\
     port map (
      E(0) => \^e\(0),
      Q(8 downto 0) => Q(8 downto 0),
      clk => clk,
      \gc0.count_d1_reg[7]_0\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(0) => \gcc0.gc0.count_d1_reg[8]\(0),
      \gcc0.gc0.count_reg[8]\(0) => \gcc0.gc0.count_reg[8]\(0),
      ram_empty_i_reg => rpntr_n_10,
      ram_empty_i_reg_0 => rpntr_n_12,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_wr_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_6\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \pynq_auto_us_df_0_wr_logic__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_wr_logic__parameterized1\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts_n_2\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
begin
  \out\ <= \^out\;
\gwss.wsts\: entity work.\pynq_auto_us_df_0_wr_status_flags_ss__parameterized1\
     port map (
      E(0) => E(0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gc0.count_d1_reg[8]_0\ => \gc0.count_d1_reg[8]_0\,
      \gcc0.gc0.count_reg[8]\(0) => \gwss.wsts_n_2\,
      \out\ => \^out\,
      srst => srst,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
wpntr: entity work.\pynq_auto_us_df_0_wr_bin_cntr__parameterized1\
     port map (
      E(0) => \gwss.wsts_n_2\,
      Q(6 downto 0) => Q(6 downto 0),
      clk => clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => \gc0.count_reg[7]\(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(0) => \gcc0.gc0.count_d1_reg[8]\(0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[0]_3\ => \gpr1.dout_i_reg[0]_3\,
      \gpr1.dout_i_reg[0]_4\ => \gpr1.dout_i_reg[0]_4\,
      \gpr1.dout_i_reg[0]_5\ => \gpr1.dout_i_reg[0]_5\,
      \gpr1.dout_i_reg[0]_6\ => \gpr1.dout_i_reg[0]_6\,
      \out\ => \^out\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      srst => srst,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized2\ is
  signal dm_rd_en : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\pynq_auto_us_df_0_rd_logic__parameterized1\
     port map (
      E(0) => p_7_out,
      Q(8 downto 0) => p_0_out(8 downto 0),
      clk => clk,
      dm_rd_en => dm_rd_en,
      empty => empty,
      \gc0.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gcc0.gc0.count_d1_reg[8]\(0) => p_11_out(8),
      \gcc0.gc0.count_reg[8]\(0) => p_12_out(8),
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_21\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\pynq_auto_us_df_0_wr_logic__parameterized1\
     port map (
      E(0) => p_7_out,
      Q(6) => p_11_out(8),
      Q(5 downto 0) => p_11_out(5 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(0) => p_12_out(8),
      \gpr1.dout_i_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \gpr1.dout_i_reg[0]_0\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \gpr1.dout_i_reg[0]_1\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gpr1.dout_i_reg[0]_2\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gpr1.dout_i_reg[0]_3\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gpr1.dout_i_reg[0]_4\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gpr1.dout_i_reg[0]_5\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gpr1.dout_i_reg[0]_6\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_22\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_23\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_25\,
      srst => srst,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\pynq_auto_us_df_0_memory__parameterized2\
     port map (
      Q(8 downto 0) => p_0_out(8 downto 0),
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dm_rd_en => dm_rd_en,
      dout(1 downto 0) => dout(1 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_11_out(5 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gcc0.gc0.count_d1_reg[6]_0\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gcc0.gc0.count_d1_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_13\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_15\,
      ram_full_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_16\,
      rd_en => rd_en,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_fifo_generator_top is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 60 downto 0 );
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 60 downto 0 );
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_fifo_generator_top : entity is "fifo_generator_top";
end pynq_auto_us_df_0_fifo_generator_top;

architecture STRUCTURE of pynq_auto_us_df_0_fifo_generator_top is
begin
\grf.rf\: entity work.pynq_auto_us_df_0_fifo_generator_ramfifo
     port map (
      DI(60 downto 0) => DI(60 downto 0),
      dout_i0_out(60 downto 0) => dout_i0_out(60 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_top__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 30 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 30 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \pynq_auto_us_df_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized0\
     port map (
      clk => clk,
      din(30 downto 0) => din(30 downto 0),
      dout(30 downto 0) => dout(30 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_top__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \pynq_auto_us_df_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized1\
     port map (
      clk => clk,
      din(23 downto 0) => din(23 downto 0),
      dout(18 downto 0) => dout(18 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_top__parameterized2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \pynq_auto_us_df_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\pynq_auto_us_df_0_fifo_generator_ramfifo__parameterized2\
     port map (
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => dout(1 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_fifo_generator_v13_1_4_synth is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 60 downto 0 );
    s_axi_arready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 60 downto 0 );
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_fifo_generator_v13_1_4_synth : entity is "fifo_generator_v13_1_4_synth";
end pynq_auto_us_df_0_fifo_generator_v13_1_4_synth;

architecture STRUCTURE of pynq_auto_us_df_0_fifo_generator_v13_1_4_synth is
begin
\gaxi_full_lite.gread_ch.grach2.axi_rach\: entity work.pynq_auto_us_df_0_fifo_generator_top
     port map (
      DI(60 downto 0) => DI(60 downto 0),
      dout_i0_out(60 downto 0) => dout_i0_out(60 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 30 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 30 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized0\ : entity is "fifo_generator_v13_1_4_synth";
end \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\pynq_auto_us_df_0_fifo_generator_top__parameterized0\
     port map (
      clk => clk,
      din(30 downto 0) => din(30 downto 0),
      dout(30 downto 0) => dout(30 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized1\ : entity is "fifo_generator_v13_1_4_synth";
end \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\pynq_auto_us_df_0_fifo_generator_top__parameterized1\
     port map (
      clk => clk,
      din(23 downto 0) => din(23 downto 0),
      dout(18 downto 0) => dout(18 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_fifo_generator_v13_1_4 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 61;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 61;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 2;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_fifo_generator_v13_1_4 : entity is "fifo_generator_v13_1_4";
end pynq_auto_us_df_0_fifo_generator_v13_1_4;

architecture STRUCTURE of pynq_auto_us_df_0_fifo_generator_v13_1_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(5) <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(5) <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(5) <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.pynq_auto_us_df_0_fifo_generator_v13_1_4_synth
     port map (
      DI(60 downto 29) => s_axi_araddr(31 downto 0),
      DI(28 downto 21) => s_axi_arlen(7 downto 0),
      DI(20 downto 18) => s_axi_arsize(2 downto 0),
      DI(17 downto 16) => s_axi_arburst(1 downto 0),
      DI(15) => s_axi_arlock(0),
      DI(14 downto 11) => s_axi_arcache(3 downto 0),
      DI(10 downto 8) => s_axi_arprot(2 downto 0),
      DI(7 downto 4) => s_axi_arqos(3 downto 0),
      DI(3 downto 0) => s_axi_arregion(3 downto 0),
      dout_i0_out(60 downto 29) => m_axi_araddr(31 downto 0),
      dout_i0_out(28 downto 21) => m_axi_arlen(7 downto 0),
      dout_i0_out(20 downto 18) => m_axi_arsize(2 downto 0),
      dout_i0_out(17 downto 16) => m_axi_arburst(1 downto 0),
      dout_i0_out(15) => m_axi_arlock(0),
      dout_i0_out(14 downto 11) => m_axi_arcache(3 downto 0),
      dout_i0_out(10 downto 8) => m_axi_arprot(2 downto 0),
      dout_i0_out(7 downto 4) => m_axi_arqos(3 downto 0),
      dout_i0_out(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ : entity is "fifo_generator_v13_1_4";
end \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 30 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30 downto 0) <= \^dout\(30 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized0\
     port map (
      clk => clk,
      din(30 downto 20) => din(31 downto 21),
      din(19 downto 0) => din(19 downto 0),
      dout(30 downto 0) => \^dout\(30 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ : entity is "fifo_generator_v13_1_4";
end \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(23 downto 13) <= \^dout\(23 downto 13);
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8 downto 6) <= \^dout\(8 downto 6);
  dout(5) <= \<const0>\;
  dout(4 downto 0) <= \^dout\(4 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized1\
     port map (
      clk => clk,
      din(23 downto 0) => din(23 downto 0),
      dout(18 downto 8) => \^dout\(23 downto 13),
      dout(7 downto 5) => \^dout\(8 downto 6),
      dout(4 downto 0) => \^dout\(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized2\ : entity is "fifo_generator_v13_1_4_synth";
end \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized2\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\pynq_auto_us_df_0_fifo_generator_top__parameterized2\
     port map (
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => dout(1 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ : entity is "fifo_generator_v13_1_4";
end \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\;

architecture STRUCTURE of \pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1 downto 0) <= \^dout\(1 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\pynq_auto_us_df_0_fifo_generator_v13_1_4_synth__parameterized2\
     port map (
      clk => clk,
      din(1 downto 0) => din(1 downto 0),
      dout(1 downto 0) => \^dout\(1 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_r_upsizer_pktfifo is
  port (
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    din : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_cmd_push : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \s_rcnt_reg[0]_0\ : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    m_axi_arready_i : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    cmd_push_block0 : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 60 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_payload_i_reg[37]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sr_arvalid : in STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[2]\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_r_upsizer_pktfifo : entity is "axi_dwidth_converter_v2_1_12_r_upsizer_pktfifo";
end pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_r_upsizer_pktfifo;

architecture STRUCTURE of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_r_upsizer_pktfifo is
  signal M_AXI_ARVALID_i_i_1_n_0 : STD_LOGIC;
  signal M_AXI_RREADY_i_i_1_n_0 : STD_LOGIC;
  signal S_AXI_ARREADY_i_i_1_n_0 : STD_LOGIC;
  signal S_AXI_ARREADY_i_i_2_n_0 : STD_LOGIC;
  signal ar_fifo_ready : STD_LOGIC;
  signal ar_fifo_valid : STD_LOGIC;
  signal ar_pop : STD_LOGIC;
  signal buf_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \buf_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \buf_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \buf_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data6 : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal dw_fifogen_rresp_i_10_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_11_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_3_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_5_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_6_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_7_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_8_n_0 : STD_LOGIC;
  signal dw_fifogen_rresp_i_9_n_0 : STD_LOGIC;
  signal f_m_rbuf_we : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal f_m_wrap_addr_return : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal f_s_wrap_addr_return : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal first_rvalid_d1 : STD_LOGIC;
  signal first_rvalid_d1_i_1_n_0 : STD_LOGIC;
  signal \gen_ramb[15].ramb_inst_i_1_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_19_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_1_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_20_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_21_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_22_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_23_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_24_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_25_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_26_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_27_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_28_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_29_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_30_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_31_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_32_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_33_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_34_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_35_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_36_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_37_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_3_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_4_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_5_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_ramb[31].ramb_inst_i_8_n_0\ : STD_LOGIC;
  signal \^m_axi_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_arready_i\ : STD_LOGIC;
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \^m_axi_rready\ : STD_LOGIC;
  signal m_buf : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \m_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal m_cmd_empty : STD_LOGIC;
  signal m_cmd_full : STD_LOGIC;
  signal m_cmd_pop : STD_LOGIC;
  signal m_cmd_valid_i_1_n_0 : STD_LOGIC;
  signal m_cmd_valid_i_2_n_0 : STD_LOGIC;
  signal m_cmd_valid_reg_n_0 : STD_LOGIC;
  signal m_r_cmd : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \m_raddr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_2\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_3\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_5\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_6\ : STD_LOGIC;
  signal \m_raddr0_carry__0_n_7\ : STD_LOGIC;
  signal m_raddr0_carry_i_1_n_0 : STD_LOGIC;
  signal m_raddr0_carry_i_2_n_0 : STD_LOGIC;
  signal m_raddr0_carry_i_3_n_0 : STD_LOGIC;
  signal m_raddr0_carry_i_4_n_0 : STD_LOGIC;
  signal m_raddr0_carry_n_0 : STD_LOGIC;
  signal m_raddr0_carry_n_1 : STD_LOGIC;
  signal m_raddr0_carry_n_2 : STD_LOGIC;
  signal m_raddr0_carry_n_3 : STD_LOGIC;
  signal m_raddr0_carry_n_4 : STD_LOGIC;
  signal m_raddr0_carry_n_5 : STD_LOGIC;
  signal m_raddr0_carry_n_6 : STD_LOGIC;
  signal m_raddr0_carry_n_7 : STD_LOGIC;
  signal \m_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_5_n_0\ : STD_LOGIC;
  signal \m_raddr[11]_i_6_n_0\ : STD_LOGIC;
  signal \m_raddr[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[12]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr[12]_i_5_n_0\ : STD_LOGIC;
  signal \m_raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_10_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_11_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_12_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_raddr[7]_i_9_n_0\ : STD_LOGIC;
  signal \m_raddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr[8]_i_3_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_raddr[9]_i_2_n_0\ : STD_LOGIC;
  signal m_raddr_incr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \m_raddr_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \m_raddr_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \m_raddr_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_raddr_reg_n_0_[9]\ : STD_LOGIC;
  signal m_rbuf_addr : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal m_rbuf_en : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \m_rburst_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rburst_reg_n_0_[1]\ : STD_LOGIC;
  signal m_rresp_fifo_stall : STD_LOGIC;
  signal m_rresp_fifo_stall_i_1_n_0 : STD_LOGIC;
  signal m_rresp_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_rresp_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_rresp_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_rresp_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rresp_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_rsize_reg_n_0_[2]\ : STD_LOGIC;
  signal m_wrap_addr : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \m_wrap_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal m_wrap_cnt : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_wrap_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal reset_r : STD_LOGIC;
  signal rresp_fifo_empty : STD_LOGIC;
  signal rresp_fifo_full : STD_LOGIC;
  signal rresp_fifo_pop : STD_LOGIC;
  signal rresp_wrap_i_1_n_0 : STD_LOGIC;
  signal rresp_wrap_i_2_n_0 : STD_LOGIC;
  signal rresp_wrap_i_3_n_0 : STD_LOGIC;
  signal rresp_wrap_reg_n_0 : STD_LOGIC;
  signal \^s_axi_rid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_buf : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \s_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal s_buf_0 : STD_LOGIC;
  signal s_cmd_empty : STD_LOGIC;
  signal s_cmd_fifo_i_2_n_0 : STD_LOGIC;
  signal s_cmd_full : STD_LOGIC;
  signal \^s_cmd_push\ : STD_LOGIC;
  signal s_conv_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \s_conv_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_conv_len[3]_i_2_n_0\ : STD_LOGIC;
  signal s_conv_size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_id_d1 : STD_LOGIC;
  signal \s_id_d1[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_id_d2[0]_i_2_n_0\ : STD_LOGIC;
  signal s_id_reg : STD_LOGIC;
  signal s_r_cmd : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal s_raddr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \s_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[11]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_raddr[11]_i_5_n_0\ : STD_LOGIC;
  signal \s_raddr[11]_i_6_n_0\ : STD_LOGIC;
  signal \s_raddr[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_raddr[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_raddr[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_raddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \s_raddr[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \s_raddr_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \s_raddr_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \s_raddr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_raddr_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \s_raddr_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \s_raddr_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \s_raddr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_raddr_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \s_raddr_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \s_raddr_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_raddr_reg_n_0_[9]\ : STD_LOGIC;
  signal s_rbuf_en : STD_LOGIC;
  signal \s_rcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_rcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_rcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \^s_rcnt_reg[0]_0\ : STD_LOGIC;
  signal \s_rcnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_rlast : STD_LOGIC;
  signal s_rlast_d1 : STD_LOGIC;
  signal s_rlast_i_1_n_0 : STD_LOGIC;
  signal s_rlast_i_2_n_0 : STD_LOGIC;
  signal s_rlast_i_3_n_0 : STD_LOGIC;
  signal s_rlast_i_4_n_0 : STD_LOGIC;
  signal s_rlast_i_5_n_0 : STD_LOGIC;
  signal s_rresp_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_rresp_d1[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_d1[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_d2[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_d2[1]_i_1_n_0\ : STD_LOGIC;
  signal s_rresp_fifo_stall_i_1_n_0 : STD_LOGIC;
  signal s_rresp_fifo_stall_reg_n_0 : STD_LOGIC;
  signal s_rresp_first : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_rresp_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_rresp_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_rresp_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_rresp_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_rresp_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_rsize_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_rsize_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_rsize_reg_n_0_[2]\ : STD_LOGIC;
  signal s_rvalid_d1 : STD_LOGIC;
  signal s_rvalid_i_1_n_0 : STD_LOGIC;
  signal s_rvalid_i_2_n_0 : STD_LOGIC;
  signal s_rvalid_reg_n_0 : STD_LOGIC;
  signal s_wrap_addr : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \s_wrap_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal s_wrap_cnt : STD_LOGIC;
  signal \s_wrap_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_wrap_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_wrap_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_wrap_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_wrap_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal NLW_dw_fifogen_ar_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_ar_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_ar_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_ar_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_rresp_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_rresp_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_rresp_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_dw_fifogen_rresp_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_dw_fifogen_rresp_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_rresp_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_rresp_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[0].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[0].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[10].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[10].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[10].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[10].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[11].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[11].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[11].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[11].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[12].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[12].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[12].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[12].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[13].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[13].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[13].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[13].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[14].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[14].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[14].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[14].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[15].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[15].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[15].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[15].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[16].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[16].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[16].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[16].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[17].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[17].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[17].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[17].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[18].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[18].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[18].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[18].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[19].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[19].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[19].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[19].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[1].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[1].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[20].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[20].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[20].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[20].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[21].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[21].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[21].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[21].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[22].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[22].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[22].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[22].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[23].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[23].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[23].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[23].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[24].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[24].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[24].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[24].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[25].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[25].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[25].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[25].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[26].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[26].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[26].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[26].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[27].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[27].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[27].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[27].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[28].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[28].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[28].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[28].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[29].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[29].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[29].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[29].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[2].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[2].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[30].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[30].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[30].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[30].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[31].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[31].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[31].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[31].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[3].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[3].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[4].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[4].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[4].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[4].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[5].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[5].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[5].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[5].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[6].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[6].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[6].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[6].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[7].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[7].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[7].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[7].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[8].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[8].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[8].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[8].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[9].ramb_inst_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_ramb[9].ramb_inst_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_ramb[9].ramb_inst_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_ramb[9].ramb_inst_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_m_cmd_fifo_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_m_cmd_fifo_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal NLW_m_cmd_fifo_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_m_cmd_fifo_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_cmd_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_m_raddr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_raddr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_raddr_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_raddr_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_s_cmd_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_s_cmd_fifo_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_s_cmd_fifo_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_s_cmd_fifo_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_s_cmd_fifo_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_cmd_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_s_raddr_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_raddr_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_cnt[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \buf_cnt[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of cmd_push_block_i_1 : label is "soft_lutpair31";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_ar : label is 2;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_ar : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_ar : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_ar : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of dw_fifogen_ar : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_ar : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_ar : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_ar : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of dw_fifogen_ar : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_ar : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of dw_fifogen_ar : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of dw_fifogen_ar : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of dw_fifogen_ar : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of dw_fifogen_ar : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_ar : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_ar : label is 61;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_ar : label is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_ar : label is 61;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_ar : label is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_ar : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of dw_fifogen_ar : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of dw_fifogen_ar : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of dw_fifogen_ar : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_ar : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of dw_fifogen_ar : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_ar : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_ar : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_ar : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_ar : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_ar : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of dw_fifogen_ar : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of dw_fifogen_ar : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of dw_fifogen_ar : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_ar : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_ar : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of dw_fifogen_ar : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of dw_fifogen_ar : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of dw_fifogen_ar : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of dw_fifogen_ar : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of dw_fifogen_ar : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of dw_fifogen_ar : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_ar : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_ar : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_ar : label is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_ar : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_ar : label is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_ar : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_ar : label is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_ar : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of dw_fifogen_ar : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of dw_fifogen_ar : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of dw_fifogen_ar : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of dw_fifogen_ar : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_ar : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of dw_fifogen_ar : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of dw_fifogen_ar : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of dw_fifogen_ar : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of dw_fifogen_ar : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_ar : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_ar : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_ar : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_ar : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_ar : label is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_ar : label is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_ar : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_ar : label is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_ar : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_ar : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_ar : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_ar : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_ar : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_ar : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_ar : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of dw_fifogen_ar : label is 2;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of dw_fifogen_ar : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of dw_fifogen_ar : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_ar : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_ar : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of dw_fifogen_ar : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_ar : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of dw_fifogen_ar : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_ar : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_ar : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_ar : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of dw_fifogen_ar : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of dw_fifogen_ar : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of dw_fifogen_ar : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_ar : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_ar : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_ar : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of dw_fifogen_ar : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of dw_fifogen_ar : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of dw_fifogen_ar : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of dw_fifogen_ar : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of dw_fifogen_ar : label is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of dw_fifogen_ar : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_ar : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_ar : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of dw_fifogen_ar : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_ar : label is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_ar : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_ar : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_ar : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_ar : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_ar_i_21 : label is "soft_lutpair31";
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_rresp : label is 64;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_rresp : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXIS_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_rresp : label is 32;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_rresp : label is 64;
  attribute C_AXI_ID_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_rresp : label is 8;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_rresp : label is 2;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_AXI_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_rresp : label is 1;
  attribute C_COMMON_CLOCK of dw_fifogen_rresp : label is 1;
  attribute C_COUNT_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_DEFAULT_VALUE of dw_fifogen_rresp : label is "BlankString";
  attribute C_DIN_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_rresp : label is 1;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_rresp : label is 32;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_rresp : label is 64;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_rresp : label is 32;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_rresp : label is 64;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_rresp : label is 2;
  attribute C_DOUT_RST_VAL of dw_fifogen_rresp : label is "0";
  attribute C_DOUT_WIDTH of dw_fifogen_rresp : label is 4;
  attribute C_ENABLE_RLOCS of dw_fifogen_rresp : label is 0;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_rresp : label is 1;
  attribute C_EN_SAFETY_CKT of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_FAMILY of dw_fifogen_rresp : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_rresp : label is 0;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_rresp : label is 1;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_BUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_ID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_RUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_rresp : label is 0;
  attribute C_HAS_AXI_WUSER of dw_fifogen_rresp : label is 0;
  attribute C_HAS_BACKUP of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_INT_CLK of dw_fifogen_rresp : label is 0;
  attribute C_HAS_MASTER_CE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_OVERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RD_RST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_RST of dw_fifogen_rresp : label is 0;
  attribute C_HAS_SLAVE_CE of dw_fifogen_rresp : label is 0;
  attribute C_HAS_SRST of dw_fifogen_rresp : label is 1;
  attribute C_HAS_UNDERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_HAS_VALID of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_ACK of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_rresp : label is 0;
  attribute C_HAS_WR_RST of dw_fifogen_rresp : label is 0;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_rresp : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_rresp : label is 1;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_rresp : label is 0;
  attribute C_INTERFACE_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_MEMORY_TYPE of dw_fifogen_rresp : label is 2;
  attribute C_MIF_FILE_NAME of dw_fifogen_rresp : label is "BlankString";
  attribute C_MSGON_VAL of dw_fifogen_rresp : label is 1;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_rresp : label is 0;
  attribute C_OVERFLOW_LOW of dw_fifogen_rresp : label is 0;
  attribute C_POWER_SAVING_MODE of dw_fifogen_rresp : label is 0;
  attribute C_PRELOAD_LATENCY of dw_fifogen_rresp : label is 0;
  attribute C_PRELOAD_REGS of dw_fifogen_rresp : label is 1;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_rresp : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_rresp : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_rresp : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_rresp : label is 5;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_rresp : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_rresp : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_rresp : label is 30;
  attribute C_PROG_FULL_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_RACH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_RDCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_RD_DEPTH of dw_fifogen_rresp : label is 512;
  attribute C_RD_FREQ of dw_fifogen_rresp : label is 1;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_SELECT_XPM of dw_fifogen_rresp : label is 0;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_rresp : label is 3;
  attribute C_UNDERFLOW_LOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_rresp : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_rresp : label is 0;
  attribute C_USE_DOUT_RST of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_AXIS of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_RACH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_RDCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WACH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WDCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_ECC_WRCH of dw_fifogen_rresp : label is 0;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_rresp : label is 0;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_rresp : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_rresp : label is 1;
  attribute C_USE_PIPELINE_REG of dw_fifogen_rresp : label is 0;
  attribute C_VALID_LOW of dw_fifogen_rresp : label is 0;
  attribute C_WACH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WDCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WRCH_TYPE of dw_fifogen_rresp : label is 0;
  attribute C_WR_ACK_LOW of dw_fifogen_rresp : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_WR_DEPTH of dw_fifogen_rresp : label is 512;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_RACH of dw_fifogen_rresp : label is 16;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_WACH of dw_fifogen_rresp : label is 16;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_rresp : label is 1024;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_rresp : label is 16;
  attribute C_WR_FREQ of dw_fifogen_rresp : label is 1;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_rresp : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_rresp : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_rresp : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_rresp : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_rresp : label is 4;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_rresp : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_3 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_5 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of dw_fifogen_rresp_i_6 : label is "soft_lutpair19";
  attribute box_type : string;
  attribute box_type of \gen_ramb[0].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[10].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[11].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[12].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[13].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[14].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[15].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[16].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[17].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[18].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[19].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[1].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[20].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[21].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[22].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[23].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[24].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[25].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[26].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[27].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[28].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[29].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[2].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[30].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[31].ramb_inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \gen_ramb[31].ramb_inst_i_25\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_ramb[31].ramb_inst_i_26\ : label is "soft_lutpair30";
  attribute box_type of \gen_ramb[3].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[4].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[5].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[6].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[7].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[8].ramb_inst\ : label is "PRIMITIVE";
  attribute box_type of \gen_ramb[9].ramb_inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \m_buf[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_buf[2]_i_1\ : label is "soft_lutpair33";
  attribute C_ADD_NGC_CONSTRAINT of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_AXIS_TDATA_WIDTH of m_cmd_fifo : label is 64;
  attribute C_AXIS_TDEST_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TID_WIDTH of m_cmd_fifo : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TUSER_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXIS_TYPE of m_cmd_fifo : label is 0;
  attribute C_AXI_ADDR_WIDTH of m_cmd_fifo : label is 32;
  attribute C_AXI_ARUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_AWUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_BUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_DATA_WIDTH of m_cmd_fifo : label is 64;
  attribute C_AXI_ID_WIDTH of m_cmd_fifo : label is 4;
  attribute C_AXI_LEN_WIDTH of m_cmd_fifo : label is 8;
  attribute C_AXI_LOCK_WIDTH of m_cmd_fifo : label is 2;
  attribute C_AXI_RUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_AXI_TYPE of m_cmd_fifo : label is 0;
  attribute C_AXI_WUSER_WIDTH of m_cmd_fifo : label is 1;
  attribute C_COMMON_CLOCK of m_cmd_fifo : label is 1;
  attribute C_COUNT_TYPE of m_cmd_fifo : label is 0;
  attribute C_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_DEFAULT_VALUE of m_cmd_fifo : label is "BlankString";
  attribute C_DIN_WIDTH of m_cmd_fifo : label is 24;
  attribute C_DIN_WIDTH_AXIS of m_cmd_fifo : label is 1;
  attribute C_DIN_WIDTH_RACH of m_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_RDCH of m_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WACH of m_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_WDCH of m_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WRCH of m_cmd_fifo : label is 2;
  attribute C_DOUT_RST_VAL of m_cmd_fifo : label is "0";
  attribute C_DOUT_WIDTH of m_cmd_fifo : label is 24;
  attribute C_ENABLE_RLOCS of m_cmd_fifo : label is 0;
  attribute C_ENABLE_RST_SYNC of m_cmd_fifo : label is 1;
  attribute C_EN_SAFETY_CKT of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_FAMILY of m_cmd_fifo : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of m_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_EMPTY of m_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_FULL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDATA of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDEST of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TID of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TKEEP of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TLAST of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TREADY of m_cmd_fifo : label is 1;
  attribute C_HAS_AXIS_TSTRB of m_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ARUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_AWUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_BUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ID of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of m_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WUSER of m_cmd_fifo : label is 0;
  attribute C_HAS_BACKUP of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of m_cmd_fifo : label is 0;
  attribute C_HAS_INT_CLK of m_cmd_fifo : label is 0;
  attribute C_HAS_MASTER_CE of m_cmd_fifo : label is 0;
  attribute C_HAS_MEMINIT_FILE of m_cmd_fifo : label is 0;
  attribute C_HAS_OVERFLOW of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of m_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of m_cmd_fifo : label is 0;
  attribute C_HAS_RD_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_RD_RST of m_cmd_fifo : label is 0;
  attribute C_HAS_RST of m_cmd_fifo : label is 0;
  attribute C_HAS_SLAVE_CE of m_cmd_fifo : label is 0;
  attribute C_HAS_SRST of m_cmd_fifo : label is 1;
  attribute C_HAS_UNDERFLOW of m_cmd_fifo : label is 0;
  attribute C_HAS_VALID of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_ACK of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_DATA_COUNT of m_cmd_fifo : label is 0;
  attribute C_HAS_WR_RST of m_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE of m_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of m_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of m_cmd_fifo : label is 1;
  attribute C_INIT_WR_PNTR_VAL of m_cmd_fifo : label is 0;
  attribute C_INTERFACE_TYPE of m_cmd_fifo : label is 0;
  attribute C_MEMORY_TYPE of m_cmd_fifo : label is 2;
  attribute C_MIF_FILE_NAME of m_cmd_fifo : label is "BlankString";
  attribute C_MSGON_VAL of m_cmd_fifo : label is 1;
  attribute C_OPTIMIZATION_MODE of m_cmd_fifo : label is 0;
  attribute C_OVERFLOW_LOW of m_cmd_fifo : label is 0;
  attribute C_POWER_SAVING_MODE of m_cmd_fifo : label is 0;
  attribute C_PRELOAD_LATENCY of m_cmd_fifo : label is 0;
  attribute C_PRELOAD_REGS of m_cmd_fifo : label is 1;
  attribute C_PRIM_FIFO_TYPE of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of m_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of m_cmd_fifo : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of m_cmd_fifo : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of m_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of m_cmd_fifo : label is 5;
  attribute C_PROG_EMPTY_TYPE of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of m_cmd_fifo : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of m_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of m_cmd_fifo : label is 30;
  attribute C_PROG_FULL_TYPE of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of m_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of m_cmd_fifo : label is 0;
  attribute C_RACH_TYPE of m_cmd_fifo : label is 0;
  attribute C_RDCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_RD_DEPTH of m_cmd_fifo : label is 32;
  attribute C_RD_FREQ of m_cmd_fifo : label is 1;
  attribute C_RD_PNTR_WIDTH of m_cmd_fifo : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RACH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WACH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of m_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of m_cmd_fifo : label is 0;
  attribute C_SELECT_XPM of m_cmd_fifo : label is 0;
  attribute C_SYNCHRONIZER_STAGE of m_cmd_fifo : label is 3;
  attribute C_UNDERFLOW_LOW of m_cmd_fifo : label is 0;
  attribute C_USE_COMMON_OVERFLOW of m_cmd_fifo : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of m_cmd_fifo : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of m_cmd_fifo : label is 0;
  attribute C_USE_DOUT_RST of m_cmd_fifo : label is 0;
  attribute C_USE_ECC of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_AXIS of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_RACH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_RDCH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WACH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WDCH of m_cmd_fifo : label is 0;
  attribute C_USE_ECC_WRCH of m_cmd_fifo : label is 0;
  attribute C_USE_EMBEDDED_REG of m_cmd_fifo : label is 0;
  attribute C_USE_FIFO16_FLAGS of m_cmd_fifo : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of m_cmd_fifo : label is 1;
  attribute C_USE_PIPELINE_REG of m_cmd_fifo : label is 0;
  attribute C_VALID_LOW of m_cmd_fifo : label is 0;
  attribute C_WACH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WDCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WRCH_TYPE of m_cmd_fifo : label is 0;
  attribute C_WR_ACK_LOW of m_cmd_fifo : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of m_cmd_fifo : label is 5;
  attribute C_WR_DEPTH of m_cmd_fifo : label is 32;
  attribute C_WR_DEPTH_AXIS of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_RACH of m_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_RDCH of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WACH of m_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_WDCH of m_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WRCH of m_cmd_fifo : label is 16;
  attribute C_WR_FREQ of m_cmd_fifo : label is 1;
  attribute C_WR_PNTR_WIDTH of m_cmd_fifo : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of m_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of m_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of m_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of m_cmd_fifo : label is 4;
  attribute C_WR_RESPONSE_LATENCY of m_cmd_fifo : label is 1;
  attribute SOFT_HLUTNM of m_rresp_fifo_stall_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_wrap_addr[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_wrap_addr[3]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_wrap_addr[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_wrap_addr[4]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_buf[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_buf[2]_i_1\ : label is "soft_lutpair34";
  attribute C_ADD_NGC_CONSTRAINT of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_AXIS_TDATA_WIDTH of s_cmd_fifo : label is 64;
  attribute C_AXIS_TDEST_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TID_WIDTH of s_cmd_fifo : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TUSER_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXIS_TYPE of s_cmd_fifo : label is 0;
  attribute C_AXI_ADDR_WIDTH of s_cmd_fifo : label is 32;
  attribute C_AXI_ARUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_AWUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_BUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_DATA_WIDTH of s_cmd_fifo : label is 64;
  attribute C_AXI_ID_WIDTH of s_cmd_fifo : label is 4;
  attribute C_AXI_LEN_WIDTH of s_cmd_fifo : label is 8;
  attribute C_AXI_LOCK_WIDTH of s_cmd_fifo : label is 2;
  attribute C_AXI_RUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_AXI_TYPE of s_cmd_fifo : label is 0;
  attribute C_AXI_WUSER_WIDTH of s_cmd_fifo : label is 1;
  attribute C_COMMON_CLOCK of s_cmd_fifo : label is 1;
  attribute C_COUNT_TYPE of s_cmd_fifo : label is 0;
  attribute C_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_DEFAULT_VALUE of s_cmd_fifo : label is "BlankString";
  attribute C_DIN_WIDTH of s_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_AXIS of s_cmd_fifo : label is 1;
  attribute C_DIN_WIDTH_RACH of s_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_RDCH of s_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WACH of s_cmd_fifo : label is 32;
  attribute C_DIN_WIDTH_WDCH of s_cmd_fifo : label is 64;
  attribute C_DIN_WIDTH_WRCH of s_cmd_fifo : label is 2;
  attribute C_DOUT_RST_VAL of s_cmd_fifo : label is "0";
  attribute C_DOUT_WIDTH of s_cmd_fifo : label is 32;
  attribute C_ENABLE_RLOCS of s_cmd_fifo : label is 0;
  attribute C_ENABLE_RST_SYNC of s_cmd_fifo : label is 1;
  attribute C_EN_SAFETY_CKT of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_FAMILY of s_cmd_fifo : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of s_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_EMPTY of s_cmd_fifo : label is 0;
  attribute C_HAS_ALMOST_FULL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDATA of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TDEST of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TID of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TKEEP of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TLAST of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TREADY of s_cmd_fifo : label is 1;
  attribute C_HAS_AXIS_TSTRB of s_cmd_fifo : label is 0;
  attribute C_HAS_AXIS_TUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ARUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_AWUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_BUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_ID of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_RUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of s_cmd_fifo : label is 0;
  attribute C_HAS_AXI_WUSER of s_cmd_fifo : label is 0;
  attribute C_HAS_BACKUP of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of s_cmd_fifo : label is 0;
  attribute C_HAS_INT_CLK of s_cmd_fifo : label is 0;
  attribute C_HAS_MASTER_CE of s_cmd_fifo : label is 0;
  attribute C_HAS_MEMINIT_FILE of s_cmd_fifo : label is 0;
  attribute C_HAS_OVERFLOW of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of s_cmd_fifo : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of s_cmd_fifo : label is 0;
  attribute C_HAS_RD_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_RD_RST of s_cmd_fifo : label is 0;
  attribute C_HAS_RST of s_cmd_fifo : label is 0;
  attribute C_HAS_SLAVE_CE of s_cmd_fifo : label is 0;
  attribute C_HAS_SRST of s_cmd_fifo : label is 1;
  attribute C_HAS_UNDERFLOW of s_cmd_fifo : label is 0;
  attribute C_HAS_VALID of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_ACK of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_DATA_COUNT of s_cmd_fifo : label is 0;
  attribute C_HAS_WR_RST of s_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE of s_cmd_fifo : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of s_cmd_fifo : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of s_cmd_fifo : label is 1;
  attribute C_INIT_WR_PNTR_VAL of s_cmd_fifo : label is 0;
  attribute C_INTERFACE_TYPE of s_cmd_fifo : label is 0;
  attribute C_MEMORY_TYPE of s_cmd_fifo : label is 2;
  attribute C_MIF_FILE_NAME of s_cmd_fifo : label is "BlankString";
  attribute C_MSGON_VAL of s_cmd_fifo : label is 1;
  attribute C_OPTIMIZATION_MODE of s_cmd_fifo : label is 0;
  attribute C_OVERFLOW_LOW of s_cmd_fifo : label is 0;
  attribute C_POWER_SAVING_MODE of s_cmd_fifo : label is 0;
  attribute C_PRELOAD_LATENCY of s_cmd_fifo : label is 0;
  attribute C_PRELOAD_REGS of s_cmd_fifo : label is 1;
  attribute C_PRIM_FIFO_TYPE of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of s_cmd_fifo : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of s_cmd_fifo : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of s_cmd_fifo : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of s_cmd_fifo : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of s_cmd_fifo : label is 5;
  attribute C_PROG_EMPTY_TYPE of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of s_cmd_fifo : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of s_cmd_fifo : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of s_cmd_fifo : label is 30;
  attribute C_PROG_FULL_TYPE of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of s_cmd_fifo : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of s_cmd_fifo : label is 0;
  attribute C_RACH_TYPE of s_cmd_fifo : label is 0;
  attribute C_RDCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_RD_DEPTH of s_cmd_fifo : label is 32;
  attribute C_RD_FREQ of s_cmd_fifo : label is 1;
  attribute C_RD_PNTR_WIDTH of s_cmd_fifo : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RACH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WACH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of s_cmd_fifo : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of s_cmd_fifo : label is 0;
  attribute C_SELECT_XPM of s_cmd_fifo : label is 0;
  attribute C_SYNCHRONIZER_STAGE of s_cmd_fifo : label is 3;
  attribute C_UNDERFLOW_LOW of s_cmd_fifo : label is 0;
  attribute C_USE_COMMON_OVERFLOW of s_cmd_fifo : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of s_cmd_fifo : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of s_cmd_fifo : label is 0;
  attribute C_USE_DOUT_RST of s_cmd_fifo : label is 0;
  attribute C_USE_ECC of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_AXIS of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_RACH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_RDCH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WACH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WDCH of s_cmd_fifo : label is 0;
  attribute C_USE_ECC_WRCH of s_cmd_fifo : label is 0;
  attribute C_USE_EMBEDDED_REG of s_cmd_fifo : label is 0;
  attribute C_USE_FIFO16_FLAGS of s_cmd_fifo : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of s_cmd_fifo : label is 1;
  attribute C_USE_PIPELINE_REG of s_cmd_fifo : label is 0;
  attribute C_VALID_LOW of s_cmd_fifo : label is 0;
  attribute C_WACH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WDCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WRCH_TYPE of s_cmd_fifo : label is 0;
  attribute C_WR_ACK_LOW of s_cmd_fifo : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of s_cmd_fifo : label is 5;
  attribute C_WR_DEPTH of s_cmd_fifo : label is 32;
  attribute C_WR_DEPTH_AXIS of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_RACH of s_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_RDCH of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WACH of s_cmd_fifo : label is 16;
  attribute C_WR_DEPTH_WDCH of s_cmd_fifo : label is 1024;
  attribute C_WR_DEPTH_WRCH of s_cmd_fifo : label is 16;
  attribute C_WR_FREQ of s_cmd_fifo : label is 1;
  attribute C_WR_PNTR_WIDTH of s_cmd_fifo : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of s_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of s_cmd_fifo : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of s_cmd_fifo : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of s_cmd_fifo : label is 4;
  attribute C_WR_RESPONSE_LATENCY of s_cmd_fifo : label is 1;
  attribute SOFT_HLUTNM of \s_raddr[0]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_raddr[1]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_raddr[4]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_raddr[5]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_rcnt[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_rcnt[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of s_rlast_i_4 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_rresp_d2[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_rresp_reg[1]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_wrap_addr[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_wrap_addr[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_wrap_addr[3]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_wrap_addr[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_wrap_addr[6]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_wrap_cnt[1]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_wrap_cnt[3]_i_3\ : label is "soft_lutpair20";
begin
  din(12 downto 0) <= \^din\(12 downto 0);
  m_axi_araddr(31 downto 0) <= \^m_axi_araddr\(31 downto 0);
  m_axi_arready_i <= \^m_axi_arready_i\;
  m_axi_arvalid <= \^m_axi_arvalid\;
  m_axi_rready <= \^m_axi_rready\;
  s_axi_rid(0) <= \^s_axi_rid\(0);
  s_axi_rresp(1 downto 0) <= \^s_axi_rresp\(1 downto 0);
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_cmd_push <= \^s_cmd_push\;
  \s_rcnt_reg[0]_0\ <= \^s_rcnt_reg[0]_0\;
M_AXI_ARVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => ar_fifo_valid,
      I1 => m_cmd_full,
      I2 => \out\,
      I3 => \^m_axi_arvalid\,
      I4 => m_axi_arready,
      O => M_AXI_ARVALID_i_i_1_n_0
    );
M_AXI_ARVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => M_AXI_ARVALID_i_i_1_n_0,
      Q => \^m_axi_arvalid\,
      R => '0'
    );
M_AXI_RREADY_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557755FF00F300F3"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => m_cmd_empty,
      I2 => m_cmd_valid_reg_n_0,
      I3 => rresp_fifo_full,
      I4 => m_axi_rlast,
      I5 => \^m_axi_rready\,
      O => M_AXI_RREADY_i_i_1_n_0
    );
M_AXI_RREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => M_AXI_RREADY_i_i_1_n_0,
      Q => \^m_axi_rready\,
      R => \^s_rcnt_reg[0]_0\
    );
S_AXI_ARREADY_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_ARREADY_i_i_2_n_0,
      I1 => \out\,
      I2 => \^s_cmd_push\,
      O => S_AXI_ARREADY_i_i_1_n_0
    );
S_AXI_ARREADY_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04444444"
    )
        port map (
      I0 => s_cmd_full,
      I1 => ar_fifo_ready,
      I2 => buf_cnt(2),
      I3 => buf_cnt(0),
      I4 => buf_cnt(1),
      I5 => \^m_axi_arready_i\,
      O => S_AXI_ARREADY_i_i_2_n_0
    );
S_AXI_ARREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => S_AXI_ARREADY_i_i_1_n_0,
      Q => \^m_axi_arready_i\,
      R => '0'
    );
\buf_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996662"
    )
        port map (
      I0 => \^s_cmd_push\,
      I1 => s_buf_0,
      I2 => buf_cnt(2),
      I3 => buf_cnt(1),
      I4 => buf_cnt(0),
      O => \buf_cnt[0]_i_1_n_0\
    );
\buf_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6698AA"
    )
        port map (
      I0 => buf_cnt(1),
      I1 => buf_cnt(0),
      I2 => buf_cnt(2),
      I3 => s_buf_0,
      I4 => \^s_cmd_push\,
      O => \buf_cnt[1]_i_1_n_0\
    );
\buf_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F078E0F0"
    )
        port map (
      I0 => buf_cnt(1),
      I1 => buf_cnt(0),
      I2 => buf_cnt(2),
      I3 => s_buf_0,
      I4 => \^s_cmd_push\,
      O => \buf_cnt[2]_i_1_n_0\
    );
\buf_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \buf_cnt[0]_i_1_n_0\,
      Q => buf_cnt(0),
      R => \^s_rcnt_reg[0]_0\
    );
\buf_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \buf_cnt[1]_i_1_n_0\,
      Q => buf_cnt(1),
      R => \^s_rcnt_reg[0]_0\
    );
\buf_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \buf_cnt[2]_i_1_n_0\,
      Q => buf_cnt(2),
      R => \^s_rcnt_reg[0]_0\
    );
cmd_push_block_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^m_axi_arready_i\,
      I1 => sr_arvalid,
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg[2]\,
      O => cmd_push_block0
    );
dw_fifogen_ar: entity work.pynq_auto_us_df_0_fifo_generator_v13_1_4
     port map (
      almost_empty => NLW_dw_fifogen_ar_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_ar_almost_full_UNCONNECTED,
      axi_ar_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_data_count_UNCONNECTED(5 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_ar_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_ar_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_ar_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(4 downto 0) => B"00000",
      axi_ar_prog_full => NLW_dw_fifogen_ar_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(4 downto 0) => B"00000",
      axi_ar_rd_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_rd_data_count_UNCONNECTED(5 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_ar_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_ar_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(5 downto 0) => NLW_dw_fifogen_ar_axi_ar_wr_data_count_UNCONNECTED(5 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_ar_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_ar_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_ar_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_dw_fifogen_ar_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_ar_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_ar_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_ar_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_ar_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_ar_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_ar_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_ar_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_ar_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_ar_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_ar_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_ar_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_ar_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_ar_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_ar_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_ar_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_ar_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_ar_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_ar_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_ar_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_ar_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_ar_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_ar_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_ar_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_ar_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_ar_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_ar_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_ar_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_ar_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_dw_fifogen_ar_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_dw_fifogen_ar_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_dw_fifogen_ar_dout_UNCONNECTED(17 downto 0),
      empty => NLW_dw_fifogen_ar_empty_UNCONNECTED,
      full => NLW_dw_fifogen_ar_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => \^m_axi_araddr\(31 downto 0),
      m_axi_arburst(1 downto 0) => \^din\(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => NLW_dw_fifogen_ar_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => \^din\(12 downto 5),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => ar_pop,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => \^din\(4 downto 2),
      m_axi_aruser(0) => NLW_dw_fifogen_ar_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => ar_fifo_valid,
      m_axi_awaddr(31 downto 0) => NLW_dw_fifogen_ar_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_dw_fifogen_ar_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_dw_fifogen_ar_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_dw_fifogen_ar_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_dw_fifogen_ar_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_dw_fifogen_ar_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_dw_fifogen_ar_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_dw_fifogen_ar_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_dw_fifogen_ar_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_dw_fifogen_ar_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_dw_fifogen_ar_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_ar_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_dw_fifogen_ar_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wid(0) => NLW_dw_fifogen_ar_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_dw_fifogen_ar_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_dw_fifogen_ar_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_ar_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_ar_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_ar_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_ar_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_ar_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_ar_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_ar_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_ar_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_ar_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_dw_fifogen_ar_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_dw_fifogen_ar_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_ar_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => CLK,
      s_aclk_en => '0',
      s_aresetn => \out\,
      s_axi_araddr(31 downto 7) => Q(31 downto 7),
      s_axi_araddr(6 downto 0) => s_axi_araddr(6 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => Q(43 downto 40),
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => Q(52),
      s_axi_arprot(2 downto 0) => Q(34 downto 32),
      s_axi_arqos(3 downto 0) => Q(56 downto 53),
      s_axi_arready => ar_fifo_ready,
      s_axi_arregion(3 downto 0) => Q(60 downto 57),
      s_axi_arsize(2 downto 0) => \m_payload_i_reg[37]\(2 downto 0),
      s_axi_aruser(0) => '0',
      s_axi_arvalid => \^s_cmd_push\,
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_dw_fifogen_ar_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_dw_fifogen_ar_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_ar_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_ar_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_ar_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_dw_fifogen_ar_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(0) => NLW_dw_fifogen_ar_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_dw_fifogen_ar_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_ar_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_ar_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_ar_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_ar_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_ar_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_ar_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_dw_fifogen_ar_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_ar_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_ar_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_dw_fifogen_ar_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_ar_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_ar_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axi_arready_i\,
      I1 => sr_arvalid,
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg[2]\,
      O => \^s_cmd_push\
    );
dw_fifogen_ar_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_arvalid\,
      I1 => m_axi_arready,
      O => ar_pop
    );
dw_fifogen_rresp: entity work.\pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized2\
     port map (
      almost_empty => NLW_dw_fifogen_rresp_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_rresp_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_rresp_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_rresp_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_rresp_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_dw_fifogen_rresp_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_rresp_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_rresp_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_rresp_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_rresp_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_rresp_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_dw_fifogen_rresp_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_rresp_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_rresp_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_rresp_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_rresp_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_rresp_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_rresp_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_rresp_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_rresp_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_rresp_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_rresp_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_rresp_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_rresp_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_rresp_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_rresp_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_rresp_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_rresp_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_rresp_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_rresp_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_rresp_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_rresp_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_rresp_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_rresp_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_rresp_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_rresp_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_rresp_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_rresp_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_rresp_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_rresp_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => CLK,
      data_count(8 downto 0) => NLW_dw_fifogen_rresp_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_dw_fifogen_rresp_dbiterr_UNCONNECTED,
      din(3 downto 2) => B"00",
      din(1 downto 0) => m_rresp_i(1 downto 0),
      dout(3 downto 2) => NLW_dw_fifogen_rresp_dout_UNCONNECTED(3 downto 2),
      dout(1 downto 0) => s_rresp_i(1 downto 0),
      empty => rresp_fifo_empty,
      full => rresp_fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_dw_fifogen_rresp_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_dw_fifogen_rresp_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_dw_fifogen_rresp_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_dw_fifogen_rresp_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_dw_fifogen_rresp_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_dw_fifogen_rresp_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_dw_fifogen_rresp_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_dw_fifogen_rresp_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_dw_fifogen_rresp_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_rresp_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_dw_fifogen_rresp_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_dw_fifogen_rresp_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_dw_fifogen_rresp_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_dw_fifogen_rresp_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_rresp_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_rresp_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_rresp_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_rresp_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_rresp_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_rresp_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_rresp_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_rresp_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_rresp_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_dw_fifogen_rresp_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(8 downto 0) => NLW_dw_fifogen_rresp_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rresp_fifo_pop,
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_rresp_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_dw_fifogen_rresp_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_dw_fifogen_rresp_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_dw_fifogen_rresp_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_rresp_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_rresp_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_rresp_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_dw_fifogen_rresp_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_dw_fifogen_rresp_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_dw_fifogen_rresp_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_rresp_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_rresp_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_rresp_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_rresp_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_rresp_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_rresp_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => reset_r,
      underflow => NLW_dw_fifogen_rresp_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_rresp_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_rresp_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(8 downto 0) => NLW_dw_fifogen_rresp_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => dw_fifogen_rresp_i_3_n_0,
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_rresp_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_rresp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_rresp_reg_reg_n_0_[1]\,
      I1 => m_rresp_fifo_stall,
      I2 => m_axi_rresp(1),
      O => m_rresp_i(1)
    );
dw_fifogen_rresp_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFFFFFFFFF"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[0]\,
      I1 => \s_rsize_reg_n_0_[1]\,
      I2 => \s_raddr_reg_n_0_[2]\,
      I3 => \s_rsize_reg_n_0_[0]\,
      I4 => \s_raddr_reg_n_0_[3]\,
      I5 => \s_raddr_reg_n_0_[5]\,
      O => dw_fifogen_rresp_i_10_n_0
    );
dw_fifogen_rresp_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => burst(1),
      I1 => burst(0),
      I2 => s_conv_size(2),
      O => dw_fifogen_rresp_i_11_n_0
    );
dw_fifogen_rresp_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_rresp_reg_reg_n_0_[0]\,
      I1 => m_rresp_fifo_stall,
      I2 => m_axi_rresp(0),
      O => m_rresp_i(0)
    );
dw_fifogen_rresp_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => rresp_fifo_full,
      I1 => \^m_axi_rready\,
      I2 => m_axi_rvalid,
      I3 => m_rresp_fifo_stall,
      O => dw_fifogen_rresp_i_3_n_0
    );
dw_fifogen_rresp_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888A888AA8AA"
    )
        port map (
      I0 => dw_fifogen_rresp_i_5_n_0,
      I1 => s_rresp_fifo_stall_reg_n_0,
      I2 => dw_fifogen_rresp_i_6_n_0,
      I3 => s_cmd_empty,
      I4 => dw_fifogen_rresp_i_7_n_0,
      I5 => rresp_wrap_reg_n_0,
      O => rresp_fifo_pop
    );
dw_fifogen_rresp_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => rresp_fifo_empty,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      I3 => s_rvalid_reg_n_0,
      O => dw_fifogen_rresp_i_5_n_0
    );
dw_fifogen_rresp_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_rcnt[6]_i_2_n_0\,
      I1 => \s_rcnt_reg__0\(6),
      I2 => \s_rcnt_reg__0\(7),
      I3 => \s_rcnt_reg__0\(4),
      I4 => \s_rcnt_reg__0\(5),
      O => dw_fifogen_rresp_i_6_n_0
    );
dw_fifogen_rresp_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAFB"
    )
        port map (
      I0 => dw_fifogen_rresp_i_8_n_0,
      I1 => dw_fifogen_rresp_i_9_n_0,
      I2 => dw_fifogen_rresp_i_10_n_0,
      I3 => \s_rsize_reg_n_0_[2]\,
      I4 => dw_fifogen_rresp_i_11_n_0,
      I5 => \gen_ramb[31].ramb_inst_i_22_n_0\,
      O => dw_fifogen_rresp_i_7_n_0
    );
dw_fifogen_rresp_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050705FFFFFFFFFF"
    )
        port map (
      I0 => \s_rsize_reg_n_0_[2]\,
      I1 => \s_rsize_reg_n_0_[0]\,
      I2 => \s_raddr_reg_n_0_[4]\,
      I3 => \s_rsize_reg_n_0_[1]\,
      I4 => \s_raddr_reg_n_0_[5]\,
      I5 => data6,
      O => dw_fifogen_rresp_i_8_n_0
    );
dw_fifogen_rresp_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \s_rsize_reg_n_0_[1]\,
      I1 => \s_raddr_reg_n_0_[1]\,
      I2 => \s_raddr_reg_n_0_[2]\,
      O => dw_fifogen_rresp_i_9_n_0
    );
first_rvalid_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      I2 => s_rvalid_reg_n_0,
      I3 => first_rvalid_d1,
      O => first_rvalid_d1_i_1_n_0
    );
first_rvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => first_rvalid_d1_i_1_n_0,
      Q => first_rvalid_d1,
      R => \^s_rcnt_reg[0]_0\
    );
\gen_no_clk_conv.reset_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^s_rcnt_reg[0]_0\,
      Q => reset_r,
      R => '0'
    );
\gen_ramb[0].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(480),
      DIADI(14) => m_axi_rdata(448),
      DIADI(13) => m_axi_rdata(416),
      DIADI(12) => m_axi_rdata(384),
      DIADI(11) => m_axi_rdata(352),
      DIADI(10) => m_axi_rdata(320),
      DIADI(9) => m_axi_rdata(288),
      DIADI(8) => m_axi_rdata(256),
      DIADI(7) => m_axi_rdata(224),
      DIADI(6) => m_axi_rdata(192),
      DIADI(5) => m_axi_rdata(160),
      DIADI(4) => m_axi_rdata(128),
      DIADI(3) => m_axi_rdata(96),
      DIADI(2) => m_axi_rdata(64),
      DIADI(1) => m_axi_rdata(32),
      DIADI(0) => m_axi_rdata(0),
      DIBDI(15) => m_axi_rdata(992),
      DIBDI(14) => m_axi_rdata(960),
      DIBDI(13) => m_axi_rdata(928),
      DIBDI(12) => m_axi_rdata(896),
      DIBDI(11) => m_axi_rdata(864),
      DIBDI(10) => m_axi_rdata(832),
      DIBDI(9) => m_axi_rdata(800),
      DIBDI(8) => m_axi_rdata(768),
      DIBDI(7) => m_axi_rdata(736),
      DIBDI(6) => m_axi_rdata(704),
      DIBDI(5) => m_axi_rdata(672),
      DIBDI(4) => m_axi_rdata(640),
      DIBDI(3) => m_axi_rdata(608),
      DIBDI(2) => m_axi_rdata(576),
      DIBDI(1) => m_axi_rdata(544),
      DIBDI(0) => m_axi_rdata(512),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[0].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(32),
      DOADO(0) => s_axi_rdata(0),
      DOBDO(15 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[0].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[10].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(490),
      DIADI(14) => m_axi_rdata(458),
      DIADI(13) => m_axi_rdata(426),
      DIADI(12) => m_axi_rdata(394),
      DIADI(11) => m_axi_rdata(362),
      DIADI(10) => m_axi_rdata(330),
      DIADI(9) => m_axi_rdata(298),
      DIADI(8) => m_axi_rdata(266),
      DIADI(7) => m_axi_rdata(234),
      DIADI(6) => m_axi_rdata(202),
      DIADI(5) => m_axi_rdata(170),
      DIADI(4) => m_axi_rdata(138),
      DIADI(3) => m_axi_rdata(106),
      DIADI(2) => m_axi_rdata(74),
      DIADI(1) => m_axi_rdata(42),
      DIADI(0) => m_axi_rdata(10),
      DIBDI(15) => m_axi_rdata(1002),
      DIBDI(14) => m_axi_rdata(970),
      DIBDI(13) => m_axi_rdata(938),
      DIBDI(12) => m_axi_rdata(906),
      DIBDI(11) => m_axi_rdata(874),
      DIBDI(10) => m_axi_rdata(842),
      DIBDI(9) => m_axi_rdata(810),
      DIBDI(8) => m_axi_rdata(778),
      DIBDI(7) => m_axi_rdata(746),
      DIBDI(6) => m_axi_rdata(714),
      DIBDI(5) => m_axi_rdata(682),
      DIBDI(4) => m_axi_rdata(650),
      DIBDI(3) => m_axi_rdata(618),
      DIBDI(2) => m_axi_rdata(586),
      DIBDI(1) => m_axi_rdata(554),
      DIBDI(0) => m_axi_rdata(522),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[10].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(42),
      DOADO(0) => s_axi_rdata(10),
      DOBDO(15 downto 0) => \NLW_gen_ramb[10].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[10].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[10].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[11].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(491),
      DIADI(14) => m_axi_rdata(459),
      DIADI(13) => m_axi_rdata(427),
      DIADI(12) => m_axi_rdata(395),
      DIADI(11) => m_axi_rdata(363),
      DIADI(10) => m_axi_rdata(331),
      DIADI(9) => m_axi_rdata(299),
      DIADI(8) => m_axi_rdata(267),
      DIADI(7) => m_axi_rdata(235),
      DIADI(6) => m_axi_rdata(203),
      DIADI(5) => m_axi_rdata(171),
      DIADI(4) => m_axi_rdata(139),
      DIADI(3) => m_axi_rdata(107),
      DIADI(2) => m_axi_rdata(75),
      DIADI(1) => m_axi_rdata(43),
      DIADI(0) => m_axi_rdata(11),
      DIBDI(15) => m_axi_rdata(1003),
      DIBDI(14) => m_axi_rdata(971),
      DIBDI(13) => m_axi_rdata(939),
      DIBDI(12) => m_axi_rdata(907),
      DIBDI(11) => m_axi_rdata(875),
      DIBDI(10) => m_axi_rdata(843),
      DIBDI(9) => m_axi_rdata(811),
      DIBDI(8) => m_axi_rdata(779),
      DIBDI(7) => m_axi_rdata(747),
      DIBDI(6) => m_axi_rdata(715),
      DIBDI(5) => m_axi_rdata(683),
      DIBDI(4) => m_axi_rdata(651),
      DIBDI(3) => m_axi_rdata(619),
      DIBDI(2) => m_axi_rdata(587),
      DIBDI(1) => m_axi_rdata(555),
      DIBDI(0) => m_axi_rdata(523),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[11].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(43),
      DOADO(0) => s_axi_rdata(11),
      DOBDO(15 downto 0) => \NLW_gen_ramb[11].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[11].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[11].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[12].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(492),
      DIADI(14) => m_axi_rdata(460),
      DIADI(13) => m_axi_rdata(428),
      DIADI(12) => m_axi_rdata(396),
      DIADI(11) => m_axi_rdata(364),
      DIADI(10) => m_axi_rdata(332),
      DIADI(9) => m_axi_rdata(300),
      DIADI(8) => m_axi_rdata(268),
      DIADI(7) => m_axi_rdata(236),
      DIADI(6) => m_axi_rdata(204),
      DIADI(5) => m_axi_rdata(172),
      DIADI(4) => m_axi_rdata(140),
      DIADI(3) => m_axi_rdata(108),
      DIADI(2) => m_axi_rdata(76),
      DIADI(1) => m_axi_rdata(44),
      DIADI(0) => m_axi_rdata(12),
      DIBDI(15) => m_axi_rdata(1004),
      DIBDI(14) => m_axi_rdata(972),
      DIBDI(13) => m_axi_rdata(940),
      DIBDI(12) => m_axi_rdata(908),
      DIBDI(11) => m_axi_rdata(876),
      DIBDI(10) => m_axi_rdata(844),
      DIBDI(9) => m_axi_rdata(812),
      DIBDI(8) => m_axi_rdata(780),
      DIBDI(7) => m_axi_rdata(748),
      DIBDI(6) => m_axi_rdata(716),
      DIBDI(5) => m_axi_rdata(684),
      DIBDI(4) => m_axi_rdata(652),
      DIBDI(3) => m_axi_rdata(620),
      DIBDI(2) => m_axi_rdata(588),
      DIBDI(1) => m_axi_rdata(556),
      DIBDI(0) => m_axi_rdata(524),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[12].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(44),
      DOADO(0) => s_axi_rdata(12),
      DOBDO(15 downto 0) => \NLW_gen_ramb[12].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[12].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[12].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[13].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(493),
      DIADI(14) => m_axi_rdata(461),
      DIADI(13) => m_axi_rdata(429),
      DIADI(12) => m_axi_rdata(397),
      DIADI(11) => m_axi_rdata(365),
      DIADI(10) => m_axi_rdata(333),
      DIADI(9) => m_axi_rdata(301),
      DIADI(8) => m_axi_rdata(269),
      DIADI(7) => m_axi_rdata(237),
      DIADI(6) => m_axi_rdata(205),
      DIADI(5) => m_axi_rdata(173),
      DIADI(4) => m_axi_rdata(141),
      DIADI(3) => m_axi_rdata(109),
      DIADI(2) => m_axi_rdata(77),
      DIADI(1) => m_axi_rdata(45),
      DIADI(0) => m_axi_rdata(13),
      DIBDI(15) => m_axi_rdata(1005),
      DIBDI(14) => m_axi_rdata(973),
      DIBDI(13) => m_axi_rdata(941),
      DIBDI(12) => m_axi_rdata(909),
      DIBDI(11) => m_axi_rdata(877),
      DIBDI(10) => m_axi_rdata(845),
      DIBDI(9) => m_axi_rdata(813),
      DIBDI(8) => m_axi_rdata(781),
      DIBDI(7) => m_axi_rdata(749),
      DIBDI(6) => m_axi_rdata(717),
      DIBDI(5) => m_axi_rdata(685),
      DIBDI(4) => m_axi_rdata(653),
      DIBDI(3) => m_axi_rdata(621),
      DIBDI(2) => m_axi_rdata(589),
      DIBDI(1) => m_axi_rdata(557),
      DIBDI(0) => m_axi_rdata(525),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[13].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(45),
      DOADO(0) => s_axi_rdata(13),
      DOBDO(15 downto 0) => \NLW_gen_ramb[13].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[13].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[13].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[14].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(494),
      DIADI(14) => m_axi_rdata(462),
      DIADI(13) => m_axi_rdata(430),
      DIADI(12) => m_axi_rdata(398),
      DIADI(11) => m_axi_rdata(366),
      DIADI(10) => m_axi_rdata(334),
      DIADI(9) => m_axi_rdata(302),
      DIADI(8) => m_axi_rdata(270),
      DIADI(7) => m_axi_rdata(238),
      DIADI(6) => m_axi_rdata(206),
      DIADI(5) => m_axi_rdata(174),
      DIADI(4) => m_axi_rdata(142),
      DIADI(3) => m_axi_rdata(110),
      DIADI(2) => m_axi_rdata(78),
      DIADI(1) => m_axi_rdata(46),
      DIADI(0) => m_axi_rdata(14),
      DIBDI(15) => m_axi_rdata(1006),
      DIBDI(14) => m_axi_rdata(974),
      DIBDI(13) => m_axi_rdata(942),
      DIBDI(12) => m_axi_rdata(910),
      DIBDI(11) => m_axi_rdata(878),
      DIBDI(10) => m_axi_rdata(846),
      DIBDI(9) => m_axi_rdata(814),
      DIBDI(8) => m_axi_rdata(782),
      DIBDI(7) => m_axi_rdata(750),
      DIBDI(6) => m_axi_rdata(718),
      DIBDI(5) => m_axi_rdata(686),
      DIBDI(4) => m_axi_rdata(654),
      DIBDI(3) => m_axi_rdata(622),
      DIBDI(2) => m_axi_rdata(590),
      DIBDI(1) => m_axi_rdata(558),
      DIBDI(0) => m_axi_rdata(526),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[14].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(46),
      DOADO(0) => s_axi_rdata(14),
      DOBDO(15 downto 0) => \NLW_gen_ramb[14].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[14].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[14].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[15].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(495),
      DIADI(14) => m_axi_rdata(463),
      DIADI(13) => m_axi_rdata(431),
      DIADI(12) => m_axi_rdata(399),
      DIADI(11) => m_axi_rdata(367),
      DIADI(10) => m_axi_rdata(335),
      DIADI(9) => m_axi_rdata(303),
      DIADI(8) => m_axi_rdata(271),
      DIADI(7) => m_axi_rdata(239),
      DIADI(6) => m_axi_rdata(207),
      DIADI(5) => m_axi_rdata(175),
      DIADI(4) => m_axi_rdata(143),
      DIADI(3) => m_axi_rdata(111),
      DIADI(2) => m_axi_rdata(79),
      DIADI(1) => m_axi_rdata(47),
      DIADI(0) => m_axi_rdata(15),
      DIBDI(15) => m_axi_rdata(1007),
      DIBDI(14) => m_axi_rdata(975),
      DIBDI(13) => m_axi_rdata(943),
      DIBDI(12) => m_axi_rdata(911),
      DIBDI(11) => m_axi_rdata(879),
      DIBDI(10) => m_axi_rdata(847),
      DIBDI(9) => m_axi_rdata(815),
      DIBDI(8) => m_axi_rdata(783),
      DIBDI(7) => m_axi_rdata(751),
      DIBDI(6) => m_axi_rdata(719),
      DIBDI(5) => m_axi_rdata(687),
      DIBDI(4) => m_axi_rdata(655),
      DIBDI(3) => m_axi_rdata(623),
      DIBDI(2) => m_axi_rdata(591),
      DIBDI(1) => m_axi_rdata(559),
      DIBDI(0) => m_axi_rdata(527),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[15].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(47),
      DOADO(0) => s_axi_rdata(15),
      DOBDO(15 downto 0) => \NLW_gen_ramb[15].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[15].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[15].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[15].ramb_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      O => \gen_ramb[15].ramb_inst_i_1_n_0\
    );
\gen_ramb[15].ramb_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2220"
    )
        port map (
      I0 => \gen_ramb[31].ramb_inst_i_19_n_0\,
      I1 => \m_raddr_reg_n_0_[1]\,
      I2 => \m_raddr_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \m_rsize_reg_n_0_[1]\,
      O => m_rbuf_en(15)
    );
\gen_ramb[16].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(496),
      DIADI(14) => m_axi_rdata(464),
      DIADI(13) => m_axi_rdata(432),
      DIADI(12) => m_axi_rdata(400),
      DIADI(11) => m_axi_rdata(368),
      DIADI(10) => m_axi_rdata(336),
      DIADI(9) => m_axi_rdata(304),
      DIADI(8) => m_axi_rdata(272),
      DIADI(7) => m_axi_rdata(240),
      DIADI(6) => m_axi_rdata(208),
      DIADI(5) => m_axi_rdata(176),
      DIADI(4) => m_axi_rdata(144),
      DIADI(3) => m_axi_rdata(112),
      DIADI(2) => m_axi_rdata(80),
      DIADI(1) => m_axi_rdata(48),
      DIADI(0) => m_axi_rdata(16),
      DIBDI(15) => m_axi_rdata(1008),
      DIBDI(14) => m_axi_rdata(976),
      DIBDI(13) => m_axi_rdata(944),
      DIBDI(12) => m_axi_rdata(912),
      DIBDI(11) => m_axi_rdata(880),
      DIBDI(10) => m_axi_rdata(848),
      DIBDI(9) => m_axi_rdata(816),
      DIBDI(8) => m_axi_rdata(784),
      DIBDI(7) => m_axi_rdata(752),
      DIBDI(6) => m_axi_rdata(720),
      DIBDI(5) => m_axi_rdata(688),
      DIBDI(4) => m_axi_rdata(656),
      DIBDI(3) => m_axi_rdata(624),
      DIBDI(2) => m_axi_rdata(592),
      DIBDI(1) => m_axi_rdata(560),
      DIBDI(0) => m_axi_rdata(528),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[16].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(48),
      DOADO(0) => s_axi_rdata(16),
      DOBDO(15 downto 0) => \NLW_gen_ramb[16].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[16].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[16].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(23),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[17].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(497),
      DIADI(14) => m_axi_rdata(465),
      DIADI(13) => m_axi_rdata(433),
      DIADI(12) => m_axi_rdata(401),
      DIADI(11) => m_axi_rdata(369),
      DIADI(10) => m_axi_rdata(337),
      DIADI(9) => m_axi_rdata(305),
      DIADI(8) => m_axi_rdata(273),
      DIADI(7) => m_axi_rdata(241),
      DIADI(6) => m_axi_rdata(209),
      DIADI(5) => m_axi_rdata(177),
      DIADI(4) => m_axi_rdata(145),
      DIADI(3) => m_axi_rdata(113),
      DIADI(2) => m_axi_rdata(81),
      DIADI(1) => m_axi_rdata(49),
      DIADI(0) => m_axi_rdata(17),
      DIBDI(15) => m_axi_rdata(1009),
      DIBDI(14) => m_axi_rdata(977),
      DIBDI(13) => m_axi_rdata(945),
      DIBDI(12) => m_axi_rdata(913),
      DIBDI(11) => m_axi_rdata(881),
      DIBDI(10) => m_axi_rdata(849),
      DIBDI(9) => m_axi_rdata(817),
      DIBDI(8) => m_axi_rdata(785),
      DIBDI(7) => m_axi_rdata(753),
      DIBDI(6) => m_axi_rdata(721),
      DIBDI(5) => m_axi_rdata(689),
      DIBDI(4) => m_axi_rdata(657),
      DIBDI(3) => m_axi_rdata(625),
      DIBDI(2) => m_axi_rdata(593),
      DIBDI(1) => m_axi_rdata(561),
      DIBDI(0) => m_axi_rdata(529),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[17].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(49),
      DOADO(0) => s_axi_rdata(17),
      DOBDO(15 downto 0) => \NLW_gen_ramb[17].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[17].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[17].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(23),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[18].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(498),
      DIADI(14) => m_axi_rdata(466),
      DIADI(13) => m_axi_rdata(434),
      DIADI(12) => m_axi_rdata(402),
      DIADI(11) => m_axi_rdata(370),
      DIADI(10) => m_axi_rdata(338),
      DIADI(9) => m_axi_rdata(306),
      DIADI(8) => m_axi_rdata(274),
      DIADI(7) => m_axi_rdata(242),
      DIADI(6) => m_axi_rdata(210),
      DIADI(5) => m_axi_rdata(178),
      DIADI(4) => m_axi_rdata(146),
      DIADI(3) => m_axi_rdata(114),
      DIADI(2) => m_axi_rdata(82),
      DIADI(1) => m_axi_rdata(50),
      DIADI(0) => m_axi_rdata(18),
      DIBDI(15) => m_axi_rdata(1010),
      DIBDI(14) => m_axi_rdata(978),
      DIBDI(13) => m_axi_rdata(946),
      DIBDI(12) => m_axi_rdata(914),
      DIBDI(11) => m_axi_rdata(882),
      DIBDI(10) => m_axi_rdata(850),
      DIBDI(9) => m_axi_rdata(818),
      DIBDI(8) => m_axi_rdata(786),
      DIBDI(7) => m_axi_rdata(754),
      DIBDI(6) => m_axi_rdata(722),
      DIBDI(5) => m_axi_rdata(690),
      DIBDI(4) => m_axi_rdata(658),
      DIBDI(3) => m_axi_rdata(626),
      DIBDI(2) => m_axi_rdata(594),
      DIBDI(1) => m_axi_rdata(562),
      DIBDI(0) => m_axi_rdata(530),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[18].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(50),
      DOADO(0) => s_axi_rdata(18),
      DOBDO(15 downto 0) => \NLW_gen_ramb[18].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[18].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[18].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(23),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[19].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(499),
      DIADI(14) => m_axi_rdata(467),
      DIADI(13) => m_axi_rdata(435),
      DIADI(12) => m_axi_rdata(403),
      DIADI(11) => m_axi_rdata(371),
      DIADI(10) => m_axi_rdata(339),
      DIADI(9) => m_axi_rdata(307),
      DIADI(8) => m_axi_rdata(275),
      DIADI(7) => m_axi_rdata(243),
      DIADI(6) => m_axi_rdata(211),
      DIADI(5) => m_axi_rdata(179),
      DIADI(4) => m_axi_rdata(147),
      DIADI(3) => m_axi_rdata(115),
      DIADI(2) => m_axi_rdata(83),
      DIADI(1) => m_axi_rdata(51),
      DIADI(0) => m_axi_rdata(19),
      DIBDI(15) => m_axi_rdata(1011),
      DIBDI(14) => m_axi_rdata(979),
      DIBDI(13) => m_axi_rdata(947),
      DIBDI(12) => m_axi_rdata(915),
      DIBDI(11) => m_axi_rdata(883),
      DIBDI(10) => m_axi_rdata(851),
      DIBDI(9) => m_axi_rdata(819),
      DIBDI(8) => m_axi_rdata(787),
      DIBDI(7) => m_axi_rdata(755),
      DIBDI(6) => m_axi_rdata(723),
      DIBDI(5) => m_axi_rdata(691),
      DIBDI(4) => m_axi_rdata(659),
      DIBDI(3) => m_axi_rdata(627),
      DIBDI(2) => m_axi_rdata(595),
      DIBDI(1) => m_axi_rdata(563),
      DIBDI(0) => m_axi_rdata(531),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[19].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(51),
      DOADO(0) => s_axi_rdata(19),
      DOBDO(15 downto 0) => \NLW_gen_ramb[19].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[19].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[19].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(23),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[1].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(481),
      DIADI(14) => m_axi_rdata(449),
      DIADI(13) => m_axi_rdata(417),
      DIADI(12) => m_axi_rdata(385),
      DIADI(11) => m_axi_rdata(353),
      DIADI(10) => m_axi_rdata(321),
      DIADI(9) => m_axi_rdata(289),
      DIADI(8) => m_axi_rdata(257),
      DIADI(7) => m_axi_rdata(225),
      DIADI(6) => m_axi_rdata(193),
      DIADI(5) => m_axi_rdata(161),
      DIADI(4) => m_axi_rdata(129),
      DIADI(3) => m_axi_rdata(97),
      DIADI(2) => m_axi_rdata(65),
      DIADI(1) => m_axi_rdata(33),
      DIADI(0) => m_axi_rdata(1),
      DIBDI(15) => m_axi_rdata(993),
      DIBDI(14) => m_axi_rdata(961),
      DIBDI(13) => m_axi_rdata(929),
      DIBDI(12) => m_axi_rdata(897),
      DIBDI(11) => m_axi_rdata(865),
      DIBDI(10) => m_axi_rdata(833),
      DIBDI(9) => m_axi_rdata(801),
      DIBDI(8) => m_axi_rdata(769),
      DIBDI(7) => m_axi_rdata(737),
      DIBDI(6) => m_axi_rdata(705),
      DIBDI(5) => m_axi_rdata(673),
      DIBDI(4) => m_axi_rdata(641),
      DIBDI(3) => m_axi_rdata(609),
      DIBDI(2) => m_axi_rdata(577),
      DIBDI(1) => m_axi_rdata(545),
      DIBDI(0) => m_axi_rdata(513),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[1].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(33),
      DOADO(0) => s_axi_rdata(1),
      DOBDO(15 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[1].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[20].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(500),
      DIADI(14) => m_axi_rdata(468),
      DIADI(13) => m_axi_rdata(436),
      DIADI(12) => m_axi_rdata(404),
      DIADI(11) => m_axi_rdata(372),
      DIADI(10) => m_axi_rdata(340),
      DIADI(9) => m_axi_rdata(308),
      DIADI(8) => m_axi_rdata(276),
      DIADI(7) => m_axi_rdata(244),
      DIADI(6) => m_axi_rdata(212),
      DIADI(5) => m_axi_rdata(180),
      DIADI(4) => m_axi_rdata(148),
      DIADI(3) => m_axi_rdata(116),
      DIADI(2) => m_axi_rdata(84),
      DIADI(1) => m_axi_rdata(52),
      DIADI(0) => m_axi_rdata(20),
      DIBDI(15) => m_axi_rdata(1012),
      DIBDI(14) => m_axi_rdata(980),
      DIBDI(13) => m_axi_rdata(948),
      DIBDI(12) => m_axi_rdata(916),
      DIBDI(11) => m_axi_rdata(884),
      DIBDI(10) => m_axi_rdata(852),
      DIBDI(9) => m_axi_rdata(820),
      DIBDI(8) => m_axi_rdata(788),
      DIBDI(7) => m_axi_rdata(756),
      DIBDI(6) => m_axi_rdata(724),
      DIBDI(5) => m_axi_rdata(692),
      DIBDI(4) => m_axi_rdata(660),
      DIBDI(3) => m_axi_rdata(628),
      DIBDI(2) => m_axi_rdata(596),
      DIBDI(1) => m_axi_rdata(564),
      DIBDI(0) => m_axi_rdata(532),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[20].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(52),
      DOADO(0) => s_axi_rdata(20),
      DOBDO(15 downto 0) => \NLW_gen_ramb[20].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[20].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[20].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(23),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[21].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(501),
      DIADI(14) => m_axi_rdata(469),
      DIADI(13) => m_axi_rdata(437),
      DIADI(12) => m_axi_rdata(405),
      DIADI(11) => m_axi_rdata(373),
      DIADI(10) => m_axi_rdata(341),
      DIADI(9) => m_axi_rdata(309),
      DIADI(8) => m_axi_rdata(277),
      DIADI(7) => m_axi_rdata(245),
      DIADI(6) => m_axi_rdata(213),
      DIADI(5) => m_axi_rdata(181),
      DIADI(4) => m_axi_rdata(149),
      DIADI(3) => m_axi_rdata(117),
      DIADI(2) => m_axi_rdata(85),
      DIADI(1) => m_axi_rdata(53),
      DIADI(0) => m_axi_rdata(21),
      DIBDI(15) => m_axi_rdata(1013),
      DIBDI(14) => m_axi_rdata(981),
      DIBDI(13) => m_axi_rdata(949),
      DIBDI(12) => m_axi_rdata(917),
      DIBDI(11) => m_axi_rdata(885),
      DIBDI(10) => m_axi_rdata(853),
      DIBDI(9) => m_axi_rdata(821),
      DIBDI(8) => m_axi_rdata(789),
      DIBDI(7) => m_axi_rdata(757),
      DIBDI(6) => m_axi_rdata(725),
      DIBDI(5) => m_axi_rdata(693),
      DIBDI(4) => m_axi_rdata(661),
      DIBDI(3) => m_axi_rdata(629),
      DIBDI(2) => m_axi_rdata(597),
      DIBDI(1) => m_axi_rdata(565),
      DIBDI(0) => m_axi_rdata(533),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[21].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(53),
      DOADO(0) => s_axi_rdata(21),
      DOBDO(15 downto 0) => \NLW_gen_ramb[21].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[21].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[21].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(23),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[22].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(502),
      DIADI(14) => m_axi_rdata(470),
      DIADI(13) => m_axi_rdata(438),
      DIADI(12) => m_axi_rdata(406),
      DIADI(11) => m_axi_rdata(374),
      DIADI(10) => m_axi_rdata(342),
      DIADI(9) => m_axi_rdata(310),
      DIADI(8) => m_axi_rdata(278),
      DIADI(7) => m_axi_rdata(246),
      DIADI(6) => m_axi_rdata(214),
      DIADI(5) => m_axi_rdata(182),
      DIADI(4) => m_axi_rdata(150),
      DIADI(3) => m_axi_rdata(118),
      DIADI(2) => m_axi_rdata(86),
      DIADI(1) => m_axi_rdata(54),
      DIADI(0) => m_axi_rdata(22),
      DIBDI(15) => m_axi_rdata(1014),
      DIBDI(14) => m_axi_rdata(982),
      DIBDI(13) => m_axi_rdata(950),
      DIBDI(12) => m_axi_rdata(918),
      DIBDI(11) => m_axi_rdata(886),
      DIBDI(10) => m_axi_rdata(854),
      DIBDI(9) => m_axi_rdata(822),
      DIBDI(8) => m_axi_rdata(790),
      DIBDI(7) => m_axi_rdata(758),
      DIBDI(6) => m_axi_rdata(726),
      DIBDI(5) => m_axi_rdata(694),
      DIBDI(4) => m_axi_rdata(662),
      DIBDI(3) => m_axi_rdata(630),
      DIBDI(2) => m_axi_rdata(598),
      DIBDI(1) => m_axi_rdata(566),
      DIBDI(0) => m_axi_rdata(534),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[22].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(54),
      DOADO(0) => s_axi_rdata(22),
      DOBDO(15 downto 0) => \NLW_gen_ramb[22].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[22].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[22].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(23),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[23].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(503),
      DIADI(14) => m_axi_rdata(471),
      DIADI(13) => m_axi_rdata(439),
      DIADI(12) => m_axi_rdata(407),
      DIADI(11) => m_axi_rdata(375),
      DIADI(10) => m_axi_rdata(343),
      DIADI(9) => m_axi_rdata(311),
      DIADI(8) => m_axi_rdata(279),
      DIADI(7) => m_axi_rdata(247),
      DIADI(6) => m_axi_rdata(215),
      DIADI(5) => m_axi_rdata(183),
      DIADI(4) => m_axi_rdata(151),
      DIADI(3) => m_axi_rdata(119),
      DIADI(2) => m_axi_rdata(87),
      DIADI(1) => m_axi_rdata(55),
      DIADI(0) => m_axi_rdata(23),
      DIBDI(15) => m_axi_rdata(1015),
      DIBDI(14) => m_axi_rdata(983),
      DIBDI(13) => m_axi_rdata(951),
      DIBDI(12) => m_axi_rdata(919),
      DIBDI(11) => m_axi_rdata(887),
      DIBDI(10) => m_axi_rdata(855),
      DIBDI(9) => m_axi_rdata(823),
      DIBDI(8) => m_axi_rdata(791),
      DIBDI(7) => m_axi_rdata(759),
      DIBDI(6) => m_axi_rdata(727),
      DIBDI(5) => m_axi_rdata(695),
      DIBDI(4) => m_axi_rdata(663),
      DIBDI(3) => m_axi_rdata(631),
      DIBDI(2) => m_axi_rdata(599),
      DIBDI(1) => m_axi_rdata(567),
      DIBDI(0) => m_axi_rdata(535),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[23].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(55),
      DOADO(0) => s_axi_rdata(23),
      DOBDO(15 downto 0) => \NLW_gen_ramb[23].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[23].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[23].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(23),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[23].ramb_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8088"
    )
        port map (
      I0 => \gen_ramb[31].ramb_inst_i_19_n_0\,
      I1 => \m_raddr_reg_n_0_[1]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_raddr_reg_n_0_[0]\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \m_rsize_reg_n_0_[1]\,
      O => m_rbuf_en(23)
    );
\gen_ramb[24].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(504),
      DIADI(14) => m_axi_rdata(472),
      DIADI(13) => m_axi_rdata(440),
      DIADI(12) => m_axi_rdata(408),
      DIADI(11) => m_axi_rdata(376),
      DIADI(10) => m_axi_rdata(344),
      DIADI(9) => m_axi_rdata(312),
      DIADI(8) => m_axi_rdata(280),
      DIADI(7) => m_axi_rdata(248),
      DIADI(6) => m_axi_rdata(216),
      DIADI(5) => m_axi_rdata(184),
      DIADI(4) => m_axi_rdata(152),
      DIADI(3) => m_axi_rdata(120),
      DIADI(2) => m_axi_rdata(88),
      DIADI(1) => m_axi_rdata(56),
      DIADI(0) => m_axi_rdata(24),
      DIBDI(15) => m_axi_rdata(1016),
      DIBDI(14) => m_axi_rdata(984),
      DIBDI(13) => m_axi_rdata(952),
      DIBDI(12) => m_axi_rdata(920),
      DIBDI(11) => m_axi_rdata(888),
      DIBDI(10) => m_axi_rdata(856),
      DIBDI(9) => m_axi_rdata(824),
      DIBDI(8) => m_axi_rdata(792),
      DIBDI(7) => m_axi_rdata(760),
      DIBDI(6) => m_axi_rdata(728),
      DIBDI(5) => m_axi_rdata(696),
      DIBDI(4) => m_axi_rdata(664),
      DIBDI(3) => m_axi_rdata(632),
      DIBDI(2) => m_axi_rdata(600),
      DIBDI(1) => m_axi_rdata(568),
      DIBDI(0) => m_axi_rdata(536),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[24].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(56),
      DOADO(0) => s_axi_rdata(24),
      DOBDO(15 downto 0) => \NLW_gen_ramb[24].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[24].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[24].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(31),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[25].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(505),
      DIADI(14) => m_axi_rdata(473),
      DIADI(13) => m_axi_rdata(441),
      DIADI(12) => m_axi_rdata(409),
      DIADI(11) => m_axi_rdata(377),
      DIADI(10) => m_axi_rdata(345),
      DIADI(9) => m_axi_rdata(313),
      DIADI(8) => m_axi_rdata(281),
      DIADI(7) => m_axi_rdata(249),
      DIADI(6) => m_axi_rdata(217),
      DIADI(5) => m_axi_rdata(185),
      DIADI(4) => m_axi_rdata(153),
      DIADI(3) => m_axi_rdata(121),
      DIADI(2) => m_axi_rdata(89),
      DIADI(1) => m_axi_rdata(57),
      DIADI(0) => m_axi_rdata(25),
      DIBDI(15) => m_axi_rdata(1017),
      DIBDI(14) => m_axi_rdata(985),
      DIBDI(13) => m_axi_rdata(953),
      DIBDI(12) => m_axi_rdata(921),
      DIBDI(11) => m_axi_rdata(889),
      DIBDI(10) => m_axi_rdata(857),
      DIBDI(9) => m_axi_rdata(825),
      DIBDI(8) => m_axi_rdata(793),
      DIBDI(7) => m_axi_rdata(761),
      DIBDI(6) => m_axi_rdata(729),
      DIBDI(5) => m_axi_rdata(697),
      DIBDI(4) => m_axi_rdata(665),
      DIBDI(3) => m_axi_rdata(633),
      DIBDI(2) => m_axi_rdata(601),
      DIBDI(1) => m_axi_rdata(569),
      DIBDI(0) => m_axi_rdata(537),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[25].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(57),
      DOADO(0) => s_axi_rdata(25),
      DOBDO(15 downto 0) => \NLW_gen_ramb[25].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[25].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[25].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(31),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[26].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(506),
      DIADI(14) => m_axi_rdata(474),
      DIADI(13) => m_axi_rdata(442),
      DIADI(12) => m_axi_rdata(410),
      DIADI(11) => m_axi_rdata(378),
      DIADI(10) => m_axi_rdata(346),
      DIADI(9) => m_axi_rdata(314),
      DIADI(8) => m_axi_rdata(282),
      DIADI(7) => m_axi_rdata(250),
      DIADI(6) => m_axi_rdata(218),
      DIADI(5) => m_axi_rdata(186),
      DIADI(4) => m_axi_rdata(154),
      DIADI(3) => m_axi_rdata(122),
      DIADI(2) => m_axi_rdata(90),
      DIADI(1) => m_axi_rdata(58),
      DIADI(0) => m_axi_rdata(26),
      DIBDI(15) => m_axi_rdata(1018),
      DIBDI(14) => m_axi_rdata(986),
      DIBDI(13) => m_axi_rdata(954),
      DIBDI(12) => m_axi_rdata(922),
      DIBDI(11) => m_axi_rdata(890),
      DIBDI(10) => m_axi_rdata(858),
      DIBDI(9) => m_axi_rdata(826),
      DIBDI(8) => m_axi_rdata(794),
      DIBDI(7) => m_axi_rdata(762),
      DIBDI(6) => m_axi_rdata(730),
      DIBDI(5) => m_axi_rdata(698),
      DIBDI(4) => m_axi_rdata(666),
      DIBDI(3) => m_axi_rdata(634),
      DIBDI(2) => m_axi_rdata(602),
      DIBDI(1) => m_axi_rdata(570),
      DIBDI(0) => m_axi_rdata(538),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[26].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(58),
      DOADO(0) => s_axi_rdata(26),
      DOBDO(15 downto 0) => \NLW_gen_ramb[26].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[26].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[26].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(31),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[27].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(507),
      DIADI(14) => m_axi_rdata(475),
      DIADI(13) => m_axi_rdata(443),
      DIADI(12) => m_axi_rdata(411),
      DIADI(11) => m_axi_rdata(379),
      DIADI(10) => m_axi_rdata(347),
      DIADI(9) => m_axi_rdata(315),
      DIADI(8) => m_axi_rdata(283),
      DIADI(7) => m_axi_rdata(251),
      DIADI(6) => m_axi_rdata(219),
      DIADI(5) => m_axi_rdata(187),
      DIADI(4) => m_axi_rdata(155),
      DIADI(3) => m_axi_rdata(123),
      DIADI(2) => m_axi_rdata(91),
      DIADI(1) => m_axi_rdata(59),
      DIADI(0) => m_axi_rdata(27),
      DIBDI(15) => m_axi_rdata(1019),
      DIBDI(14) => m_axi_rdata(987),
      DIBDI(13) => m_axi_rdata(955),
      DIBDI(12) => m_axi_rdata(923),
      DIBDI(11) => m_axi_rdata(891),
      DIBDI(10) => m_axi_rdata(859),
      DIBDI(9) => m_axi_rdata(827),
      DIBDI(8) => m_axi_rdata(795),
      DIBDI(7) => m_axi_rdata(763),
      DIBDI(6) => m_axi_rdata(731),
      DIBDI(5) => m_axi_rdata(699),
      DIBDI(4) => m_axi_rdata(667),
      DIBDI(3) => m_axi_rdata(635),
      DIBDI(2) => m_axi_rdata(603),
      DIBDI(1) => m_axi_rdata(571),
      DIBDI(0) => m_axi_rdata(539),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[27].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(59),
      DOADO(0) => s_axi_rdata(27),
      DOBDO(15 downto 0) => \NLW_gen_ramb[27].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[27].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[27].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(31),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[28].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(508),
      DIADI(14) => m_axi_rdata(476),
      DIADI(13) => m_axi_rdata(444),
      DIADI(12) => m_axi_rdata(412),
      DIADI(11) => m_axi_rdata(380),
      DIADI(10) => m_axi_rdata(348),
      DIADI(9) => m_axi_rdata(316),
      DIADI(8) => m_axi_rdata(284),
      DIADI(7) => m_axi_rdata(252),
      DIADI(6) => m_axi_rdata(220),
      DIADI(5) => m_axi_rdata(188),
      DIADI(4) => m_axi_rdata(156),
      DIADI(3) => m_axi_rdata(124),
      DIADI(2) => m_axi_rdata(92),
      DIADI(1) => m_axi_rdata(60),
      DIADI(0) => m_axi_rdata(28),
      DIBDI(15) => m_axi_rdata(1020),
      DIBDI(14) => m_axi_rdata(988),
      DIBDI(13) => m_axi_rdata(956),
      DIBDI(12) => m_axi_rdata(924),
      DIBDI(11) => m_axi_rdata(892),
      DIBDI(10) => m_axi_rdata(860),
      DIBDI(9) => m_axi_rdata(828),
      DIBDI(8) => m_axi_rdata(796),
      DIBDI(7) => m_axi_rdata(764),
      DIBDI(6) => m_axi_rdata(732),
      DIBDI(5) => m_axi_rdata(700),
      DIBDI(4) => m_axi_rdata(668),
      DIBDI(3) => m_axi_rdata(636),
      DIBDI(2) => m_axi_rdata(604),
      DIBDI(1) => m_axi_rdata(572),
      DIBDI(0) => m_axi_rdata(540),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[28].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(60),
      DOADO(0) => s_axi_rdata(28),
      DOBDO(15 downto 0) => \NLW_gen_ramb[28].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[28].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[28].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(31),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[29].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(509),
      DIADI(14) => m_axi_rdata(477),
      DIADI(13) => m_axi_rdata(445),
      DIADI(12) => m_axi_rdata(413),
      DIADI(11) => m_axi_rdata(381),
      DIADI(10) => m_axi_rdata(349),
      DIADI(9) => m_axi_rdata(317),
      DIADI(8) => m_axi_rdata(285),
      DIADI(7) => m_axi_rdata(253),
      DIADI(6) => m_axi_rdata(221),
      DIADI(5) => m_axi_rdata(189),
      DIADI(4) => m_axi_rdata(157),
      DIADI(3) => m_axi_rdata(125),
      DIADI(2) => m_axi_rdata(93),
      DIADI(1) => m_axi_rdata(61),
      DIADI(0) => m_axi_rdata(29),
      DIBDI(15) => m_axi_rdata(1021),
      DIBDI(14) => m_axi_rdata(989),
      DIBDI(13) => m_axi_rdata(957),
      DIBDI(12) => m_axi_rdata(925),
      DIBDI(11) => m_axi_rdata(893),
      DIBDI(10) => m_axi_rdata(861),
      DIBDI(9) => m_axi_rdata(829),
      DIBDI(8) => m_axi_rdata(797),
      DIBDI(7) => m_axi_rdata(765),
      DIBDI(6) => m_axi_rdata(733),
      DIBDI(5) => m_axi_rdata(701),
      DIBDI(4) => m_axi_rdata(669),
      DIBDI(3) => m_axi_rdata(637),
      DIBDI(2) => m_axi_rdata(605),
      DIBDI(1) => m_axi_rdata(573),
      DIBDI(0) => m_axi_rdata(541),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[29].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(61),
      DOADO(0) => s_axi_rdata(29),
      DOBDO(15 downto 0) => \NLW_gen_ramb[29].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[29].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[29].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(31),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[2].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(482),
      DIADI(14) => m_axi_rdata(450),
      DIADI(13) => m_axi_rdata(418),
      DIADI(12) => m_axi_rdata(386),
      DIADI(11) => m_axi_rdata(354),
      DIADI(10) => m_axi_rdata(322),
      DIADI(9) => m_axi_rdata(290),
      DIADI(8) => m_axi_rdata(258),
      DIADI(7) => m_axi_rdata(226),
      DIADI(6) => m_axi_rdata(194),
      DIADI(5) => m_axi_rdata(162),
      DIADI(4) => m_axi_rdata(130),
      DIADI(3) => m_axi_rdata(98),
      DIADI(2) => m_axi_rdata(66),
      DIADI(1) => m_axi_rdata(34),
      DIADI(0) => m_axi_rdata(2),
      DIBDI(15) => m_axi_rdata(994),
      DIBDI(14) => m_axi_rdata(962),
      DIBDI(13) => m_axi_rdata(930),
      DIBDI(12) => m_axi_rdata(898),
      DIBDI(11) => m_axi_rdata(866),
      DIBDI(10) => m_axi_rdata(834),
      DIBDI(9) => m_axi_rdata(802),
      DIBDI(8) => m_axi_rdata(770),
      DIBDI(7) => m_axi_rdata(738),
      DIBDI(6) => m_axi_rdata(706),
      DIBDI(5) => m_axi_rdata(674),
      DIBDI(4) => m_axi_rdata(642),
      DIBDI(3) => m_axi_rdata(610),
      DIBDI(2) => m_axi_rdata(578),
      DIBDI(1) => m_axi_rdata(546),
      DIBDI(0) => m_axi_rdata(514),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[2].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(34),
      DOADO(0) => s_axi_rdata(2),
      DOBDO(15 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[2].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[30].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(510),
      DIADI(14) => m_axi_rdata(478),
      DIADI(13) => m_axi_rdata(446),
      DIADI(12) => m_axi_rdata(414),
      DIADI(11) => m_axi_rdata(382),
      DIADI(10) => m_axi_rdata(350),
      DIADI(9) => m_axi_rdata(318),
      DIADI(8) => m_axi_rdata(286),
      DIADI(7) => m_axi_rdata(254),
      DIADI(6) => m_axi_rdata(222),
      DIADI(5) => m_axi_rdata(190),
      DIADI(4) => m_axi_rdata(158),
      DIADI(3) => m_axi_rdata(126),
      DIADI(2) => m_axi_rdata(94),
      DIADI(1) => m_axi_rdata(62),
      DIADI(0) => m_axi_rdata(30),
      DIBDI(15) => m_axi_rdata(1022),
      DIBDI(14) => m_axi_rdata(990),
      DIBDI(13) => m_axi_rdata(958),
      DIBDI(12) => m_axi_rdata(926),
      DIBDI(11) => m_axi_rdata(894),
      DIBDI(10) => m_axi_rdata(862),
      DIBDI(9) => m_axi_rdata(830),
      DIBDI(8) => m_axi_rdata(798),
      DIBDI(7) => m_axi_rdata(766),
      DIBDI(6) => m_axi_rdata(734),
      DIBDI(5) => m_axi_rdata(702),
      DIBDI(4) => m_axi_rdata(670),
      DIBDI(3) => m_axi_rdata(638),
      DIBDI(2) => m_axi_rdata(606),
      DIBDI(1) => m_axi_rdata(574),
      DIBDI(0) => m_axi_rdata(542),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[30].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(62),
      DOADO(0) => s_axi_rdata(30),
      DOBDO(15 downto 0) => \NLW_gen_ramb[30].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[30].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[30].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(31),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[31].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(511),
      DIADI(14) => m_axi_rdata(479),
      DIADI(13) => m_axi_rdata(447),
      DIADI(12) => m_axi_rdata(415),
      DIADI(11) => m_axi_rdata(383),
      DIADI(10) => m_axi_rdata(351),
      DIADI(9) => m_axi_rdata(319),
      DIADI(8) => m_axi_rdata(287),
      DIADI(7) => m_axi_rdata(255),
      DIADI(6) => m_axi_rdata(223),
      DIADI(5) => m_axi_rdata(191),
      DIADI(4) => m_axi_rdata(159),
      DIADI(3) => m_axi_rdata(127),
      DIADI(2) => m_axi_rdata(95),
      DIADI(1) => m_axi_rdata(63),
      DIADI(0) => m_axi_rdata(31),
      DIBDI(15) => m_axi_rdata(1023),
      DIBDI(14) => m_axi_rdata(991),
      DIBDI(13) => m_axi_rdata(959),
      DIBDI(12) => m_axi_rdata(927),
      DIBDI(11) => m_axi_rdata(895),
      DIBDI(10) => m_axi_rdata(863),
      DIBDI(9) => m_axi_rdata(831),
      DIBDI(8) => m_axi_rdata(799),
      DIBDI(7) => m_axi_rdata(767),
      DIBDI(6) => m_axi_rdata(735),
      DIBDI(5) => m_axi_rdata(703),
      DIBDI(4) => m_axi_rdata(671),
      DIBDI(3) => m_axi_rdata(639),
      DIBDI(2) => m_axi_rdata(607),
      DIBDI(1) => m_axi_rdata(575),
      DIBDI(0) => m_axi_rdata(543),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[31].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(63),
      DOADO(0) => s_axi_rdata(31),
      DOBDO(15 downto 0) => \NLW_gen_ramb[31].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[31].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[31].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[31].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(31),
      REGCEAREGCE => \gen_ramb[31].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[31].ramb_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      O => \gen_ramb[31].ramb_inst_i_1_n_0\
    );
\gen_ramb[31].ramb_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00C800FFFF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[11]\,
      I4 => \gen_ramb[31].ramb_inst_i_31_n_0\,
      I5 => \gen_ramb[31].ramb_inst_i_32_n_0\,
      O => m_rbuf_addr(9)
    );
\gen_ramb[31].ramb_inst_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00C800FFFF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[10]\,
      I4 => \gen_ramb[31].ramb_inst_i_33_n_0\,
      I5 => \gen_ramb[31].ramb_inst_i_32_n_0\,
      O => m_rbuf_addr(8)
    );
\gen_ramb[31].ramb_inst_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00C800FFFF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[9]\,
      I4 => \gen_ramb[31].ramb_inst_i_34_n_0\,
      I5 => \gen_ramb[31].ramb_inst_i_32_n_0\,
      O => m_rbuf_addr(7)
    );
\gen_ramb[31].ramb_inst_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \gen_ramb[31].ramb_inst_i_32_n_0\,
      I1 => \m_raddr_reg_n_0_[7]\,
      I2 => \gen_ramb[31].ramb_inst_i_35_n_0\,
      I3 => \m_raddr_reg_n_0_[8]\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \gen_ramb[31].ramb_inst_i_36_n_0\,
      O => m_rbuf_addr(6)
    );
\gen_ramb[31].ramb_inst_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00C800FFFF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[7]\,
      I4 => \gen_ramb[31].ramb_inst_i_37_n_0\,
      I5 => \gen_ramb[31].ramb_inst_i_32_n_0\,
      O => m_rbuf_addr(5)
    );
\gen_ramb[31].ramb_inst_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCA0A0A0"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[5]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => p_0_in_1(1),
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      O => f_m_rbuf_we(3)
    );
\gen_ramb[31].ramb_inst_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FF8080"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[5]\,
      I4 => p_0_in_1(1),
      O => f_m_rbuf_we(2)
    );
\gen_ramb[31].ramb_inst_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3222222"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[5]\,
      I1 => p_0_in_1(1),
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[2]\,
      I4 => \m_rsize_reg_n_0_[1]\,
      O => f_m_rbuf_we(1)
    );
\gen_ramb[31].ramb_inst_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080C0FF"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[5]\,
      I4 => p_0_in_1(1),
      O => f_m_rbuf_we(0)
    );
\gen_ramb[31].ramb_inst_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_rready\,
      I1 => m_axi_rvalid,
      O => \gen_ramb[31].ramb_inst_i_19_n_0\
    );
\gen_ramb[31].ramb_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8880"
    )
        port map (
      I0 => \gen_ramb[31].ramb_inst_i_19_n_0\,
      I1 => \m_raddr_reg_n_0_[1]\,
      I2 => \m_raddr_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \m_rsize_reg_n_0_[1]\,
      O => m_rbuf_en(31)
    );
\gen_ramb[31].ramb_inst_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3F3F3F303F3"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[10]\,
      I1 => \s_raddr_reg_n_0_[9]\,
      I2 => s_conv_size(2),
      I3 => \s_raddr_reg_n_0_[11]\,
      I4 => s_conv_size(1),
      I5 => s_conv_size(0),
      O => \gen_ramb[31].ramb_inst_i_20_n_0\
    );
\gen_ramb[31].ramb_inst_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => burst(0),
      I1 => burst(1),
      O => \gen_ramb[31].ramb_inst_i_21_n_0\
    );
\gen_ramb[31].ramb_inst_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_conv_size(1),
      I1 => s_conv_size(0),
      O => \gen_ramb[31].ramb_inst_i_22_n_0\
    );
\gen_ramb[31].ramb_inst_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8B8A8A8A888"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[11]\,
      I1 => \gen_ramb[31].ramb_inst_i_21_n_0\,
      I2 => s_conv_size(2),
      I3 => s_conv_size(0),
      I4 => s_conv_size(1),
      I5 => \s_raddr_reg_n_0_[10]\,
      O => \gen_ramb[31].ramb_inst_i_23_n_0\
    );
\gen_ramb[31].ramb_inst_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_conv_size(1),
      I1 => s_conv_size(0),
      O => \gen_ramb[31].ramb_inst_i_24_n_0\
    );
\gen_ramb[31].ramb_inst_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[7]\,
      I1 => s_conv_size(1),
      I2 => s_conv_size(0),
      I3 => \s_raddr_reg_n_0_[8]\,
      O => \gen_ramb[31].ramb_inst_i_25_n_0\
    );
\gen_ramb[31].ramb_inst_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[4]\,
      I1 => s_conv_size(1),
      I2 => s_conv_size(0),
      I3 => \s_raddr_reg_n_0_[7]\,
      O => \gen_ramb[31].ramb_inst_i_26_n_0\
    );
\gen_ramb[31].ramb_inst_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3F303F5F3F3F3"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[4]\,
      I1 => \s_raddr_reg_n_0_[3]\,
      I2 => s_conv_size(2),
      I3 => s_conv_size(0),
      I4 => s_conv_size(1),
      I5 => \s_raddr_reg_n_0_[7]\,
      O => \gen_ramb[31].ramb_inst_i_27_n_0\
    );
\gen_ramb[31].ramb_inst_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3F303F5F3F3F3"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[3]\,
      I1 => \s_raddr_reg_n_0_[2]\,
      I2 => s_conv_size(2),
      I3 => s_conv_size(0),
      I4 => s_conv_size(1),
      I5 => \s_raddr_reg_n_0_[4]\,
      O => \gen_ramb[31].ramb_inst_i_28_n_0\
    );
\gen_ramb[31].ramb_inst_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[1]\,
      I1 => \m_raddr_reg_n_0_[12]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_raddr_reg_n_0_[11]\,
      O => \gen_ramb[31].ramb_inst_i_29_n_0\
    );
\gen_ramb[31].ramb_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E000FFFF"
    )
        port map (
      I0 => s_conv_size(1),
      I1 => s_conv_size(0),
      I2 => s_conv_size(2),
      I3 => \s_raddr_reg_n_0_[12]\,
      I4 => \gen_ramb[31].ramb_inst_i_20_n_0\,
      I5 => \gen_ramb[31].ramb_inst_i_21_n_0\,
      O => \gen_ramb[31].ramb_inst_i_3_n_0\
    );
\gen_ramb[31].ramb_inst_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[10]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[9]\,
      O => \gen_ramb[31].ramb_inst_i_30_n_0\
    );
\gen_ramb[31].ramb_inst_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF03555FFFF3555"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[8]\,
      I1 => \m_raddr_reg_n_0_[9]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \m_raddr_reg_n_0_[10]\,
      O => \gen_ramb[31].ramb_inst_i_31_n_0\
    );
\gen_ramb[31].ramb_inst_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_rburst_reg_n_0_[1]\,
      I1 => \m_rburst_reg_n_0_[0]\,
      O => \gen_ramb[31].ramb_inst_i_32_n_0\
    );
\gen_ramb[31].ramb_inst_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F0F030F5FFFF3F"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[8]\,
      I1 => \m_raddr_reg_n_0_[9]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      I4 => \m_rsize_reg_n_0_[0]\,
      I5 => \m_raddr_reg_n_0_[7]\,
      O => \gen_ramb[31].ramb_inst_i_33_n_0\
    );
\gen_ramb[31].ramb_inst_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF03555FFFF3555"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[4]\,
      I1 => \m_raddr_reg_n_0_[7]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \m_raddr_reg_n_0_[8]\,
      O => \gen_ramb[31].ramb_inst_i_34_n_0\
    );
\gen_ramb[31].ramb_inst_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_rsize_reg_n_0_[1]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      O => \gen_ramb[31].ramb_inst_i_35_n_0\
    );
\gen_ramb[31].ramb_inst_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[4]\,
      I1 => \m_rsize_reg_n_0_[1]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_raddr_reg_n_0_[3]\,
      O => \gen_ramb[31].ramb_inst_i_36_n_0\
    );
\gen_ramb[31].ramb_inst_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF05333FFFF5333"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[3]\,
      I1 => \m_raddr_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \m_raddr_reg_n_0_[4]\,
      O => \gen_ramb[31].ramb_inst_i_37_n_0\
    );
\gen_ramb[31].ramb_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0004"
    )
        port map (
      I0 => \gen_ramb[31].ramb_inst_i_22_n_0\,
      I1 => \s_raddr_reg_n_0_[9]\,
      I2 => \gen_ramb[31].ramb_inst_i_21_n_0\,
      I3 => s_conv_size(2),
      I4 => \s_raddr_reg_n_0_[8]\,
      I5 => \gen_ramb[31].ramb_inst_i_23_n_0\,
      O => \gen_ramb[31].ramb_inst_i_4_n_0\
    );
\gen_ramb[31].ramb_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \gen_ramb[31].ramb_inst_i_21_n_0\,
      I1 => \s_raddr_reg_n_0_[9]\,
      I2 => \gen_ramb[31].ramb_inst_i_24_n_0\,
      I3 => \s_raddr_reg_n_0_[10]\,
      I4 => s_conv_size(2),
      I5 => \gen_ramb[31].ramb_inst_i_25_n_0\,
      O => \gen_ramb[31].ramb_inst_i_5_n_0\
    );
\gen_ramb[31].ramb_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \gen_ramb[31].ramb_inst_i_21_n_0\,
      I1 => \s_raddr_reg_n_0_[8]\,
      I2 => \gen_ramb[31].ramb_inst_i_24_n_0\,
      I3 => \s_raddr_reg_n_0_[9]\,
      I4 => s_conv_size(2),
      I5 => \gen_ramb[31].ramb_inst_i_26_n_0\,
      O => \gen_ramb[31].ramb_inst_i_6_n_0\
    );
\gen_ramb[31].ramb_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E000FFFF"
    )
        port map (
      I0 => s_conv_size(1),
      I1 => s_conv_size(0),
      I2 => s_conv_size(2),
      I3 => \s_raddr_reg_n_0_[8]\,
      I4 => \gen_ramb[31].ramb_inst_i_27_n_0\,
      I5 => \gen_ramb[31].ramb_inst_i_21_n_0\,
      O => \gen_ramb[31].ramb_inst_i_7_n_0\
    );
\gen_ramb[31].ramb_inst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E000FFFF"
    )
        port map (
      I0 => s_conv_size(1),
      I1 => s_conv_size(0),
      I2 => s_conv_size(2),
      I3 => \s_raddr_reg_n_0_[7]\,
      I4 => \gen_ramb[31].ramb_inst_i_28_n_0\,
      I5 => \gen_ramb[31].ramb_inst_i_21_n_0\,
      O => \gen_ramb[31].ramb_inst_i_8_n_0\
    );
\gen_ramb[31].ramb_inst_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FEFEFE020202"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[12]\,
      I1 => \m_rburst_reg_n_0_[1]\,
      I2 => \m_rburst_reg_n_0_[0]\,
      I3 => \gen_ramb[31].ramb_inst_i_29_n_0\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \gen_ramb[31].ramb_inst_i_30_n_0\,
      O => m_rbuf_addr(10)
    );
\gen_ramb[3].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(483),
      DIADI(14) => m_axi_rdata(451),
      DIADI(13) => m_axi_rdata(419),
      DIADI(12) => m_axi_rdata(387),
      DIADI(11) => m_axi_rdata(355),
      DIADI(10) => m_axi_rdata(323),
      DIADI(9) => m_axi_rdata(291),
      DIADI(8) => m_axi_rdata(259),
      DIADI(7) => m_axi_rdata(227),
      DIADI(6) => m_axi_rdata(195),
      DIADI(5) => m_axi_rdata(163),
      DIADI(4) => m_axi_rdata(131),
      DIADI(3) => m_axi_rdata(99),
      DIADI(2) => m_axi_rdata(67),
      DIADI(1) => m_axi_rdata(35),
      DIADI(0) => m_axi_rdata(3),
      DIBDI(15) => m_axi_rdata(995),
      DIBDI(14) => m_axi_rdata(963),
      DIBDI(13) => m_axi_rdata(931),
      DIBDI(12) => m_axi_rdata(899),
      DIBDI(11) => m_axi_rdata(867),
      DIBDI(10) => m_axi_rdata(835),
      DIBDI(9) => m_axi_rdata(803),
      DIBDI(8) => m_axi_rdata(771),
      DIBDI(7) => m_axi_rdata(739),
      DIBDI(6) => m_axi_rdata(707),
      DIBDI(5) => m_axi_rdata(675),
      DIBDI(4) => m_axi_rdata(643),
      DIBDI(3) => m_axi_rdata(611),
      DIBDI(2) => m_axi_rdata(579),
      DIBDI(1) => m_axi_rdata(547),
      DIBDI(0) => m_axi_rdata(515),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[3].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(35),
      DOADO(0) => s_axi_rdata(3),
      DOBDO(15 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[3].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[4].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(484),
      DIADI(14) => m_axi_rdata(452),
      DIADI(13) => m_axi_rdata(420),
      DIADI(12) => m_axi_rdata(388),
      DIADI(11) => m_axi_rdata(356),
      DIADI(10) => m_axi_rdata(324),
      DIADI(9) => m_axi_rdata(292),
      DIADI(8) => m_axi_rdata(260),
      DIADI(7) => m_axi_rdata(228),
      DIADI(6) => m_axi_rdata(196),
      DIADI(5) => m_axi_rdata(164),
      DIADI(4) => m_axi_rdata(132),
      DIADI(3) => m_axi_rdata(100),
      DIADI(2) => m_axi_rdata(68),
      DIADI(1) => m_axi_rdata(36),
      DIADI(0) => m_axi_rdata(4),
      DIBDI(15) => m_axi_rdata(996),
      DIBDI(14) => m_axi_rdata(964),
      DIBDI(13) => m_axi_rdata(932),
      DIBDI(12) => m_axi_rdata(900),
      DIBDI(11) => m_axi_rdata(868),
      DIBDI(10) => m_axi_rdata(836),
      DIBDI(9) => m_axi_rdata(804),
      DIBDI(8) => m_axi_rdata(772),
      DIBDI(7) => m_axi_rdata(740),
      DIBDI(6) => m_axi_rdata(708),
      DIBDI(5) => m_axi_rdata(676),
      DIBDI(4) => m_axi_rdata(644),
      DIBDI(3) => m_axi_rdata(612),
      DIBDI(2) => m_axi_rdata(580),
      DIBDI(1) => m_axi_rdata(548),
      DIBDI(0) => m_axi_rdata(516),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[4].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(36),
      DOADO(0) => s_axi_rdata(4),
      DOBDO(15 downto 0) => \NLW_gen_ramb[4].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[4].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[4].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[5].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(485),
      DIADI(14) => m_axi_rdata(453),
      DIADI(13) => m_axi_rdata(421),
      DIADI(12) => m_axi_rdata(389),
      DIADI(11) => m_axi_rdata(357),
      DIADI(10) => m_axi_rdata(325),
      DIADI(9) => m_axi_rdata(293),
      DIADI(8) => m_axi_rdata(261),
      DIADI(7) => m_axi_rdata(229),
      DIADI(6) => m_axi_rdata(197),
      DIADI(5) => m_axi_rdata(165),
      DIADI(4) => m_axi_rdata(133),
      DIADI(3) => m_axi_rdata(101),
      DIADI(2) => m_axi_rdata(69),
      DIADI(1) => m_axi_rdata(37),
      DIADI(0) => m_axi_rdata(5),
      DIBDI(15) => m_axi_rdata(997),
      DIBDI(14) => m_axi_rdata(965),
      DIBDI(13) => m_axi_rdata(933),
      DIBDI(12) => m_axi_rdata(901),
      DIBDI(11) => m_axi_rdata(869),
      DIBDI(10) => m_axi_rdata(837),
      DIBDI(9) => m_axi_rdata(805),
      DIBDI(8) => m_axi_rdata(773),
      DIBDI(7) => m_axi_rdata(741),
      DIBDI(6) => m_axi_rdata(709),
      DIBDI(5) => m_axi_rdata(677),
      DIBDI(4) => m_axi_rdata(645),
      DIBDI(3) => m_axi_rdata(613),
      DIBDI(2) => m_axi_rdata(581),
      DIBDI(1) => m_axi_rdata(549),
      DIBDI(0) => m_axi_rdata(517),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[5].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(37),
      DOADO(0) => s_axi_rdata(5),
      DOBDO(15 downto 0) => \NLW_gen_ramb[5].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[5].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[5].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[6].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(486),
      DIADI(14) => m_axi_rdata(454),
      DIADI(13) => m_axi_rdata(422),
      DIADI(12) => m_axi_rdata(390),
      DIADI(11) => m_axi_rdata(358),
      DIADI(10) => m_axi_rdata(326),
      DIADI(9) => m_axi_rdata(294),
      DIADI(8) => m_axi_rdata(262),
      DIADI(7) => m_axi_rdata(230),
      DIADI(6) => m_axi_rdata(198),
      DIADI(5) => m_axi_rdata(166),
      DIADI(4) => m_axi_rdata(134),
      DIADI(3) => m_axi_rdata(102),
      DIADI(2) => m_axi_rdata(70),
      DIADI(1) => m_axi_rdata(38),
      DIADI(0) => m_axi_rdata(6),
      DIBDI(15) => m_axi_rdata(998),
      DIBDI(14) => m_axi_rdata(966),
      DIBDI(13) => m_axi_rdata(934),
      DIBDI(12) => m_axi_rdata(902),
      DIBDI(11) => m_axi_rdata(870),
      DIBDI(10) => m_axi_rdata(838),
      DIBDI(9) => m_axi_rdata(806),
      DIBDI(8) => m_axi_rdata(774),
      DIBDI(7) => m_axi_rdata(742),
      DIBDI(6) => m_axi_rdata(710),
      DIBDI(5) => m_axi_rdata(678),
      DIBDI(4) => m_axi_rdata(646),
      DIBDI(3) => m_axi_rdata(614),
      DIBDI(2) => m_axi_rdata(582),
      DIBDI(1) => m_axi_rdata(550),
      DIBDI(0) => m_axi_rdata(518),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[6].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(38),
      DOADO(0) => s_axi_rdata(6),
      DOBDO(15 downto 0) => \NLW_gen_ramb[6].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[6].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[6].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[7].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(487),
      DIADI(14) => m_axi_rdata(455),
      DIADI(13) => m_axi_rdata(423),
      DIADI(12) => m_axi_rdata(391),
      DIADI(11) => m_axi_rdata(359),
      DIADI(10) => m_axi_rdata(327),
      DIADI(9) => m_axi_rdata(295),
      DIADI(8) => m_axi_rdata(263),
      DIADI(7) => m_axi_rdata(231),
      DIADI(6) => m_axi_rdata(199),
      DIADI(5) => m_axi_rdata(167),
      DIADI(4) => m_axi_rdata(135),
      DIADI(3) => m_axi_rdata(103),
      DIADI(2) => m_axi_rdata(71),
      DIADI(1) => m_axi_rdata(39),
      DIADI(0) => m_axi_rdata(7),
      DIBDI(15) => m_axi_rdata(999),
      DIBDI(14) => m_axi_rdata(967),
      DIBDI(13) => m_axi_rdata(935),
      DIBDI(12) => m_axi_rdata(903),
      DIBDI(11) => m_axi_rdata(871),
      DIBDI(10) => m_axi_rdata(839),
      DIBDI(9) => m_axi_rdata(807),
      DIBDI(8) => m_axi_rdata(775),
      DIBDI(7) => m_axi_rdata(743),
      DIBDI(6) => m_axi_rdata(711),
      DIBDI(5) => m_axi_rdata(679),
      DIBDI(4) => m_axi_rdata(647),
      DIBDI(3) => m_axi_rdata(615),
      DIBDI(2) => m_axi_rdata(583),
      DIBDI(1) => m_axi_rdata(551),
      DIBDI(0) => m_axi_rdata(519),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[7].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(39),
      DOADO(0) => s_axi_rdata(7),
      DOBDO(15 downto 0) => \NLW_gen_ramb[7].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[7].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[7].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(7),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[7].ramb_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2022"
    )
        port map (
      I0 => \gen_ramb[31].ramb_inst_i_19_n_0\,
      I1 => \m_raddr_reg_n_0_[1]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_raddr_reg_n_0_[0]\,
      I4 => \m_rsize_reg_n_0_[2]\,
      I5 => \m_rsize_reg_n_0_[1]\,
      O => m_rbuf_en(7)
    );
\gen_ramb[8].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(488),
      DIADI(14) => m_axi_rdata(456),
      DIADI(13) => m_axi_rdata(424),
      DIADI(12) => m_axi_rdata(392),
      DIADI(11) => m_axi_rdata(360),
      DIADI(10) => m_axi_rdata(328),
      DIADI(9) => m_axi_rdata(296),
      DIADI(8) => m_axi_rdata(264),
      DIADI(7) => m_axi_rdata(232),
      DIADI(6) => m_axi_rdata(200),
      DIADI(5) => m_axi_rdata(168),
      DIADI(4) => m_axi_rdata(136),
      DIADI(3) => m_axi_rdata(104),
      DIADI(2) => m_axi_rdata(72),
      DIADI(1) => m_axi_rdata(40),
      DIADI(0) => m_axi_rdata(8),
      DIBDI(15) => m_axi_rdata(1000),
      DIBDI(14) => m_axi_rdata(968),
      DIBDI(13) => m_axi_rdata(936),
      DIBDI(12) => m_axi_rdata(904),
      DIBDI(11) => m_axi_rdata(872),
      DIBDI(10) => m_axi_rdata(840),
      DIBDI(9) => m_axi_rdata(808),
      DIBDI(8) => m_axi_rdata(776),
      DIBDI(7) => m_axi_rdata(744),
      DIBDI(6) => m_axi_rdata(712),
      DIBDI(5) => m_axi_rdata(680),
      DIBDI(4) => m_axi_rdata(648),
      DIBDI(3) => m_axi_rdata(616),
      DIBDI(2) => m_axi_rdata(584),
      DIBDI(1) => m_axi_rdata(552),
      DIBDI(0) => m_axi_rdata(520),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[8].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(40),
      DOADO(0) => s_axi_rdata(8),
      DOBDO(15 downto 0) => \NLW_gen_ramb[8].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[8].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[8].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\gen_ramb[9].ramb_inst\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => s_buf(2 downto 0),
      ADDRARDADDR(10) => \gen_ramb[31].ramb_inst_i_3_n_0\,
      ADDRARDADDR(9) => \gen_ramb[31].ramb_inst_i_4_n_0\,
      ADDRARDADDR(8) => \gen_ramb[31].ramb_inst_i_5_n_0\,
      ADDRARDADDR(7) => \gen_ramb[31].ramb_inst_i_6_n_0\,
      ADDRARDADDR(6) => \gen_ramb[31].ramb_inst_i_7_n_0\,
      ADDRARDADDR(5) => \gen_ramb[31].ramb_inst_i_8_n_0\,
      ADDRARDADDR(4) => data6,
      ADDRARDADDR(3) => \s_raddr_reg_n_0_[5]\,
      ADDRARDADDR(2) => \s_raddr_reg_n_0_[4]\,
      ADDRARDADDR(1) => \s_raddr_reg_n_0_[3]\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 11) => m_buf(2 downto 0),
      ADDRBWRADDR(10 downto 5) => m_rbuf_addr(10 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DIADI(15) => m_axi_rdata(489),
      DIADI(14) => m_axi_rdata(457),
      DIADI(13) => m_axi_rdata(425),
      DIADI(12) => m_axi_rdata(393),
      DIADI(11) => m_axi_rdata(361),
      DIADI(10) => m_axi_rdata(329),
      DIADI(9) => m_axi_rdata(297),
      DIADI(8) => m_axi_rdata(265),
      DIADI(7) => m_axi_rdata(233),
      DIADI(6) => m_axi_rdata(201),
      DIADI(5) => m_axi_rdata(169),
      DIADI(4) => m_axi_rdata(137),
      DIADI(3) => m_axi_rdata(105),
      DIADI(2) => m_axi_rdata(73),
      DIADI(1) => m_axi_rdata(41),
      DIADI(0) => m_axi_rdata(9),
      DIBDI(15) => m_axi_rdata(1001),
      DIBDI(14) => m_axi_rdata(969),
      DIBDI(13) => m_axi_rdata(937),
      DIBDI(12) => m_axi_rdata(905),
      DIBDI(11) => m_axi_rdata(873),
      DIBDI(10) => m_axi_rdata(841),
      DIBDI(9) => m_axi_rdata(809),
      DIBDI(8) => m_axi_rdata(777),
      DIBDI(7) => m_axi_rdata(745),
      DIBDI(6) => m_axi_rdata(713),
      DIBDI(5) => m_axi_rdata(681),
      DIBDI(4) => m_axi_rdata(649),
      DIBDI(3) => m_axi_rdata(617),
      DIBDI(2) => m_axi_rdata(585),
      DIBDI(1) => m_axi_rdata(553),
      DIBDI(0) => m_axi_rdata(521),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_gen_ramb[9].ramb_inst_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1) => s_axi_rdata(41),
      DOADO(0) => s_axi_rdata(9),
      DOBDO(15 downto 0) => \NLW_gen_ramb[9].ramb_inst_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_ramb[9].ramb_inst_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_ramb[9].ramb_inst_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \gen_ramb[15].ramb_inst_i_1_n_0\,
      ENBWREN => m_rbuf_en(15),
      REGCEAREGCE => \gen_ramb[15].ramb_inst_i_1_n_0\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => f_m_rbuf_we(3 downto 0)
    );
\m_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_buf(0),
      O => \m_buf[0]_i_1_n_0\
    );
\m_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_buf(0),
      I1 => m_buf(1),
      O => \m_buf[1]_i_1_n_0\
    );
\m_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_buf(0),
      I1 => m_buf(1),
      I2 => m_buf(2),
      O => \m_buf[2]_i_1_n_0\
    );
\m_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => \m_buf[0]_i_1_n_0\,
      Q => m_buf(0),
      R => \^s_rcnt_reg[0]_0\
    );
\m_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => \m_buf[1]_i_1_n_0\,
      Q => m_buf(1),
      R => \^s_rcnt_reg[0]_0\
    );
\m_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => \m_buf[2]_i_1_n_0\,
      Q => m_buf(2),
      R => \^s_rcnt_reg[0]_0\
    );
m_cmd_fifo: entity work.\pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized1\
     port map (
      almost_empty => NLW_m_cmd_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_m_cmd_fifo_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_m_cmd_fifo_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_m_cmd_fifo_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_m_cmd_fifo_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_m_cmd_fifo_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_m_cmd_fifo_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_m_cmd_fifo_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_m_cmd_fifo_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_m_cmd_fifo_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_m_cmd_fifo_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_m_cmd_fifo_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_m_cmd_fifo_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_m_cmd_fifo_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_m_cmd_fifo_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_m_cmd_fifo_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_m_cmd_fifo_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_m_cmd_fifo_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_m_cmd_fifo_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_m_cmd_fifo_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_m_cmd_fifo_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_m_cmd_fifo_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_m_cmd_fifo_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_m_cmd_fifo_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_m_cmd_fifo_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_m_cmd_fifo_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_m_cmd_fifo_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_m_cmd_fifo_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_m_cmd_fifo_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_m_cmd_fifo_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_m_cmd_fifo_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_m_cmd_fifo_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_m_cmd_fifo_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_m_cmd_fifo_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_m_cmd_fifo_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_m_cmd_fifo_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_m_cmd_fifo_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_m_cmd_fifo_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_m_cmd_fifo_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_m_cmd_fifo_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => CLK,
      data_count(4 downto 0) => NLW_m_cmd_fifo_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_m_cmd_fifo_dbiterr_UNCONNECTED,
      din(23 downto 13) => \^m_axi_araddr\(10 downto 0),
      din(12 downto 0) => \^din\(12 downto 0),
      dout(23 downto 13) => m_r_cmd(23 downto 13),
      dout(12 downto 9) => NLW_m_cmd_fifo_dout_UNCONNECTED(12 downto 9),
      dout(8 downto 6) => m_r_cmd(8 downto 6),
      dout(5) => NLW_m_cmd_fifo_dout_UNCONNECTED(5),
      dout(4 downto 0) => m_r_cmd(4 downto 0),
      empty => m_cmd_empty,
      full => m_cmd_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_m_cmd_fifo_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_m_cmd_fifo_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_m_cmd_fifo_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_m_cmd_fifo_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_m_cmd_fifo_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_m_cmd_fifo_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_m_cmd_fifo_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_m_cmd_fifo_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_m_cmd_fifo_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_m_cmd_fifo_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_m_cmd_fifo_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_m_cmd_fifo_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_m_cmd_fifo_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_m_cmd_fifo_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_m_cmd_fifo_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_m_cmd_fifo_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_m_cmd_fifo_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_m_cmd_fifo_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_m_cmd_fifo_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_m_cmd_fifo_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_m_cmd_fifo_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_m_cmd_fifo_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_m_cmd_fifo_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_m_cmd_fifo_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_m_cmd_fifo_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_m_cmd_fifo_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_m_cmd_fifo_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_m_cmd_fifo_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_m_cmd_fifo_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_m_cmd_fifo_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_m_cmd_fifo_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_m_cmd_fifo_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_m_cmd_fifo_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_m_cmd_fifo_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_m_cmd_fifo_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_m_cmd_fifo_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_m_cmd_fifo_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_m_cmd_fifo_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_m_cmd_fifo_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_m_cmd_fifo_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_m_cmd_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_m_cmd_fifo_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_m_cmd_fifo_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_m_cmd_fifo_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => m_cmd_pop,
      rd_rst => '0',
      rd_rst_busy => NLW_m_cmd_fifo_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_m_cmd_fifo_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_m_cmd_fifo_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_m_cmd_fifo_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_m_cmd_fifo_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_m_cmd_fifo_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_m_cmd_fifo_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_m_cmd_fifo_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_m_cmd_fifo_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_m_cmd_fifo_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_m_cmd_fifo_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_m_cmd_fifo_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_m_cmd_fifo_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_m_cmd_fifo_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_m_cmd_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_m_cmd_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => reset_r,
      underflow => NLW_m_cmd_fifo_underflow_UNCONNECTED,
      valid => NLW_m_cmd_fifo_valid_UNCONNECTED,
      wr_ack => NLW_m_cmd_fifo_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_m_cmd_fifo_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => ar_pop,
      wr_rst => '0',
      wr_rst_busy => NLW_m_cmd_fifo_wr_rst_busy_UNCONNECTED
    );
m_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000808080FF"
    )
        port map (
      I0 => \^m_axi_rready\,
      I1 => m_axi_rvalid,
      I2 => m_axi_rlast,
      I3 => rresp_fifo_full,
      I4 => m_cmd_valid_reg_n_0,
      I5 => m_cmd_empty,
      O => m_cmd_pop
    );
m_cmd_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0A0E0A0E0A0E0"
    )
        port map (
      I0 => m_cmd_valid_reg_n_0,
      I1 => m_cmd_valid_i_2_n_0,
      I2 => \out\,
      I3 => m_cmd_empty,
      I4 => \gen_ramb[31].ramb_inst_i_19_n_0\,
      I5 => m_axi_rlast,
      O => m_cmd_valid_i_1_n_0
    );
m_cmd_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_rready\,
      I1 => rresp_fifo_full,
      O => m_cmd_valid_i_2_n_0
    );
m_cmd_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => m_cmd_valid_i_1_n_0,
      Q => m_cmd_valid_reg_n_0,
      R => '0'
    );
m_raddr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m_raddr0_carry_n_0,
      CO(2) => m_raddr0_carry_n_1,
      CO(1) => m_raddr0_carry_n_2,
      CO(0) => m_raddr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \m_raddr_reg_n_0_[7]\,
      DI(0) => '0',
      O(3) => m_raddr0_carry_n_4,
      O(2) => m_raddr0_carry_n_5,
      O(1) => m_raddr0_carry_n_6,
      O(0) => m_raddr0_carry_n_7,
      S(3) => m_raddr0_carry_i_1_n_0,
      S(2) => m_raddr0_carry_i_2_n_0,
      S(1) => m_raddr0_carry_i_3_n_0,
      S(0) => m_raddr0_carry_i_4_n_0
    );
\m_raddr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => m_raddr0_carry_n_0,
      CO(3 downto 2) => \NLW_m_raddr0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_raddr0_carry__0_n_2\,
      CO(0) => \m_raddr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_m_raddr0_carry__0_O_UNCONNECTED\(3),
      O(2) => \m_raddr0_carry__0_n_5\,
      O(1) => \m_raddr0_carry__0_n_6\,
      O(0) => \m_raddr0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \m_raddr0_carry__0_i_1_n_0\,
      S(1) => \m_raddr0_carry__0_i_2_n_0\,
      S(0) => \m_raddr0_carry__0_i_3_n_0\
    );
\m_raddr0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[12]\,
      O => \m_raddr0_carry__0_i_1_n_0\
    );
\m_raddr0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[11]\,
      O => \m_raddr0_carry__0_i_2_n_0\
    );
\m_raddr0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[10]\,
      O => \m_raddr0_carry__0_i_3_n_0\
    );
m_raddr0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[9]\,
      O => m_raddr0_carry_i_1_n_0
    );
m_raddr0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[8]\,
      O => m_raddr0_carry_i_2_n_0
    );
m_raddr0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[7]\,
      O => m_raddr0_carry_i_3_n_0
    );
m_raddr0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in_1(1),
      O => m_raddr0_carry_i_4_n_0
    );
\m_raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => \m_raddr[0]_i_2_n_0\,
      I1 => \m_raddr[6]_i_3_n_0\,
      I2 => m_r_cmd(13),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(4),
      O => \m_raddr[0]_i_1_n_0\
    );
\m_raddr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => m_raddr_incr(0),
      I1 => \m_rburst_reg_n_0_[0]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      I3 => \m_raddr_reg_n_0_[0]\,
      I4 => \m_raddr[6]_i_4_n_0\,
      O => \m_raddr[0]_i_2_n_0\
    );
\m_raddr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE020000"
    )
        port map (
      I0 => \m_raddr0_carry__0_n_7\,
      I1 => \m_rburst_reg_n_0_[1]\,
      I2 => \m_rburst_reg_n_0_[0]\,
      I3 => m_raddr_incr(10),
      I4 => \m_raddr[12]_i_4_n_0\,
      I5 => \m_raddr[10]_i_2_n_0\,
      O => \m_raddr[10]_i_1_n_0\
    );
\m_raddr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \m_raddr[8]_i_3_n_0\,
      I1 => m_r_cmd(8),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(23),
      O => \m_raddr[10]_i_2_n_0\
    );
\m_raddr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \m_raddr[12]_i_4_n_0\,
      I1 => m_raddr_incr(11),
      I2 => \m_rburst_reg_n_0_[0]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_raddr0_carry__0_n_6\,
      O => \m_raddr[11]_i_1_n_0\
    );
\m_raddr[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[11]\,
      O => \m_raddr[11]_i_3_n_0\
    );
\m_raddr[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[10]\,
      O => \m_raddr[11]_i_4_n_0\
    );
\m_raddr[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[9]\,
      O => \m_raddr[11]_i_5_n_0\
    );
\m_raddr[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[8]\,
      O => \m_raddr[11]_i_6_n_0\
    );
\m_raddr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \^m_axi_rready\,
      I1 => m_axi_rvalid,
      I2 => rresp_fifo_full,
      I3 => m_cmd_valid_reg_n_0,
      I4 => m_cmd_empty,
      O => m_wrap_cnt
    );
\m_raddr[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => m_raddr_incr(12),
      I1 => \m_rburst_reg_n_0_[0]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      I3 => \m_raddr0_carry__0_n_5\,
      I4 => \m_raddr[12]_i_4_n_0\,
      O => \m_raddr[12]_i_2_n_0\
    );
\m_raddr[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \m_raddr[6]_i_3_n_0\,
      I1 => \m_rburst_reg_n_0_[0]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      I3 => \m_wrap_cnt[3]_i_2_n_0\,
      I4 => \m_wrap_cnt_reg_n_0_[3]\,
      O => \m_raddr[12]_i_4_n_0\
    );
\m_raddr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[12]\,
      O => \m_raddr[12]_i_5_n_0\
    );
\m_raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \m_raddr[1]_i_2_n_0\,
      I1 => \m_raddr[6]_i_3_n_0\,
      I2 => m_r_cmd(14),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(3),
      O => \m_raddr[1]_i_1_n_0\
    );
\m_raddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(1),
      I1 => \m_raddr[2]_i_3_n_0\,
      I2 => \m_raddr_reg_n_0_[1]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(1),
      O => \m_raddr[1]_i_2_n_0\
    );
\m_raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8B8B8"
    )
        port map (
      I0 => \m_raddr[2]_i_2_n_0\,
      I1 => \m_raddr[6]_i_3_n_0\,
      I2 => m_r_cmd(15),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(4),
      O => \m_raddr[2]_i_1_n_0\
    );
\m_raddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(2),
      I1 => \m_raddr[2]_i_3_n_0\,
      I2 => \m_raddr_reg_n_0_[2]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(2),
      O => \m_raddr[2]_i_2_n_0\
    );
\m_raddr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[2]\,
      I1 => \m_wrap_cnt_reg_n_0_[3]\,
      I2 => \m_rburst_reg_n_0_[1]\,
      I3 => \m_wrap_cnt_reg_n_0_[1]\,
      I4 => \m_wrap_cnt_reg_n_0_[0]\,
      I5 => \m_rburst_reg_n_0_[0]\,
      O => \m_raddr[2]_i_3_n_0\
    );
\m_raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \m_raddr[3]_i_2_n_0\,
      I1 => \m_raddr[6]_i_3_n_0\,
      I2 => m_r_cmd(16),
      I3 => m_r_cmd(4),
      O => \m_raddr[3]_i_1_n_0\
    );
\m_raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(3),
      I1 => \m_raddr[6]_i_4_n_0\,
      I2 => \m_raddr_reg_n_0_[3]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(3),
      O => \m_raddr[3]_i_2_n_0\
    );
\m_raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B8B8B8B8B8"
    )
        port map (
      I0 => \m_raddr[4]_i_2_n_0\,
      I1 => \m_raddr[6]_i_3_n_0\,
      I2 => m_r_cmd(17),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(4),
      O => \m_raddr[4]_i_1_n_0\
    );
\m_raddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(4),
      I1 => \m_raddr[6]_i_4_n_0\,
      I2 => \m_raddr_reg_n_0_[4]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(4),
      O => \m_raddr[4]_i_2_n_0\
    );
\m_raddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \m_raddr[5]_i_2_n_0\,
      I1 => \m_raddr[6]_i_3_n_0\,
      I2 => m_r_cmd(18),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(3),
      O => \m_raddr[5]_i_1_n_0\
    );
\m_raddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(5),
      I1 => \m_raddr[6]_i_4_n_0\,
      I2 => \m_raddr_reg_n_0_[5]\,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(5),
      O => \m_raddr[5]_i_2_n_0\
    );
\m_raddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => \m_raddr[6]_i_2_n_0\,
      I1 => \m_raddr[6]_i_3_n_0\,
      I2 => m_r_cmd(19),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(3),
      O => \m_raddr[6]_i_1_n_0\
    );
\m_raddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8888888B8"
    )
        port map (
      I0 => m_wrap_addr(6),
      I1 => \m_raddr[6]_i_4_n_0\,
      I2 => m_raddr0_carry_n_7,
      I3 => \m_rburst_reg_n_0_[1]\,
      I4 => \m_rburst_reg_n_0_[0]\,
      I5 => m_raddr_incr(6),
      O => \m_raddr[6]_i_2_n_0\
    );
\m_raddr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEFEFEFEFEFEFE"
    )
        port map (
      I0 => m_cmd_empty,
      I1 => m_cmd_valid_reg_n_0,
      I2 => rresp_fifo_full,
      I3 => m_axi_rlast,
      I4 => m_axi_rvalid,
      I5 => \^m_axi_rready\,
      O => \m_raddr[6]_i_3_n_0\
    );
\m_raddr[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[2]\,
      I1 => \m_wrap_cnt_reg_n_0_[1]\,
      I2 => \m_wrap_cnt_reg_n_0_[0]\,
      I3 => \m_wrap_cnt_reg_n_0_[3]\,
      I4 => \m_rburst_reg_n_0_[1]\,
      I5 => \m_rburst_reg_n_0_[0]\,
      O => \m_raddr[6]_i_4_n_0\
    );
\m_raddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => m_raddr0_carry_n_6,
      I1 => \gen_ramb[31].ramb_inst_i_32_n_0\,
      I2 => m_raddr_incr(7),
      I3 => \m_raddr[12]_i_4_n_0\,
      I4 => \m_raddr[7]_i_3_n_0\,
      I5 => \m_raddr[8]_i_3_n_0\,
      O => \m_raddr[7]_i_1_n_0\
    );
\m_raddr[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[2]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      O => \m_raddr[7]_i_10_n_0\
    );
\m_raddr[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[1]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      O => \m_raddr[7]_i_11_n_0\
    );
\m_raddr[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[0]\,
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      O => \m_raddr[7]_i_12_n_0\
    );
\m_raddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D557F775D777F"
    )
        port map (
      I0 => m_r_cmd(20),
      I1 => m_r_cmd(3),
      I2 => m_r_cmd(6),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(8),
      I5 => m_r_cmd(7),
      O => \m_raddr[7]_i_3_n_0\
    );
\m_raddr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[7]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      O => \m_raddr[7]_i_5_n_0\
    );
\m_raddr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => p_0_in_1(1),
      I1 => \m_rsize_reg_n_0_[0]\,
      I2 => \m_rsize_reg_n_0_[2]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      O => \m_raddr[7]_i_6_n_0\
    );
\m_raddr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[5]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[0]\,
      I3 => \m_rsize_reg_n_0_[1]\,
      O => \m_raddr[7]_i_7_n_0\
    );
\m_raddr[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[4]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      O => \m_raddr[7]_i_8_n_0\
    );
\m_raddr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \m_raddr_reg_n_0_[3]\,
      I1 => \m_rsize_reg_n_0_[2]\,
      I2 => \m_rsize_reg_n_0_[1]\,
      I3 => \m_rsize_reg_n_0_[0]\,
      O => \m_raddr[7]_i_9_n_0\
    );
\m_raddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => m_raddr0_carry_n_5,
      I1 => \gen_ramb[31].ramb_inst_i_32_n_0\,
      I2 => m_raddr_incr(8),
      I3 => \m_raddr[12]_i_4_n_0\,
      I4 => \m_raddr[8]_i_2_n_0\,
      I5 => \m_raddr[8]_i_3_n_0\,
      O => \m_raddr[8]_i_1_n_0\
    );
\m_raddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F5F7FF57FFF7F"
    )
        port map (
      I0 => m_r_cmd(21),
      I1 => m_r_cmd(8),
      I2 => m_r_cmd(2),
      I3 => m_r_cmd(3),
      I4 => m_r_cmd(7),
      I5 => m_r_cmd(6),
      O => \m_raddr[8]_i_2_n_0\
    );
\m_raddr[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => m_r_cmd(4),
      I1 => m_r_cmd(0),
      I2 => m_r_cmd(1),
      I3 => \m_raddr[6]_i_3_n_0\,
      O => \m_raddr[8]_i_3_n_0\
    );
\m_raddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE020000"
    )
        port map (
      I0 => m_raddr0_carry_n_4,
      I1 => \m_rburst_reg_n_0_[1]\,
      I2 => \m_rburst_reg_n_0_[0]\,
      I3 => m_raddr_incr(9),
      I4 => \m_raddr[12]_i_4_n_0\,
      I5 => \m_raddr[9]_i_2_n_0\,
      O => \m_raddr[9]_i_1_n_0\
    );
\m_raddr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000008000"
    )
        port map (
      I0 => \m_raddr[8]_i_3_n_0\,
      I1 => m_r_cmd(22),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(8),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(7),
      O => \m_raddr[9]_i_2_n_0\
    );
\m_raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[0]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[0]\,
      R => '0'
    );
\m_raddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[10]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[10]\,
      R => '0'
    );
\m_raddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[11]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[11]\,
      R => '0'
    );
\m_raddr_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_raddr_reg[7]_i_2_n_0\,
      CO(3) => \m_raddr_reg[11]_i_2_n_0\,
      CO(2) => \m_raddr_reg[11]_i_2_n_1\,
      CO(1) => \m_raddr_reg[11]_i_2_n_2\,
      CO(0) => \m_raddr_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_raddr_incr(11 downto 8),
      S(3) => \m_raddr[11]_i_3_n_0\,
      S(2) => \m_raddr[11]_i_4_n_0\,
      S(1) => \m_raddr[11]_i_5_n_0\,
      S(0) => \m_raddr[11]_i_6_n_0\
    );
\m_raddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[12]_i_2_n_0\,
      Q => \m_raddr_reg_n_0_[12]\,
      R => '0'
    );
\m_raddr_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_raddr_reg[11]_i_2_n_0\,
      CO(3 downto 0) => \NLW_m_raddr_reg[12]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_raddr_reg[12]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => m_raddr_incr(12),
      S(3 downto 1) => B"000",
      S(0) => \m_raddr[12]_i_5_n_0\
    );
\m_raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[1]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[1]\,
      R => '0'
    );
\m_raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[2]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[2]\,
      R => '0'
    );
\m_raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[3]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[3]\,
      R => '0'
    );
\m_raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[4]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[4]\,
      R => '0'
    );
\m_raddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[5]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[5]\,
      R => '0'
    );
\m_raddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[6]_i_1_n_0\,
      Q => p_0_in_1(1),
      R => '0'
    );
\m_raddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[7]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[7]\,
      R => '0'
    );
\m_raddr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_raddr_reg[7]_i_4_n_0\,
      CO(3) => \m_raddr_reg[7]_i_2_n_0\,
      CO(2) => \m_raddr_reg[7]_i_2_n_1\,
      CO(1) => \m_raddr_reg[7]_i_2_n_2\,
      CO(0) => \m_raddr_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \m_raddr_reg_n_0_[7]\,
      DI(2) => p_0_in_1(1),
      DI(1) => \m_raddr_reg_n_0_[5]\,
      DI(0) => \m_raddr_reg_n_0_[4]\,
      O(3 downto 0) => m_raddr_incr(7 downto 4),
      S(3) => \m_raddr[7]_i_5_n_0\,
      S(2) => \m_raddr[7]_i_6_n_0\,
      S(1) => \m_raddr[7]_i_7_n_0\,
      S(0) => \m_raddr[7]_i_8_n_0\
    );
\m_raddr_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_raddr_reg[7]_i_4_n_0\,
      CO(2) => \m_raddr_reg[7]_i_4_n_1\,
      CO(1) => \m_raddr_reg[7]_i_4_n_2\,
      CO(0) => \m_raddr_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \m_raddr_reg_n_0_[3]\,
      DI(2) => \m_raddr_reg_n_0_[2]\,
      DI(1) => \m_raddr_reg_n_0_[1]\,
      DI(0) => \m_raddr_reg_n_0_[0]\,
      O(3 downto 0) => m_raddr_incr(3 downto 0),
      S(3) => \m_raddr[7]_i_9_n_0\,
      S(2) => \m_raddr[7]_i_10_n_0\,
      S(1) => \m_raddr[7]_i_11_n_0\,
      S(0) => \m_raddr[7]_i_12_n_0\
    );
\m_raddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[8]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[8]\,
      R => '0'
    );
\m_raddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_raddr[9]_i_1_n_0\,
      Q => \m_raddr_reg_n_0_[9]\,
      R => '0'
    );
\m_rburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => m_r_cmd(0),
      Q => \m_rburst_reg_n_0_[0]\,
      R => '0'
    );
\m_rburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => m_r_cmd(1),
      Q => \m_rburst_reg_n_0_[1]\,
      R => '0'
    );
m_rresp_fifo_stall_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC80"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => rresp_fifo_full,
      I2 => \^m_axi_rready\,
      I3 => m_rresp_fifo_stall,
      O => m_rresp_fifo_stall_i_1_n_0
    );
m_rresp_fifo_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => m_rresp_fifo_stall_i_1_n_0,
      Q => m_rresp_fifo_stall,
      R => \^s_rcnt_reg[0]_0\
    );
\m_rresp_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rvalid,
      I2 => \^m_axi_rready\,
      I3 => \out\,
      I4 => \m_rresp_reg_reg_n_0_[0]\,
      O => \m_rresp_reg[0]_i_1_n_0\
    );
\m_rresp_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => m_axi_rresp(1),
      I1 => m_axi_rvalid,
      I2 => \^m_axi_rready\,
      I3 => \out\,
      I4 => \m_rresp_reg_reg_n_0_[1]\,
      O => \m_rresp_reg[1]_i_1_n_0\
    );
\m_rresp_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \m_rresp_reg[0]_i_1_n_0\,
      Q => \m_rresp_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_rresp_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \m_rresp_reg[1]_i_1_n_0\,
      Q => \m_rresp_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_rsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => m_r_cmd(2),
      Q => \m_rsize_reg_n_0_[0]\,
      R => '0'
    );
\m_rsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => m_r_cmd(3),
      Q => \m_rsize_reg_n_0_[1]\,
      R => '0'
    );
\m_rsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => m_r_cmd(4),
      Q => \m_rsize_reg_n_0_[2]\,
      R => '0'
    );
\m_wrap_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => m_r_cmd(6),
      I1 => m_r_cmd(2),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(14),
      O => f_m_wrap_addr_return(1)
    );
\m_wrap_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => m_r_cmd(3),
      I1 => m_r_cmd(4),
      I2 => m_r_cmd(15),
      I3 => m_r_cmd(7),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(6),
      O => f_m_wrap_addr_return(2)
    );
\m_wrap_addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => m_r_cmd(4),
      I1 => m_r_cmd(16),
      I2 => \m_wrap_addr[3]_i_2_n_0\,
      O => f_m_wrap_addr_return(3)
    );
\m_wrap_addr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0ACAC"
    )
        port map (
      I0 => m_r_cmd(7),
      I1 => m_r_cmd(8),
      I2 => m_r_cmd(2),
      I3 => m_r_cmd(6),
      I4 => m_r_cmd(3),
      O => \m_wrap_addr[3]_i_2_n_0\
    );
\m_wrap_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => m_r_cmd(4),
      I1 => m_r_cmd(17),
      I2 => \m_wrap_addr[4]_i_2_n_0\,
      O => f_m_wrap_addr_return(4)
    );
\m_wrap_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => m_r_cmd(6),
      I1 => m_r_cmd(7),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(8),
      O => \m_wrap_addr[4]_i_2_n_0\
    );
\m_wrap_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800880888"
    )
        port map (
      I0 => \m_wrap_addr[5]_i_2_n_0\,
      I1 => m_r_cmd(18),
      I2 => m_r_cmd(6),
      I3 => m_r_cmd(4),
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(2),
      O => f_m_wrap_addr_return(5)
    );
\m_wrap_addr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => m_r_cmd(3),
      I1 => m_r_cmd(8),
      I2 => m_r_cmd(2),
      I3 => m_r_cmd(7),
      O => \m_wrap_addr[5]_i_2_n_0\
    );
\m_wrap_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015773777"
    )
        port map (
      I0 => m_r_cmd(3),
      I1 => m_r_cmd(4),
      I2 => m_r_cmd(6),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(8),
      I5 => \m_wrap_addr[6]_i_2_n_0\,
      O => f_m_wrap_addr_return(6)
    );
\m_wrap_addr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088FFFF"
    )
        port map (
      I0 => m_r_cmd(4),
      I1 => m_r_cmd(7),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(2),
      I4 => m_r_cmd(19),
      O => \m_wrap_addr[6]_i_2_n_0\
    );
\m_wrap_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(1),
      Q => m_wrap_addr(1),
      R => '0'
    );
\m_wrap_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(2),
      Q => m_wrap_addr(2),
      R => '0'
    );
\m_wrap_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(3),
      Q => m_wrap_addr(3),
      R => '0'
    );
\m_wrap_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(4),
      Q => m_wrap_addr(4),
      R => '0'
    );
\m_wrap_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(5),
      Q => m_wrap_addr(5),
      R => '0'
    );
\m_wrap_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_cmd_pop,
      D => f_m_wrap_addr_return(6),
      Q => m_wrap_addr(6),
      R => '0'
    );
\m_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44447747"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[0]\,
      I1 => \m_raddr[6]_i_3_n_0\,
      I2 => \m_wrap_cnt[0]_i_2_n_0\,
      I3 => m_r_cmd(4),
      I4 => \m_wrap_cnt[0]_i_3_n_0\,
      O => \m_wrap_cnt[0]_i_1_n_0\
    );
\m_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(16),
      I1 => m_r_cmd(15),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(14),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(13),
      O => \m_wrap_cnt[0]_i_2_n_0\
    );
\m_wrap_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => m_r_cmd(18),
      I1 => m_r_cmd(2),
      I2 => m_r_cmd(17),
      I3 => \m_wrap_cnt[0]_i_4_n_0\,
      I4 => m_r_cmd(3),
      I5 => m_r_cmd(4),
      O => \m_wrap_cnt[0]_i_3_n_0\
    );
\m_wrap_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_r_cmd(20),
      I1 => m_r_cmd(2),
      I2 => m_r_cmd(19),
      O => \m_wrap_cnt[0]_i_4_n_0\
    );
\m_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[1]\,
      I1 => \m_wrap_cnt_reg_n_0_[0]\,
      I2 => \m_raddr[6]_i_3_n_0\,
      I3 => m_r_cmd(6),
      I4 => \m_wrap_cnt_reg[1]_i_2_n_0\,
      O => \m_wrap_cnt[1]_i_1_n_0\
    );
\m_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(17),
      I1 => m_r_cmd(16),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(15),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(14),
      O => \m_wrap_cnt[1]_i_3_n_0\
    );
\m_wrap_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(21),
      I1 => m_r_cmd(20),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(19),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(18),
      O => \m_wrap_cnt[1]_i_4_n_0\
    );
\m_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A900A9FFA900"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[2]\,
      I1 => \m_wrap_cnt_reg_n_0_[0]\,
      I2 => \m_wrap_cnt_reg_n_0_[1]\,
      I3 => \m_raddr[6]_i_3_n_0\,
      I4 => m_r_cmd(7),
      I5 => \m_wrap_cnt_reg[2]_i_2_n_0\,
      O => \m_wrap_cnt[2]_i_1_n_0\
    );
\m_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(18),
      I1 => m_r_cmd(17),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(16),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(15),
      O => \m_wrap_cnt[2]_i_3_n_0\
    );
\m_wrap_cnt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(22),
      I1 => m_r_cmd(21),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(20),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(19),
      O => \m_wrap_cnt[2]_i_4_n_0\
    );
\m_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[3]\,
      I1 => \m_wrap_cnt[3]_i_2_n_0\,
      I2 => \m_raddr[6]_i_3_n_0\,
      I3 => m_r_cmd(8),
      I4 => \m_wrap_cnt_reg[3]_i_3_n_0\,
      O => \m_wrap_cnt[3]_i_1_n_0\
    );
\m_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \m_wrap_cnt_reg_n_0_[0]\,
      I1 => \m_wrap_cnt_reg_n_0_[1]\,
      I2 => \m_wrap_cnt_reg_n_0_[2]\,
      O => \m_wrap_cnt[3]_i_2_n_0\
    );
\m_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(19),
      I1 => m_r_cmd(18),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(17),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(16),
      O => \m_wrap_cnt[3]_i_4_n_0\
    );
\m_wrap_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_r_cmd(23),
      I1 => m_r_cmd(22),
      I2 => m_r_cmd(3),
      I3 => m_r_cmd(21),
      I4 => m_r_cmd(2),
      I5 => m_r_cmd(20),
      O => \m_wrap_cnt[3]_i_5_n_0\
    );
\m_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_wrap_cnt[0]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[0]\,
      R => '0'
    );
\m_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_wrap_cnt[1]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[1]\,
      R => '0'
    );
\m_wrap_cnt_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_wrap_cnt[1]_i_3_n_0\,
      I1 => \m_wrap_cnt[1]_i_4_n_0\,
      O => \m_wrap_cnt_reg[1]_i_2_n_0\,
      S => m_r_cmd(4)
    );
\m_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_wrap_cnt[2]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[2]\,
      R => '0'
    );
\m_wrap_cnt_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_wrap_cnt[2]_i_3_n_0\,
      I1 => \m_wrap_cnt[2]_i_4_n_0\,
      O => \m_wrap_cnt_reg[2]_i_2_n_0\,
      S => m_r_cmd(4)
    );
\m_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => m_wrap_cnt,
      D => \m_wrap_cnt[3]_i_1_n_0\,
      Q => \m_wrap_cnt_reg_n_0_[3]\,
      R => '0'
    );
\m_wrap_cnt_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_wrap_cnt[3]_i_4_n_0\,
      I1 => \m_wrap_cnt[3]_i_5_n_0\,
      O => \m_wrap_cnt_reg[3]_i_3_n_0\,
      S => m_r_cmd(4)
    );
rresp_wrap_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rresp_wrap_i_2_n_0,
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => rresp_wrap_i_3_n_0,
      I3 => rresp_fifo_pop,
      I4 => rresp_wrap_reg_n_0,
      O => rresp_wrap_i_1_n_0
    );
rresp_wrap_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => burst(0),
      I1 => burst(1),
      I2 => s_conv_len(3),
      I3 => s_conv_len(2),
      I4 => s_conv_len(1),
      I5 => s_conv_len(0),
      O => rresp_wrap_i_2_n_0
    );
rresp_wrap_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_r_cmd(18),
      I1 => s_r_cmd(17),
      I2 => s_r_cmd(1),
      I3 => s_r_cmd(0),
      I4 => s_r_cmd(19),
      I5 => s_r_cmd(16),
      O => rresp_wrap_i_3_n_0
    );
rresp_wrap_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rresp_wrap_i_1_n_0,
      Q => rresp_wrap_reg_n_0,
      R => \^s_rcnt_reg[0]_0\
    );
\s_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_buf(0),
      O => \s_buf[0]_i_1_n_0\
    );
\s_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_buf(0),
      I1 => s_buf(1),
      O => \s_buf[1]_i_1_n_0\
    );
\s_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_buf(0),
      I1 => s_buf(1),
      I2 => s_buf(2),
      O => \s_buf[2]_i_1_n_0\
    );
\s_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => \s_buf[0]_i_1_n_0\,
      Q => s_buf(0),
      R => \^s_rcnt_reg[0]_0\
    );
\s_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => \s_buf[1]_i_1_n_0\,
      Q => s_buf(1),
      R => \^s_rcnt_reg[0]_0\
    );
\s_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => \s_buf[2]_i_1_n_0\,
      Q => s_buf(2),
      R => \^s_rcnt_reg[0]_0\
    );
s_cmd_fifo: entity work.\pynq_auto_us_df_0_fifo_generator_v13_1_4__parameterized0\
     port map (
      almost_empty => NLW_s_cmd_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_s_cmd_fifo_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_s_cmd_fifo_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_s_cmd_fifo_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_s_cmd_fifo_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_s_cmd_fifo_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_s_cmd_fifo_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_s_cmd_fifo_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_s_cmd_fifo_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_s_cmd_fifo_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_s_cmd_fifo_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_s_cmd_fifo_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_s_cmd_fifo_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_s_cmd_fifo_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_s_cmd_fifo_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_s_cmd_fifo_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_s_cmd_fifo_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_s_cmd_fifo_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_s_cmd_fifo_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_s_cmd_fifo_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_s_cmd_fifo_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_s_cmd_fifo_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_s_cmd_fifo_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_s_cmd_fifo_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_s_cmd_fifo_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_s_cmd_fifo_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_s_cmd_fifo_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_s_cmd_fifo_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_s_cmd_fifo_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_s_cmd_fifo_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_s_cmd_fifo_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_s_cmd_fifo_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_s_cmd_fifo_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_s_cmd_fifo_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_s_cmd_fifo_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_s_cmd_fifo_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_s_cmd_fifo_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_s_cmd_fifo_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_s_cmd_fifo_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_s_cmd_fifo_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => CLK,
      data_count(4 downto 0) => NLW_s_cmd_fifo_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_s_cmd_fifo_dbiterr_UNCONNECTED,
      din(31 downto 21) => Q(10 downto 0),
      din(20) => '0',
      din(19 downto 16) => s_axi_arlen(3 downto 0),
      din(15 downto 13) => \m_payload_i_reg[37]\(2 downto 0),
      din(12 downto 5) => Q(51 downto 44),
      din(4 downto 2) => Q(37 downto 35),
      din(1 downto 0) => Q(39 downto 38),
      dout(31) => NLW_s_cmd_fifo_dout_UNCONNECTED(31),
      dout(30 downto 0) => s_r_cmd(30 downto 0),
      empty => s_cmd_empty,
      full => s_cmd_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_s_cmd_fifo_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_s_cmd_fifo_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_s_cmd_fifo_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_s_cmd_fifo_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_s_cmd_fifo_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_s_cmd_fifo_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_s_cmd_fifo_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_s_cmd_fifo_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_s_cmd_fifo_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_s_cmd_fifo_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_s_cmd_fifo_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_s_cmd_fifo_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_s_cmd_fifo_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_s_cmd_fifo_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_s_cmd_fifo_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_s_cmd_fifo_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_s_cmd_fifo_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_s_cmd_fifo_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_s_cmd_fifo_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_s_cmd_fifo_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_s_cmd_fifo_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_s_cmd_fifo_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_s_cmd_fifo_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_s_cmd_fifo_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_s_cmd_fifo_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_s_cmd_fifo_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_s_cmd_fifo_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_s_cmd_fifo_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_s_cmd_fifo_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_s_cmd_fifo_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_s_cmd_fifo_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_s_cmd_fifo_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_s_cmd_fifo_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_s_cmd_fifo_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_s_cmd_fifo_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_s_cmd_fifo_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_s_cmd_fifo_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_s_cmd_fifo_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_s_cmd_fifo_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_s_cmd_fifo_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_s_cmd_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_s_cmd_fifo_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_s_cmd_fifo_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_s_cmd_fifo_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => s_buf_0,
      rd_rst => '0',
      rd_rst_busy => NLW_s_cmd_fifo_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_s_cmd_fifo_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_s_cmd_fifo_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_s_cmd_fifo_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_s_cmd_fifo_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_s_cmd_fifo_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_s_cmd_fifo_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_s_cmd_fifo_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_s_cmd_fifo_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_s_cmd_fifo_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_s_cmd_fifo_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_s_cmd_fifo_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_s_cmd_fifo_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_s_cmd_fifo_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_s_cmd_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_s_cmd_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => reset_r,
      underflow => NLW_s_cmd_fifo_underflow_UNCONNECTED,
      valid => NLW_s_cmd_fifo_valid_UNCONNECTED,
      wr_ack => NLW_s_cmd_fifo_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_s_cmd_fifo_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => \^s_cmd_push\,
      wr_rst => '0',
      wr_rst_busy => NLW_s_cmd_fifo_wr_rst_busy_UNCONNECTED
    );
s_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000DF"
    )
        port map (
      I0 => s_rvalid_reg_n_0,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      I3 => rresp_fifo_empty,
      I4 => s_cmd_fifo_i_2_n_0,
      I5 => s_cmd_empty,
      O => s_buf_0
    );
s_cmd_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_rresp_fifo_stall_reg_n_0,
      I1 => \s_rcnt_reg__0\(5),
      I2 => \s_rcnt_reg__0\(4),
      I3 => \s_rcnt_reg__0\(7),
      I4 => \s_rcnt_reg__0\(6),
      I5 => \s_rcnt[6]_i_2_n_0\,
      O => s_cmd_fifo_i_2_n_0
    );
\s_conv_len[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF10"
    )
        port map (
      I0 => s_buf_0,
      I1 => s_conv_len(0),
      I2 => rresp_fifo_pop,
      I3 => s_r_cmd(16),
      O => \s_conv_len[0]_i_1_n_0\
    );
\s_conv_len[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFF4100"
    )
        port map (
      I0 => s_buf_0,
      I1 => s_conv_len(0),
      I2 => s_conv_len(1),
      I3 => rresp_fifo_pop,
      I4 => s_r_cmd(17),
      O => \s_conv_len[1]_i_1_n_0\
    );
\s_conv_len[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBFFFF44410000"
    )
        port map (
      I0 => s_buf_0,
      I1 => s_conv_len(2),
      I2 => s_conv_len(1),
      I3 => s_conv_len(0),
      I4 => rresp_fifo_pop,
      I5 => s_r_cmd(18),
      O => \s_conv_len[2]_i_1_n_0\
    );
\s_conv_len[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEEFFFF41440000"
    )
        port map (
      I0 => s_buf_0,
      I1 => s_conv_len(3),
      I2 => s_conv_len(2),
      I3 => \s_conv_len[3]_i_2_n_0\,
      I4 => rresp_fifo_pop,
      I5 => s_r_cmd(19),
      O => \s_conv_len[3]_i_1_n_0\
    );
\s_conv_len[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_conv_len(0),
      I1 => s_conv_len(1),
      O => \s_conv_len[3]_i_2_n_0\
    );
\s_conv_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rresp_fifo_pop,
      D => \s_conv_len[0]_i_1_n_0\,
      Q => s_conv_len(0),
      R => '0'
    );
\s_conv_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rresp_fifo_pop,
      D => \s_conv_len[1]_i_1_n_0\,
      Q => s_conv_len(1),
      R => '0'
    );
\s_conv_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rresp_fifo_pop,
      D => \s_conv_len[2]_i_1_n_0\,
      Q => s_conv_len(2),
      R => '0'
    );
\s_conv_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rresp_fifo_pop,
      D => \s_conv_len[3]_i_1_n_0\,
      Q => s_conv_len(3),
      R => '0'
    );
\s_conv_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(13),
      Q => s_conv_size(0),
      R => '0'
    );
\s_conv_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(14),
      Q => s_conv_size(1),
      R => '0'
    );
\s_conv_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(15),
      Q => s_conv_size(2),
      R => '0'
    );
\s_id_d1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_id_reg,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      I3 => s_id_d1,
      O => \s_id_d1[0]_i_1_n_0\
    );
\s_id_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_id_d1[0]_i_1_n_0\,
      Q => s_id_d1,
      R => '0'
    );
\s_id_d2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => \^s_rcnt_reg[0]_0\
    );
\s_id_d2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_id_d1,
      I1 => first_rvalid_d1,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid\,
      I4 => \^s_axi_rid\(0),
      O => \s_id_d2[0]_i_2_n_0\
    );
\s_id_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_id_d2[0]_i_2_n_0\,
      Q => \^s_axi_rid\(0),
      R => \^s_rcnt_reg[0]_0\
    );
\s_id_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(20),
      Q => s_id_reg,
      R => '0'
    );
\s_raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008FF0800"
    )
        port map (
      I0 => \s_raddr[0]_i_2_n_0\,
      I1 => s_r_cmd(21),
      I2 => s_r_cmd(4),
      I3 => s_buf_0,
      I4 => s_raddr(0),
      I5 => \s_raddr[12]_i_2_n_0\,
      O => \s_raddr[0]_i_1_n_0\
    );
\s_raddr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_r_cmd(3),
      I1 => s_r_cmd(2),
      O => \s_raddr[0]_i_2_n_0\
    );
\s_raddr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s_raddr[12]_i_2_n_0\,
      I1 => s_raddr(10),
      I2 => s_buf_0,
      O => \s_raddr[10]_i_1_n_0\
    );
\s_raddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s_raddr[12]_i_2_n_0\,
      I1 => s_raddr(11),
      I2 => s_buf_0,
      O => \s_raddr[11]_i_1_n_0\
    );
\s_raddr[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[11]\,
      O => \s_raddr[11]_i_3_n_0\
    );
\s_raddr[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[10]\,
      O => \s_raddr[11]_i_4_n_0\
    );
\s_raddr[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[9]\,
      O => \s_raddr[11]_i_5_n_0\
    );
\s_raddr[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[8]\,
      O => \s_raddr[11]_i_6_n_0\
    );
\s_raddr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \s_raddr[12]_i_2_n_0\,
      I1 => s_raddr(12),
      I2 => s_buf_0,
      O => \s_raddr[12]_i_1_n_0\
    );
\s_raddr[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => burst(0),
      I1 => burst(1),
      I2 => \s_wrap_cnt_reg_n_0_[1]\,
      I3 => \s_wrap_cnt_reg_n_0_[0]\,
      I4 => \s_wrap_cnt_reg_n_0_[2]\,
      I5 => \s_wrap_cnt_reg_n_0_[3]\,
      O => \s_raddr[12]_i_2_n_0\
    );
\s_raddr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[12]\,
      O => \s_raddr[12]_i_4_n_0\
    );
\s_raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr[1]_i_2_n_0\,
      I1 => s_buf_0,
      I2 => s_wrap_addr(1),
      I3 => \s_raddr[12]_i_2_n_0\,
      I4 => s_raddr(1),
      O => \s_raddr[1]_i_1_n_0\
    );
\s_raddr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_r_cmd(22),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(4),
      O => \s_raddr[1]_i_2_n_0\
    );
\s_raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \s_raddr[2]_i_2_n_0\,
      I1 => s_buf_0,
      I2 => s_wrap_addr(2),
      I3 => \s_raddr[12]_i_2_n_0\,
      I4 => s_raddr(2),
      O => \s_raddr[2]_i_1_n_0\
    );
\s_raddr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => s_r_cmd(2),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(23),
      I3 => s_r_cmd(4),
      O => \s_raddr[2]_i_2_n_0\
    );
\s_raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => s_r_cmd(24),
      I1 => s_r_cmd(4),
      I2 => s_buf_0,
      I3 => s_wrap_addr(3),
      I4 => \s_raddr[12]_i_2_n_0\,
      I5 => s_raddr(3),
      O => \s_raddr[3]_i_1_n_0\
    );
\s_raddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[3]\,
      I1 => burst(1),
      I2 => burst(0),
      I3 => \s_rsize_reg_n_0_[1]\,
      I4 => \s_rsize_reg_n_0_[0]\,
      O => \s_raddr[3]_i_3_n_0\
    );
\s_raddr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA56AA"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[2]\,
      I1 => burst(1),
      I2 => burst(0),
      I3 => \s_rsize_reg_n_0_[1]\,
      I4 => \s_rsize_reg_n_0_[0]\,
      O => \s_raddr[3]_i_4_n_0\
    );
\s_raddr[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA56AA"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[1]\,
      I1 => burst(0),
      I2 => burst(1),
      I3 => \s_rsize_reg_n_0_[0]\,
      I4 => \s_rsize_reg_n_0_[1]\,
      O => \s_raddr[3]_i_5_n_0\
    );
\s_raddr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA56"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[0]\,
      I1 => burst(0),
      I2 => burst(1),
      I3 => \s_rsize_reg_n_0_[1]\,
      I4 => \s_rsize_reg_n_0_[0]\,
      O => \s_raddr[3]_i_6_n_0\
    );
\s_raddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => s_r_cmd(25),
      I1 => \s_raddr[4]_i_2_n_0\,
      I2 => s_buf_0,
      I3 => s_wrap_addr(4),
      I4 => \s_raddr[12]_i_2_n_0\,
      I5 => s_raddr(4),
      O => \s_raddr[4]_i_1_n_0\
    );
\s_raddr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(3),
      O => \s_raddr[4]_i_2_n_0\
    );
\s_raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => s_r_cmd(26),
      I1 => \s_raddr[5]_i_2_n_0\,
      I2 => s_buf_0,
      I3 => s_wrap_addr(5),
      I4 => \s_raddr[12]_i_2_n_0\,
      I5 => s_raddr(5),
      O => \s_raddr[5]_i_1_n_0\
    );
\s_raddr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(3),
      O => \s_raddr[5]_i_2_n_0\
    );
\s_raddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_r_cmd(27),
      I1 => s_buf_0,
      I2 => s_wrap_addr(6),
      I3 => \s_raddr[12]_i_2_n_0\,
      I4 => s_raddr(6),
      O => \s_raddr[6]_i_1_n_0\
    );
\s_raddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008FF0800"
    )
        port map (
      I0 => \s_wrap_addr[3]_i_2_n_0\,
      I1 => s_r_cmd(28),
      I2 => \s_raddr[7]_i_2_n_0\,
      I3 => s_buf_0,
      I4 => s_raddr(7),
      I5 => \s_raddr[12]_i_2_n_0\,
      O => \s_raddr[7]_i_1_n_0\
    );
\s_raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(0),
      I2 => s_r_cmd(1),
      O => \s_raddr[7]_i_2_n_0\
    );
\s_raddr[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[7]\,
      I1 => burst(1),
      I2 => burst(0),
      O => \s_raddr[7]_i_4_n_0\
    );
\s_raddr[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data6,
      O => \s_raddr[7]_i_5_n_0\
    );
\s_raddr[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[5]\,
      O => \s_raddr[7]_i_6_n_0\
    );
\s_raddr[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_raddr_reg_n_0_[4]\,
      O => \s_raddr[7]_i_7_n_0\
    );
\s_raddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \s_raddr[8]_i_2_n_0\,
      I1 => s_buf_0,
      I2 => s_raddr(8),
      I3 => \s_raddr[12]_i_2_n_0\,
      O => \s_raddr[8]_i_1_n_0\
    );
\s_raddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => \s_raddr[7]_i_2_n_0\,
      I1 => s_r_cmd(29),
      I2 => s_r_cmd(8),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(7),
      I5 => s_r_cmd(3),
      O => \s_raddr[8]_i_2_n_0\
    );
\s_raddr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \s_raddr[9]_i_2_n_0\,
      I1 => s_buf_0,
      I2 => s_raddr(9),
      I3 => \s_raddr[12]_i_2_n_0\,
      O => \s_raddr[9]_i_1_n_0\
    );
\s_raddr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => s_r_cmd(0),
      I1 => s_r_cmd(1),
      I2 => s_r_cmd(8),
      I3 => s_r_cmd(30),
      I4 => s_r_cmd(4),
      I5 => s_r_cmd(3),
      O => \s_raddr[9]_i_2_n_0\
    );
\s_raddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[0]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[0]\,
      R => '0'
    );
\s_raddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[10]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[10]\,
      R => '0'
    );
\s_raddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[11]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[11]\,
      R => '0'
    );
\s_raddr_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_raddr_reg[7]_i_3_n_0\,
      CO(3) => \s_raddr_reg[11]_i_2_n_0\,
      CO(2) => \s_raddr_reg[11]_i_2_n_1\,
      CO(1) => \s_raddr_reg[11]_i_2_n_2\,
      CO(0) => \s_raddr_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => s_raddr(11 downto 8),
      S(3) => \s_raddr[11]_i_3_n_0\,
      S(2) => \s_raddr[11]_i_4_n_0\,
      S(1) => \s_raddr[11]_i_5_n_0\,
      S(0) => \s_raddr[11]_i_6_n_0\
    );
\s_raddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[12]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[12]\,
      R => '0'
    );
\s_raddr_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_raddr_reg[11]_i_2_n_0\,
      CO(3 downto 0) => \NLW_s_raddr_reg[12]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_s_raddr_reg[12]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => s_raddr(12),
      S(3 downto 1) => B"000",
      S(0) => \s_raddr[12]_i_4_n_0\
    );
\s_raddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[1]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[1]\,
      R => '0'
    );
\s_raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[2]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[2]\,
      R => '0'
    );
\s_raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[3]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[3]\,
      R => '0'
    );
\s_raddr_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_raddr_reg[3]_i_2_n_0\,
      CO(2) => \s_raddr_reg[3]_i_2_n_1\,
      CO(1) => \s_raddr_reg[3]_i_2_n_2\,
      CO(0) => \s_raddr_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \s_raddr_reg_n_0_[3]\,
      DI(2) => \s_raddr_reg_n_0_[2]\,
      DI(1) => \s_raddr_reg_n_0_[1]\,
      DI(0) => \s_raddr_reg_n_0_[0]\,
      O(3 downto 0) => s_raddr(3 downto 0),
      S(3) => \s_raddr[3]_i_3_n_0\,
      S(2) => \s_raddr[3]_i_4_n_0\,
      S(1) => \s_raddr[3]_i_5_n_0\,
      S(0) => \s_raddr[3]_i_6_n_0\
    );
\s_raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[4]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[4]\,
      R => '0'
    );
\s_raddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[5]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[5]\,
      R => '0'
    );
\s_raddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[6]_i_1_n_0\,
      Q => data6,
      R => '0'
    );
\s_raddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[7]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[7]\,
      R => '0'
    );
\s_raddr_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_raddr_reg[3]_i_2_n_0\,
      CO(3) => \s_raddr_reg[7]_i_3_n_0\,
      CO(2) => \s_raddr_reg[7]_i_3_n_1\,
      CO(1) => \s_raddr_reg[7]_i_3_n_2\,
      CO(0) => \s_raddr_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \s_raddr_reg_n_0_[7]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => s_raddr(7 downto 4),
      S(3) => \s_raddr[7]_i_4_n_0\,
      S(2) => \s_raddr[7]_i_5_n_0\,
      S(1) => \s_raddr[7]_i_6_n_0\,
      S(0) => \s_raddr[7]_i_7_n_0\
    );
\s_raddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[8]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[8]\,
      R => '0'
    );
\s_raddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_raddr[9]_i_1_n_0\,
      Q => \s_raddr_reg_n_0_[9]\,
      R => '0'
    );
\s_rburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(0),
      Q => burst(0),
      R => '0'
    );
\s_rburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(1),
      Q => burst(1),
      R => '0'
    );
\s_rcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \s_rcnt_reg__0\(0),
      I1 => s_cmd_fifo_i_2_n_0,
      I2 => s_r_cmd(5),
      O => p_0_in(0)
    );
\s_rcnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \s_rcnt_reg__0\(0),
      I1 => \s_rcnt_reg__0\(1),
      I2 => s_cmd_fifo_i_2_n_0,
      I3 => s_r_cmd(6),
      O => p_0_in(1)
    );
\s_rcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0000E"
    )
        port map (
      I0 => s_cmd_fifo_i_2_n_0,
      I1 => s_r_cmd(7),
      I2 => \s_rcnt_reg__0\(0),
      I3 => \s_rcnt_reg__0\(1),
      I4 => \s_rcnt_reg__0\(2),
      O => p_0_in(2)
    );
\s_rcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE00000000E"
    )
        port map (
      I0 => s_cmd_fifo_i_2_n_0,
      I1 => s_r_cmd(8),
      I2 => \s_rcnt_reg__0\(2),
      I3 => \s_rcnt_reg__0\(1),
      I4 => \s_rcnt_reg__0\(0),
      I5 => \s_rcnt_reg__0\(3),
      O => p_0_in(3)
    );
\s_rcnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => s_cmd_fifo_i_2_n_0,
      I1 => s_r_cmd(9),
      I2 => \s_rcnt[6]_i_2_n_0\,
      I3 => \s_rcnt_reg__0\(4),
      O => p_0_in(4)
    );
\s_rcnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E1E100"
    )
        port map (
      I0 => \s_rcnt_reg__0\(4),
      I1 => \s_rcnt[6]_i_2_n_0\,
      I2 => \s_rcnt_reg__0\(5),
      I3 => s_cmd_fifo_i_2_n_0,
      I4 => s_r_cmd(10),
      O => p_0_in(5)
    );
\s_rcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FE01FE010000"
    )
        port map (
      I0 => \s_rcnt[6]_i_2_n_0\,
      I1 => \s_rcnt_reg__0\(5),
      I2 => \s_rcnt_reg__0\(4),
      I3 => \s_rcnt_reg__0\(6),
      I4 => s_cmd_fifo_i_2_n_0,
      I5 => s_r_cmd(11),
      O => p_0_in(6)
    );
\s_rcnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_rcnt_reg__0\(1),
      I1 => \s_rcnt_reg__0\(0),
      I2 => \s_rcnt_reg__0\(3),
      I3 => \s_rcnt_reg__0\(2),
      O => \s_rcnt[6]_i_2_n_0\
    );
\s_rcnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1010001F101F101"
    )
        port map (
      I0 => s_cmd_empty,
      I1 => rresp_fifo_empty,
      I2 => s_cmd_fifo_i_2_n_0,
      I3 => s_rvalid_reg_n_0,
      I4 => s_axi_rready,
      I5 => \^s_axi_rvalid\,
      O => \s_rcnt[7]_i_1_n_0\
    );
\s_rcnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \s_rcnt_reg__0\(7),
      I1 => \s_rcnt_reg__0\(6),
      I2 => \s_rcnt[7]_i_3_n_0\,
      I3 => s_cmd_fifo_i_2_n_0,
      I4 => s_r_cmd(12),
      O => p_0_in(7)
    );
\s_rcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \s_rcnt_reg__0\(2),
      I1 => \s_rcnt_reg__0\(3),
      I2 => \s_rcnt_reg__0\(0),
      I3 => \s_rcnt_reg__0\(1),
      I4 => \s_rcnt_reg__0\(5),
      I5 => \s_rcnt_reg__0\(4),
      O => \s_rcnt[7]_i_3_n_0\
    );
\s_rcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(0),
      Q => \s_rcnt_reg__0\(0),
      R => \^s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(1),
      Q => \s_rcnt_reg__0\(1),
      R => \^s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(2),
      Q => \s_rcnt_reg__0\(2),
      R => \^s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(3),
      Q => \s_rcnt_reg__0\(3),
      R => \^s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(4),
      Q => \s_rcnt_reg__0\(4),
      R => \^s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(5),
      Q => \s_rcnt_reg__0\(5),
      R => \^s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(6),
      Q => \s_rcnt_reg__0\(6),
      R => \^s_rcnt_reg[0]_0\
    );
\s_rcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \s_rcnt[7]_i_1_n_0\,
      D => p_0_in(7),
      Q => \s_rcnt_reg__0\(7),
      R => \^s_rcnt_reg[0]_0\
    );
s_rlast_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_rbuf_en,
      D => s_rlast,
      Q => s_rlast_d1,
      R => \^s_rcnt_reg[0]_0\
    );
s_rlast_d2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      O => s_rbuf_en
    );
s_rlast_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_rbuf_en,
      D => s_rlast_d1,
      Q => s_axi_rlast,
      R => \^s_rcnt_reg[0]_0\
    );
s_rlast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => s_rlast_i_2_n_0,
      I1 => s_rlast_i_3_n_0,
      I2 => s_buf_0,
      I3 => s_wrap_cnt,
      I4 => s_rlast,
      O => s_rlast_i_1_n_0
    );
s_rlast_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \s_rcnt_reg__0\(1),
      I1 => \s_rcnt_reg__0\(0),
      I2 => \s_rcnt_reg__0\(2),
      I3 => \s_rcnt_reg__0\(3),
      I4 => s_rlast_i_4_n_0,
      O => s_rlast_i_2_n_0
    );
s_rlast_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_r_cmd(9),
      I1 => s_r_cmd(12),
      I2 => s_r_cmd(5),
      I3 => s_r_cmd(8),
      I4 => s_rlast_i_5_n_0,
      O => s_rlast_i_3_n_0
    );
s_rlast_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_rcnt_reg__0\(5),
      I1 => \s_rcnt_reg__0\(4),
      I2 => \s_rcnt_reg__0\(7),
      I3 => \s_rcnt_reg__0\(6),
      O => s_rlast_i_4_n_0
    );
s_rlast_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_r_cmd(11),
      I1 => s_r_cmd(10),
      I2 => s_r_cmd(7),
      I3 => s_r_cmd(6),
      O => s_rlast_i_5_n_0
    );
s_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_rlast_i_1_n_0,
      Q => s_rlast,
      R => \^s_rcnt_reg[0]_0\
    );
\s_rresp_d1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \s_rresp_reg_reg_n_0_[0]\,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      I3 => s_rresp_d1(0),
      O => \s_rresp_d1[0]_i_1_n_0\
    );
\s_rresp_d1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \s_rresp_reg_reg_n_0_[1]\,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      I3 => s_rresp_d1(1),
      O => \s_rresp_d1[1]_i_1_n_0\
    );
\s_rresp_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_rresp_d1[0]_i_1_n_0\,
      Q => s_rresp_d1(0),
      R => '0'
    );
\s_rresp_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_rresp_d1[1]_i_1_n_0\,
      Q => s_rresp_d1(1),
      R => '0'
    );
\s_rresp_d2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_rresp_d1(0),
      I1 => first_rvalid_d1,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid\,
      I4 => \^s_axi_rresp\(0),
      O => \s_rresp_d2[0]_i_1_n_0\
    );
\s_rresp_d2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_rresp_d1(1),
      I1 => first_rvalid_d1,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid\,
      I4 => \^s_axi_rresp\(1),
      O => \s_rresp_d2[1]_i_1_n_0\
    );
\s_rresp_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_rresp_d2[0]_i_1_n_0\,
      Q => \^s_axi_rresp\(0),
      R => \^s_rcnt_reg[0]_0\
    );
\s_rresp_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_rresp_d2[1]_i_1_n_0\,
      Q => \^s_axi_rresp\(1),
      R => \^s_rcnt_reg[0]_0\
    );
s_rresp_fifo_stall_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0E0A0"
    )
        port map (
      I0 => s_rresp_fifo_stall_reg_n_0,
      I1 => s_rvalid_i_2_n_0,
      I2 => \out\,
      I3 => s_cmd_fifo_i_2_n_0,
      I4 => rresp_fifo_pop,
      O => s_rresp_fifo_stall_i_1_n_0
    );
s_rresp_fifo_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_rresp_fifo_stall_i_1_n_0,
      Q => s_rresp_fifo_stall_reg_n_0,
      R => '0'
    );
\s_rresp_first_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_rresp_i(0),
      Q => s_rresp_first(0),
      R => '0'
    );
\s_rresp_first_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_rresp_i(1),
      Q => s_rresp_first(1),
      R => '0'
    );
\s_rresp_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_rresp_i(0),
      I1 => rresp_fifo_pop,
      I2 => s_rresp_first(0),
      I3 => \s_rresp_reg[1]_i_2_n_0\,
      I4 => \s_rresp_reg_reg_n_0_[0]\,
      O => \s_rresp_reg[0]_i_1_n_0\
    );
\s_rresp_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_rresp_i(1),
      I1 => rresp_fifo_pop,
      I2 => s_rresp_first(1),
      I3 => \s_rresp_reg[1]_i_2_n_0\,
      I4 => \s_rresp_reg_reg_n_0_[1]\,
      O => \s_rresp_reg[1]_i_1_n_0\
    );
\s_rresp_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222FF32"
    )
        port map (
      I0 => rresp_wrap_reg_n_0,
      I1 => dw_fifogen_rresp_i_7_n_0,
      I2 => dw_fifogen_rresp_i_6_n_0,
      I3 => \s_rresp_reg[1]_i_3_n_0\,
      I4 => rresp_fifo_empty,
      I5 => \s_rresp_reg[1]_i_4_n_0\,
      O => \s_rresp_reg[1]_i_2_n_0\
    );
\s_rresp_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => s_rresp_fifo_stall_reg_n_0,
      I1 => \s_rcnt[6]_i_2_n_0\,
      I2 => s_rlast_i_4_n_0,
      I3 => s_cmd_empty,
      O => \s_rresp_reg[1]_i_3_n_0\
    );
\s_rresp_reg[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_rvalid_reg_n_0,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      O => \s_rresp_reg[1]_i_4_n_0\
    );
\s_rresp_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_rresp_reg[0]_i_1_n_0\,
      Q => \s_rresp_reg_reg_n_0_[0]\,
      R => '0'
    );
\s_rresp_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \s_rresp_reg[1]_i_1_n_0\,
      Q => \s_rresp_reg_reg_n_0_[1]\,
      R => '0'
    );
\s_rsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(2),
      Q => \s_rsize_reg_n_0_[0]\,
      R => '0'
    );
\s_rsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(3),
      Q => \s_rsize_reg_n_0_[1]\,
      R => '0'
    );
\s_rsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => s_r_cmd(4),
      Q => \s_rsize_reg_n_0_[2]\,
      R => '0'
    );
s_rvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_rbuf_en,
      D => s_rvalid_reg_n_0,
      Q => s_rvalid_d1,
      R => \^s_rcnt_reg[0]_0\
    );
s_rvalid_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_rbuf_en,
      D => s_rvalid_d1,
      Q => \^s_axi_rvalid\,
      R => \^s_rcnt_reg[0]_0\
    );
s_rvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00FE00AA00AA00"
    )
        port map (
      I0 => rresp_fifo_pop,
      I1 => dw_fifogen_rresp_i_6_n_0,
      I2 => \s_wrap_cnt[3]_i_3_n_0\,
      I3 => \out\,
      I4 => s_rvalid_i_2_n_0,
      I5 => s_rvalid_reg_n_0,
      O => s_rvalid_i_1_n_0
    );
s_rvalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB000B"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      I2 => rresp_wrap_reg_n_0,
      I3 => dw_fifogen_rresp_i_7_n_0,
      I4 => s_rresp_fifo_stall_reg_n_0,
      O => s_rvalid_i_2_n_0
    );
s_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_rvalid_i_1_n_0,
      Q => s_rvalid_reg_n_0,
      R => '0'
    );
\s_wrap_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(22),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(6),
      O => f_s_wrap_addr_return(1)
    );
\s_wrap_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010100010"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(23),
      I3 => s_r_cmd(7),
      I4 => s_r_cmd(2),
      I5 => s_r_cmd(6),
      O => f_s_wrap_addr_return(2)
    );
\s_wrap_addr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000222"
    )
        port map (
      I0 => s_r_cmd(24),
      I1 => s_r_cmd(4),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(2),
      I4 => \s_wrap_addr[3]_i_2_n_0\,
      O => f_s_wrap_addr_return(3)
    );
\s_wrap_addr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_r_cmd(6),
      I1 => s_r_cmd(3),
      I2 => s_r_cmd(7),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(8),
      O => \s_wrap_addr[3]_i_2_n_0\
    );
\s_wrap_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101000303030"
    )
        port map (
      I0 => \s_wrap_addr[4]_i_2_n_0\,
      I1 => s_r_cmd(4),
      I2 => s_r_cmd(25),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(8),
      I5 => s_r_cmd(3),
      O => f_s_wrap_addr_return(4)
    );
\s_wrap_addr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_r_cmd(6),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(7),
      O => \s_wrap_addr[4]_i_2_n_0\
    );
\s_wrap_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040C0C0CCC"
    )
        port map (
      I0 => \s_wrap_addr[5]_i_2_n_0\,
      I1 => s_r_cmd(26),
      I2 => s_r_cmd(4),
      I3 => s_r_cmd(6),
      I4 => s_r_cmd(2),
      I5 => s_r_cmd(3),
      O => f_s_wrap_addr_return(5)
    );
\s_wrap_addr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_r_cmd(7),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(8),
      O => \s_wrap_addr[5]_i_2_n_0\
    );
\s_wrap_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555DF7FF"
    )
        port map (
      I0 => s_r_cmd(4),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(6),
      I4 => s_r_cmd(7),
      I5 => \s_wrap_addr[6]_i_2_n_0\,
      O => f_s_wrap_addr_return(6)
    );
\s_wrap_addr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0F0F"
    )
        port map (
      I0 => s_r_cmd(8),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(27),
      I3 => s_r_cmd(4),
      I4 => s_r_cmd(3),
      O => \s_wrap_addr[6]_i_2_n_0\
    );
\s_wrap_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => f_s_wrap_addr_return(1),
      Q => s_wrap_addr(1),
      R => '0'
    );
\s_wrap_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => f_s_wrap_addr_return(2),
      Q => s_wrap_addr(2),
      R => '0'
    );
\s_wrap_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => f_s_wrap_addr_return(3),
      Q => s_wrap_addr(3),
      R => '0'
    );
\s_wrap_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => f_s_wrap_addr_return(4),
      Q => s_wrap_addr(4),
      R => '0'
    );
\s_wrap_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => f_s_wrap_addr_return(5),
      Q => s_wrap_addr(5),
      R => '0'
    );
\s_wrap_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_buf_0,
      D => f_s_wrap_addr_return(6),
      Q => s_wrap_addr(6),
      R => '0'
    );
\s_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \s_wrap_cnt[0]_i_2_n_0\,
      I1 => s_buf_0,
      I2 => \s_wrap_cnt_reg_n_0_[0]\,
      O => \s_wrap_cnt[0]_i_1_n_0\
    );
\s_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033550FFF33550F"
    )
        port map (
      I0 => s_r_cmd(22),
      I1 => s_r_cmd(23),
      I2 => s_r_cmd(21),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(3),
      I5 => s_r_cmd(24),
      O => \s_wrap_cnt[0]_i_2_n_0\
    );
\s_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \s_wrap_cnt[1]_i_2_n_0\,
      I1 => s_buf_0,
      I2 => \s_wrap_cnt_reg_n_0_[0]\,
      I3 => \s_wrap_cnt_reg_n_0_[1]\,
      O => \s_wrap_cnt[1]_i_1_n_0\
    );
\s_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F00"
    )
        port map (
      I0 => s_r_cmd(25),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(6),
      I4 => \s_wrap_cnt[1]_i_3_n_0\,
      O => \s_wrap_cnt[1]_i_2_n_0\
    );
\s_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => s_r_cmd(23),
      I1 => s_r_cmd(24),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(2),
      I4 => s_r_cmd(22),
      O => \s_wrap_cnt[1]_i_3_n_0\
    );
\s_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \s_wrap_cnt[2]_i_2_n_0\,
      I1 => s_buf_0,
      I2 => \s_wrap_cnt_reg_n_0_[2]\,
      I3 => \s_wrap_cnt_reg_n_0_[1]\,
      I4 => \s_wrap_cnt_reg_n_0_[0]\,
      O => \s_wrap_cnt[2]_i_1_n_0\
    );
\s_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F00"
    )
        port map (
      I0 => s_r_cmd(26),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(7),
      I4 => \s_wrap_cnt[2]_i_3_n_0\,
      O => \s_wrap_cnt[2]_i_2_n_0\
    );
\s_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => s_r_cmd(23),
      I1 => s_r_cmd(24),
      I2 => s_r_cmd(2),
      I3 => s_r_cmd(3),
      I4 => s_r_cmd(25),
      O => \s_wrap_cnt[2]_i_3_n_0\
    );
\s_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FF010001"
    )
        port map (
      I0 => s_cmd_empty,
      I1 => s_rresp_fifo_stall_reg_n_0,
      I2 => rresp_fifo_empty,
      I3 => dw_fifogen_rresp_i_6_n_0,
      I4 => s_rvalid_reg_n_0,
      I5 => \s_wrap_cnt[3]_i_3_n_0\,
      O => s_wrap_cnt
    );
\s_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \s_wrap_cnt[3]_i_4_n_0\,
      I1 => s_buf_0,
      I2 => \s_wrap_cnt_reg_n_0_[3]\,
      I3 => \s_wrap_cnt_reg_n_0_[2]\,
      I4 => \s_wrap_cnt_reg_n_0_[0]\,
      I5 => \s_wrap_cnt_reg_n_0_[1]\,
      O => \s_wrap_cnt[3]_i_2_n_0\
    );
\s_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      O => \s_wrap_cnt[3]_i_3_n_0\
    );
\s_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F00"
    )
        port map (
      I0 => s_r_cmd(27),
      I1 => s_r_cmd(2),
      I2 => s_r_cmd(3),
      I3 => s_r_cmd(8),
      I4 => \s_wrap_cnt[3]_i_5_n_0\,
      O => \s_wrap_cnt[3]_i_4_n_0\
    );
\s_wrap_cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => s_r_cmd(24),
      I1 => s_r_cmd(25),
      I2 => s_r_cmd(2),
      I3 => s_r_cmd(3),
      I4 => s_r_cmd(26),
      O => \s_wrap_cnt[3]_i_5_n_0\
    );
\s_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_wrap_cnt[0]_i_1_n_0\,
      Q => \s_wrap_cnt_reg_n_0_[0]\,
      R => '0'
    );
\s_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_wrap_cnt[1]_i_1_n_0\,
      Q => \s_wrap_cnt_reg_n_0_[1]\,
      R => '0'
    );
\s_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_wrap_cnt[2]_i_1_n_0\,
      Q => \s_wrap_cnt_reg_n_0_[2]\,
      R => '0'
    );
\s_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => s_wrap_cnt,
      D => \s_wrap_cnt[3]_i_2_n_0\,
      Q => \s_wrap_cnt_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_axi_upsizer is
  port (
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    din : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    CLK : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 60 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_axi_upsizer : entity is "axi_dwidth_converter_v2_1_12_axi_upsizer";
end pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_axi_upsizer;

architecture STRUCTURE of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_axi_upsizer is
  signal \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst_n_126\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_2\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_3\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_4\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_5\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_6\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_7\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_8\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_9\ : STD_LOGIC;
  signal cmd_packed_wrap_i1 : STD_LOGIC;
  signal cmd_push_block0 : STD_LOGIC;
  signal m_axi_araddr_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m_axi_arburst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axi_arlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_arready_i : STD_LOGIC;
  signal m_axi_arsize_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_axi_arlen_ii : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_axi_arlock_ii : STD_LOGIC;
  signal s_cmd_push : STD_LOGIC;
  signal si_register_slice_inst_n_104 : STD_LOGIC;
  signal si_register_slice_inst_n_105 : STD_LOGIC;
  signal si_register_slice_inst_n_106 : STD_LOGIC;
  signal si_register_slice_inst_n_107 : STD_LOGIC;
  signal si_register_slice_inst_n_108 : STD_LOGIC;
  signal si_register_slice_inst_n_109 : STD_LOGIC;
  signal si_register_slice_inst_n_110 : STD_LOGIC;
  signal si_register_slice_inst_n_111 : STD_LOGIC;
  signal si_register_slice_inst_n_2 : STD_LOGIC;
  signal si_register_slice_inst_n_3 : STD_LOGIC;
  signal si_register_slice_inst_n_35 : STD_LOGIC;
  signal si_register_slice_inst_n_36 : STD_LOGIC;
  signal si_register_slice_inst_n_37 : STD_LOGIC;
  signal si_register_slice_inst_n_38 : STD_LOGIC;
  signal si_register_slice_inst_n_39 : STD_LOGIC;
  signal si_register_slice_inst_n_4 : STD_LOGIC;
  signal si_register_slice_inst_n_40 : STD_LOGIC;
  signal si_register_slice_inst_n_41 : STD_LOGIC;
  signal si_register_slice_inst_n_42 : STD_LOGIC;
  signal si_register_slice_inst_n_43 : STD_LOGIC;
  signal si_register_slice_inst_n_44 : STD_LOGIC;
  signal si_register_slice_inst_n_45 : STD_LOGIC;
  signal si_register_slice_inst_n_46 : STD_LOGIC;
  signal si_register_slice_inst_n_47 : STD_LOGIC;
  signal si_register_slice_inst_n_48 : STD_LOGIC;
  signal si_register_slice_inst_n_49 : STD_LOGIC;
  signal si_register_slice_inst_n_5 : STD_LOGIC;
  signal si_register_slice_inst_n_50 : STD_LOGIC;
  signal si_register_slice_inst_n_51 : STD_LOGIC;
  signal si_register_slice_inst_n_52 : STD_LOGIC;
  signal si_register_slice_inst_n_53 : STD_LOGIC;
  signal si_register_slice_inst_n_54 : STD_LOGIC;
  signal si_register_slice_inst_n_55 : STD_LOGIC;
  signal si_register_slice_inst_n_67 : STD_LOGIC;
  signal si_register_slice_inst_n_68 : STD_LOGIC;
  signal si_register_slice_inst_n_69 : STD_LOGIC;
  signal si_register_slice_inst_n_70 : STD_LOGIC;
  signal si_register_slice_inst_n_71 : STD_LOGIC;
  signal si_register_slice_inst_n_72 : STD_LOGIC;
  signal si_register_slice_inst_n_73 : STD_LOGIC;
  signal si_register_slice_inst_n_74 : STD_LOGIC;
  signal si_register_slice_inst_n_75 : STD_LOGIC;
  signal si_register_slice_inst_n_76 : STD_LOGIC;
  signal si_register_slice_inst_n_77 : STD_LOGIC;
  signal si_register_slice_inst_n_78 : STD_LOGIC;
  signal si_register_slice_inst_n_94 : STD_LOGIC;
  signal si_register_slice_inst_n_95 : STD_LOGIC;
  signal si_register_slice_inst_n_96 : STD_LOGIC;
  signal si_register_slice_inst_n_97 : STD_LOGIC;
  signal si_register_slice_inst_n_98 : STD_LOGIC;
  signal sr_araddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sr_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_arcache : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_arqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arregion : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_arsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_arvalid : STD_LOGIC;
  signal sub_sized_wrap0 : STD_LOGIC;
begin
\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst\: entity work.pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_r_upsizer_pktfifo
     port map (
      CLK => CLK,
      \NO_CMD_QUEUE.cmd_cnt_reg[2]\ => \USE_READ.read_addr_inst_n_2\,
      Q(60 downto 57) => sr_arregion(3 downto 0),
      Q(56 downto 53) => sr_arqos(3 downto 0),
      Q(52) => s_axi_arlock_ii,
      Q(51 downto 44) => s_axi_arlen_ii(7 downto 0),
      Q(43 downto 40) => sr_arcache(3 downto 0),
      Q(39 downto 38) => sr_arburst(1 downto 0),
      Q(37 downto 35) => sr_arsize(2 downto 0),
      Q(34 downto 32) => sr_arprot(2 downto 0),
      Q(31) => si_register_slice_inst_n_35,
      Q(30) => si_register_slice_inst_n_36,
      Q(29) => si_register_slice_inst_n_37,
      Q(28) => si_register_slice_inst_n_38,
      Q(27) => si_register_slice_inst_n_39,
      Q(26) => si_register_slice_inst_n_40,
      Q(25) => si_register_slice_inst_n_41,
      Q(24) => si_register_slice_inst_n_42,
      Q(23) => si_register_slice_inst_n_43,
      Q(22) => si_register_slice_inst_n_44,
      Q(21) => si_register_slice_inst_n_45,
      Q(20) => si_register_slice_inst_n_46,
      Q(19) => si_register_slice_inst_n_47,
      Q(18) => si_register_slice_inst_n_48,
      Q(17) => si_register_slice_inst_n_49,
      Q(16) => si_register_slice_inst_n_50,
      Q(15) => si_register_slice_inst_n_51,
      Q(14) => si_register_slice_inst_n_52,
      Q(13) => si_register_slice_inst_n_53,
      Q(12) => si_register_slice_inst_n_54,
      Q(11) => si_register_slice_inst_n_55,
      Q(10 downto 0) => sr_araddr(10 downto 0),
      cmd_push_block0 => cmd_push_block0,
      din(12 downto 0) => din(12 downto 0),
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arready_i => m_axi_arready_i,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rdata(1023 downto 0) => m_axi_rdata(1023 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \m_payload_i_reg[37]\(2 downto 0) => m_axi_arsize_i(2 downto 0),
      \out\ => \out\,
      s_axi_araddr(6 downto 0) => m_axi_araddr_i(6 downto 0),
      s_axi_arburst(1 downto 0) => m_axi_arburst_i(1 downto 0),
      s_axi_arlen(7 downto 0) => m_axi_arlen_i(7 downto 0),
      s_axi_rdata(63 downto 0) => s_axi_rdata(63 downto 0),
      s_axi_rid(0) => s_axi_rid(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_cmd_push => s_cmd_push,
      \s_rcnt_reg[0]_0\ => \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst_n_126\,
      sr_arvalid => sr_arvalid
    );
\USE_READ.read_addr_inst\: entity work.pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_a_upsizer
     port map (
      CLK => CLK,
      CO(0) => sub_sized_wrap0,
      DI(3) => si_register_slice_inst_n_2,
      DI(2) => si_register_slice_inst_n_3,
      DI(1) => si_register_slice_inst_n_4,
      DI(0) => si_register_slice_inst_n_5,
      \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\ => \USE_READ.read_addr_inst_n_2\,
      Q(11) => s_axi_arlen_ii(0),
      Q(10 downto 9) => sr_arburst(1 downto 0),
      Q(8) => sr_arsize(2),
      Q(7) => sr_arsize(0),
      Q(6 downto 0) => sr_araddr(6 downto 0),
      S(3) => si_register_slice_inst_n_75,
      S(2) => si_register_slice_inst_n_76,
      S(1) => si_register_slice_inst_n_77,
      S(0) => si_register_slice_inst_n_78,
      SR(0) => \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst_n_126\,
      cmd_push_block0 => cmd_push_block0,
      \goreg_dm.dout_i_reg[19]\(3) => \USE_READ.read_addr_inst_n_3\,
      \goreg_dm.dout_i_reg[19]\(2) => \USE_READ.read_addr_inst_n_4\,
      \goreg_dm.dout_i_reg[19]\(1) => \USE_READ.read_addr_inst_n_5\,
      \goreg_dm.dout_i_reg[19]\(0) => \USE_READ.read_addr_inst_n_6\,
      \goreg_dm.dout_i_reg[19]_0\(2) => \USE_READ.read_addr_inst_n_7\,
      \goreg_dm.dout_i_reg[19]_0\(1) => \USE_READ.read_addr_inst_n_8\,
      \goreg_dm.dout_i_reg[19]_0\(0) => \USE_READ.read_addr_inst_n_9\,
      \goreg_dm.dout_i_reg[31]\(0) => cmd_packed_wrap_i1,
      \m_payload_i_reg[35]\ => si_register_slice_inst_n_109,
      \m_payload_i_reg[35]_0\ => si_register_slice_inst_n_111,
      \m_payload_i_reg[36]\(3) => si_register_slice_inst_n_67,
      \m_payload_i_reg[36]\(2) => si_register_slice_inst_n_68,
      \m_payload_i_reg[36]\(1) => si_register_slice_inst_n_69,
      \m_payload_i_reg[36]\(0) => si_register_slice_inst_n_70,
      \m_payload_i_reg[37]\ => si_register_slice_inst_n_94,
      \m_payload_i_reg[38]\ => si_register_slice_inst_n_104,
      \m_payload_i_reg[39]\ => si_register_slice_inst_n_95,
      \m_payload_i_reg[44]\ => si_register_slice_inst_n_96,
      \m_payload_i_reg[44]_0\ => si_register_slice_inst_n_107,
      \m_payload_i_reg[45]\ => si_register_slice_inst_n_110,
      \m_payload_i_reg[46]\ => si_register_slice_inst_n_97,
      \m_payload_i_reg[46]_0\ => si_register_slice_inst_n_98,
      \m_payload_i_reg[47]\ => si_register_slice_inst_n_105,
      \m_payload_i_reg[48]\ => si_register_slice_inst_n_106,
      \m_payload_i_reg[49]\ => si_register_slice_inst_n_108,
      \m_payload_i_reg[51]\(3) => si_register_slice_inst_n_71,
      \m_payload_i_reg[51]\(2) => si_register_slice_inst_n_72,
      \m_payload_i_reg[51]\(1) => si_register_slice_inst_n_73,
      \m_payload_i_reg[51]\(0) => si_register_slice_inst_n_74,
      sr_arvalid => sr_arvalid
    );
si_register_slice_inst: entity work.pynq_auto_us_df_0_axi_register_slice_v2_1_12_axi_register_slice
     port map (
      CLK => CLK,
      CO(0) => sub_sized_wrap0,
      D(60 downto 0) => D(60 downto 0),
      DI(3) => si_register_slice_inst_n_2,
      DI(2) => si_register_slice_inst_n_3,
      DI(1) => si_register_slice_inst_n_4,
      DI(0) => si_register_slice_inst_n_5,
      \NO_CMD_QUEUE.cmd_cnt_reg[2]\ => \USE_READ.read_addr_inst_n_2\,
      Q(60 downto 57) => sr_arregion(3 downto 0),
      Q(56 downto 53) => sr_arqos(3 downto 0),
      Q(52) => s_axi_arlock_ii,
      Q(51 downto 44) => s_axi_arlen_ii(7 downto 0),
      Q(43 downto 40) => sr_arcache(3 downto 0),
      Q(39 downto 38) => sr_arburst(1 downto 0),
      Q(37 downto 35) => sr_arsize(2 downto 0),
      Q(34 downto 32) => sr_arprot(2 downto 0),
      Q(31) => si_register_slice_inst_n_35,
      Q(30) => si_register_slice_inst_n_36,
      Q(29) => si_register_slice_inst_n_37,
      Q(28) => si_register_slice_inst_n_38,
      Q(27) => si_register_slice_inst_n_39,
      Q(26) => si_register_slice_inst_n_40,
      Q(25) => si_register_slice_inst_n_41,
      Q(24) => si_register_slice_inst_n_42,
      Q(23) => si_register_slice_inst_n_43,
      Q(22) => si_register_slice_inst_n_44,
      Q(21) => si_register_slice_inst_n_45,
      Q(20) => si_register_slice_inst_n_46,
      Q(19) => si_register_slice_inst_n_47,
      Q(18) => si_register_slice_inst_n_48,
      Q(17) => si_register_slice_inst_n_49,
      Q(16) => si_register_slice_inst_n_50,
      Q(15) => si_register_slice_inst_n_51,
      Q(14) => si_register_slice_inst_n_52,
      Q(13) => si_register_slice_inst_n_53,
      Q(12) => si_register_slice_inst_n_54,
      Q(11) => si_register_slice_inst_n_55,
      Q(10 downto 0) => sr_araddr(10 downto 0),
      S(3) => si_register_slice_inst_n_75,
      S(2) => si_register_slice_inst_n_76,
      S(1) => si_register_slice_inst_n_77,
      S(0) => si_register_slice_inst_n_78,
      SR(0) => \USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst_n_126\,
      \goreg_dm.dout_i_reg[19]\(2 downto 0) => m_axi_arsize_i(2 downto 0),
      \goreg_dm.dout_i_reg[19]_0\ => si_register_slice_inst_n_104,
      \goreg_dm.dout_i_reg[19]_1\ => si_register_slice_inst_n_109,
      \goreg_dm.dout_i_reg[19]_2\ => si_register_slice_inst_n_110,
      \goreg_dm.dout_i_reg[19]_3\ => si_register_slice_inst_n_111,
      \goreg_dm.dout_i_reg[25]\ => si_register_slice_inst_n_94,
      \goreg_dm.dout_i_reg[31]\(3) => si_register_slice_inst_n_67,
      \goreg_dm.dout_i_reg[31]\(2) => si_register_slice_inst_n_68,
      \goreg_dm.dout_i_reg[31]\(1) => si_register_slice_inst_n_69,
      \goreg_dm.dout_i_reg[31]\(0) => si_register_slice_inst_n_70,
      \goreg_dm.dout_i_reg[31]_0\(3) => si_register_slice_inst_n_71,
      \goreg_dm.dout_i_reg[31]_0\(2) => si_register_slice_inst_n_72,
      \goreg_dm.dout_i_reg[31]_0\(1) => si_register_slice_inst_n_73,
      \goreg_dm.dout_i_reg[31]_0\(0) => si_register_slice_inst_n_74,
      \goreg_dm.dout_i_reg[31]_1\ => si_register_slice_inst_n_95,
      \goreg_dm.dout_i_reg[31]_2\ => si_register_slice_inst_n_96,
      \goreg_dm.dout_i_reg[31]_3\ => si_register_slice_inst_n_97,
      \goreg_dm.dout_i_reg[31]_4\ => si_register_slice_inst_n_98,
      \goreg_dm.dout_i_reg[31]_5\ => si_register_slice_inst_n_105,
      \goreg_dm.dout_i_reg[31]_6\ => si_register_slice_inst_n_106,
      \goreg_dm.dout_i_reg[31]_7\ => si_register_slice_inst_n_107,
      \goreg_dm.dout_i_reg[31]_8\ => si_register_slice_inst_n_108,
      m_axi_arready_i => m_axi_arready_i,
      \m_payload_i_reg[36]\(0) => cmd_packed_wrap_i1,
      \m_payload_i_reg[37]\(2) => \USE_READ.read_addr_inst_n_7\,
      \m_payload_i_reg[37]\(1) => \USE_READ.read_addr_inst_n_8\,
      \m_payload_i_reg[37]\(0) => \USE_READ.read_addr_inst_n_9\,
      \m_payload_i_reg[3]\(3) => \USE_READ.read_addr_inst_n_3\,
      \m_payload_i_reg[3]\(2) => \USE_READ.read_addr_inst_n_4\,
      \m_payload_i_reg[3]\(1) => \USE_READ.read_addr_inst_n_5\,
      \m_payload_i_reg[3]\(0) => \USE_READ.read_addr_inst_n_6\,
      \out\ => \out\,
      s_axi_araddr(6 downto 0) => m_axi_araddr_i(6 downto 0),
      s_axi_arburst(1 downto 0) => m_axi_arburst_i(1 downto 0),
      s_axi_arlen(7 downto 0) => m_axi_arlen_i(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_cmd_push => s_cmd_push,
      sr_arvalid => sr_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 32;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is "zynq";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 1;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 7;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 1024;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 3;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 64;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is "axi_dwidth_converter_v2_1_12_top";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top : entity is 16;
end pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top;

architecture STRUCTURE of pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top is
  signal \<const0>\ : STD_LOGIC;
begin
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_wdata(1023) <= \<const0>\;
  m_axi_wdata(1022) <= \<const0>\;
  m_axi_wdata(1021) <= \<const0>\;
  m_axi_wdata(1020) <= \<const0>\;
  m_axi_wdata(1019) <= \<const0>\;
  m_axi_wdata(1018) <= \<const0>\;
  m_axi_wdata(1017) <= \<const0>\;
  m_axi_wdata(1016) <= \<const0>\;
  m_axi_wdata(1015) <= \<const0>\;
  m_axi_wdata(1014) <= \<const0>\;
  m_axi_wdata(1013) <= \<const0>\;
  m_axi_wdata(1012) <= \<const0>\;
  m_axi_wdata(1011) <= \<const0>\;
  m_axi_wdata(1010) <= \<const0>\;
  m_axi_wdata(1009) <= \<const0>\;
  m_axi_wdata(1008) <= \<const0>\;
  m_axi_wdata(1007) <= \<const0>\;
  m_axi_wdata(1006) <= \<const0>\;
  m_axi_wdata(1005) <= \<const0>\;
  m_axi_wdata(1004) <= \<const0>\;
  m_axi_wdata(1003) <= \<const0>\;
  m_axi_wdata(1002) <= \<const0>\;
  m_axi_wdata(1001) <= \<const0>\;
  m_axi_wdata(1000) <= \<const0>\;
  m_axi_wdata(999) <= \<const0>\;
  m_axi_wdata(998) <= \<const0>\;
  m_axi_wdata(997) <= \<const0>\;
  m_axi_wdata(996) <= \<const0>\;
  m_axi_wdata(995) <= \<const0>\;
  m_axi_wdata(994) <= \<const0>\;
  m_axi_wdata(993) <= \<const0>\;
  m_axi_wdata(992) <= \<const0>\;
  m_axi_wdata(991) <= \<const0>\;
  m_axi_wdata(990) <= \<const0>\;
  m_axi_wdata(989) <= \<const0>\;
  m_axi_wdata(988) <= \<const0>\;
  m_axi_wdata(987) <= \<const0>\;
  m_axi_wdata(986) <= \<const0>\;
  m_axi_wdata(985) <= \<const0>\;
  m_axi_wdata(984) <= \<const0>\;
  m_axi_wdata(983) <= \<const0>\;
  m_axi_wdata(982) <= \<const0>\;
  m_axi_wdata(981) <= \<const0>\;
  m_axi_wdata(980) <= \<const0>\;
  m_axi_wdata(979) <= \<const0>\;
  m_axi_wdata(978) <= \<const0>\;
  m_axi_wdata(977) <= \<const0>\;
  m_axi_wdata(976) <= \<const0>\;
  m_axi_wdata(975) <= \<const0>\;
  m_axi_wdata(974) <= \<const0>\;
  m_axi_wdata(973) <= \<const0>\;
  m_axi_wdata(972) <= \<const0>\;
  m_axi_wdata(971) <= \<const0>\;
  m_axi_wdata(970) <= \<const0>\;
  m_axi_wdata(969) <= \<const0>\;
  m_axi_wdata(968) <= \<const0>\;
  m_axi_wdata(967) <= \<const0>\;
  m_axi_wdata(966) <= \<const0>\;
  m_axi_wdata(965) <= \<const0>\;
  m_axi_wdata(964) <= \<const0>\;
  m_axi_wdata(963) <= \<const0>\;
  m_axi_wdata(962) <= \<const0>\;
  m_axi_wdata(961) <= \<const0>\;
  m_axi_wdata(960) <= \<const0>\;
  m_axi_wdata(959) <= \<const0>\;
  m_axi_wdata(958) <= \<const0>\;
  m_axi_wdata(957) <= \<const0>\;
  m_axi_wdata(956) <= \<const0>\;
  m_axi_wdata(955) <= \<const0>\;
  m_axi_wdata(954) <= \<const0>\;
  m_axi_wdata(953) <= \<const0>\;
  m_axi_wdata(952) <= \<const0>\;
  m_axi_wdata(951) <= \<const0>\;
  m_axi_wdata(950) <= \<const0>\;
  m_axi_wdata(949) <= \<const0>\;
  m_axi_wdata(948) <= \<const0>\;
  m_axi_wdata(947) <= \<const0>\;
  m_axi_wdata(946) <= \<const0>\;
  m_axi_wdata(945) <= \<const0>\;
  m_axi_wdata(944) <= \<const0>\;
  m_axi_wdata(943) <= \<const0>\;
  m_axi_wdata(942) <= \<const0>\;
  m_axi_wdata(941) <= \<const0>\;
  m_axi_wdata(940) <= \<const0>\;
  m_axi_wdata(939) <= \<const0>\;
  m_axi_wdata(938) <= \<const0>\;
  m_axi_wdata(937) <= \<const0>\;
  m_axi_wdata(936) <= \<const0>\;
  m_axi_wdata(935) <= \<const0>\;
  m_axi_wdata(934) <= \<const0>\;
  m_axi_wdata(933) <= \<const0>\;
  m_axi_wdata(932) <= \<const0>\;
  m_axi_wdata(931) <= \<const0>\;
  m_axi_wdata(930) <= \<const0>\;
  m_axi_wdata(929) <= \<const0>\;
  m_axi_wdata(928) <= \<const0>\;
  m_axi_wdata(927) <= \<const0>\;
  m_axi_wdata(926) <= \<const0>\;
  m_axi_wdata(925) <= \<const0>\;
  m_axi_wdata(924) <= \<const0>\;
  m_axi_wdata(923) <= \<const0>\;
  m_axi_wdata(922) <= \<const0>\;
  m_axi_wdata(921) <= \<const0>\;
  m_axi_wdata(920) <= \<const0>\;
  m_axi_wdata(919) <= \<const0>\;
  m_axi_wdata(918) <= \<const0>\;
  m_axi_wdata(917) <= \<const0>\;
  m_axi_wdata(916) <= \<const0>\;
  m_axi_wdata(915) <= \<const0>\;
  m_axi_wdata(914) <= \<const0>\;
  m_axi_wdata(913) <= \<const0>\;
  m_axi_wdata(912) <= \<const0>\;
  m_axi_wdata(911) <= \<const0>\;
  m_axi_wdata(910) <= \<const0>\;
  m_axi_wdata(909) <= \<const0>\;
  m_axi_wdata(908) <= \<const0>\;
  m_axi_wdata(907) <= \<const0>\;
  m_axi_wdata(906) <= \<const0>\;
  m_axi_wdata(905) <= \<const0>\;
  m_axi_wdata(904) <= \<const0>\;
  m_axi_wdata(903) <= \<const0>\;
  m_axi_wdata(902) <= \<const0>\;
  m_axi_wdata(901) <= \<const0>\;
  m_axi_wdata(900) <= \<const0>\;
  m_axi_wdata(899) <= \<const0>\;
  m_axi_wdata(898) <= \<const0>\;
  m_axi_wdata(897) <= \<const0>\;
  m_axi_wdata(896) <= \<const0>\;
  m_axi_wdata(895) <= \<const0>\;
  m_axi_wdata(894) <= \<const0>\;
  m_axi_wdata(893) <= \<const0>\;
  m_axi_wdata(892) <= \<const0>\;
  m_axi_wdata(891) <= \<const0>\;
  m_axi_wdata(890) <= \<const0>\;
  m_axi_wdata(889) <= \<const0>\;
  m_axi_wdata(888) <= \<const0>\;
  m_axi_wdata(887) <= \<const0>\;
  m_axi_wdata(886) <= \<const0>\;
  m_axi_wdata(885) <= \<const0>\;
  m_axi_wdata(884) <= \<const0>\;
  m_axi_wdata(883) <= \<const0>\;
  m_axi_wdata(882) <= \<const0>\;
  m_axi_wdata(881) <= \<const0>\;
  m_axi_wdata(880) <= \<const0>\;
  m_axi_wdata(879) <= \<const0>\;
  m_axi_wdata(878) <= \<const0>\;
  m_axi_wdata(877) <= \<const0>\;
  m_axi_wdata(876) <= \<const0>\;
  m_axi_wdata(875) <= \<const0>\;
  m_axi_wdata(874) <= \<const0>\;
  m_axi_wdata(873) <= \<const0>\;
  m_axi_wdata(872) <= \<const0>\;
  m_axi_wdata(871) <= \<const0>\;
  m_axi_wdata(870) <= \<const0>\;
  m_axi_wdata(869) <= \<const0>\;
  m_axi_wdata(868) <= \<const0>\;
  m_axi_wdata(867) <= \<const0>\;
  m_axi_wdata(866) <= \<const0>\;
  m_axi_wdata(865) <= \<const0>\;
  m_axi_wdata(864) <= \<const0>\;
  m_axi_wdata(863) <= \<const0>\;
  m_axi_wdata(862) <= \<const0>\;
  m_axi_wdata(861) <= \<const0>\;
  m_axi_wdata(860) <= \<const0>\;
  m_axi_wdata(859) <= \<const0>\;
  m_axi_wdata(858) <= \<const0>\;
  m_axi_wdata(857) <= \<const0>\;
  m_axi_wdata(856) <= \<const0>\;
  m_axi_wdata(855) <= \<const0>\;
  m_axi_wdata(854) <= \<const0>\;
  m_axi_wdata(853) <= \<const0>\;
  m_axi_wdata(852) <= \<const0>\;
  m_axi_wdata(851) <= \<const0>\;
  m_axi_wdata(850) <= \<const0>\;
  m_axi_wdata(849) <= \<const0>\;
  m_axi_wdata(848) <= \<const0>\;
  m_axi_wdata(847) <= \<const0>\;
  m_axi_wdata(846) <= \<const0>\;
  m_axi_wdata(845) <= \<const0>\;
  m_axi_wdata(844) <= \<const0>\;
  m_axi_wdata(843) <= \<const0>\;
  m_axi_wdata(842) <= \<const0>\;
  m_axi_wdata(841) <= \<const0>\;
  m_axi_wdata(840) <= \<const0>\;
  m_axi_wdata(839) <= \<const0>\;
  m_axi_wdata(838) <= \<const0>\;
  m_axi_wdata(837) <= \<const0>\;
  m_axi_wdata(836) <= \<const0>\;
  m_axi_wdata(835) <= \<const0>\;
  m_axi_wdata(834) <= \<const0>\;
  m_axi_wdata(833) <= \<const0>\;
  m_axi_wdata(832) <= \<const0>\;
  m_axi_wdata(831) <= \<const0>\;
  m_axi_wdata(830) <= \<const0>\;
  m_axi_wdata(829) <= \<const0>\;
  m_axi_wdata(828) <= \<const0>\;
  m_axi_wdata(827) <= \<const0>\;
  m_axi_wdata(826) <= \<const0>\;
  m_axi_wdata(825) <= \<const0>\;
  m_axi_wdata(824) <= \<const0>\;
  m_axi_wdata(823) <= \<const0>\;
  m_axi_wdata(822) <= \<const0>\;
  m_axi_wdata(821) <= \<const0>\;
  m_axi_wdata(820) <= \<const0>\;
  m_axi_wdata(819) <= \<const0>\;
  m_axi_wdata(818) <= \<const0>\;
  m_axi_wdata(817) <= \<const0>\;
  m_axi_wdata(816) <= \<const0>\;
  m_axi_wdata(815) <= \<const0>\;
  m_axi_wdata(814) <= \<const0>\;
  m_axi_wdata(813) <= \<const0>\;
  m_axi_wdata(812) <= \<const0>\;
  m_axi_wdata(811) <= \<const0>\;
  m_axi_wdata(810) <= \<const0>\;
  m_axi_wdata(809) <= \<const0>\;
  m_axi_wdata(808) <= \<const0>\;
  m_axi_wdata(807) <= \<const0>\;
  m_axi_wdata(806) <= \<const0>\;
  m_axi_wdata(805) <= \<const0>\;
  m_axi_wdata(804) <= \<const0>\;
  m_axi_wdata(803) <= \<const0>\;
  m_axi_wdata(802) <= \<const0>\;
  m_axi_wdata(801) <= \<const0>\;
  m_axi_wdata(800) <= \<const0>\;
  m_axi_wdata(799) <= \<const0>\;
  m_axi_wdata(798) <= \<const0>\;
  m_axi_wdata(797) <= \<const0>\;
  m_axi_wdata(796) <= \<const0>\;
  m_axi_wdata(795) <= \<const0>\;
  m_axi_wdata(794) <= \<const0>\;
  m_axi_wdata(793) <= \<const0>\;
  m_axi_wdata(792) <= \<const0>\;
  m_axi_wdata(791) <= \<const0>\;
  m_axi_wdata(790) <= \<const0>\;
  m_axi_wdata(789) <= \<const0>\;
  m_axi_wdata(788) <= \<const0>\;
  m_axi_wdata(787) <= \<const0>\;
  m_axi_wdata(786) <= \<const0>\;
  m_axi_wdata(785) <= \<const0>\;
  m_axi_wdata(784) <= \<const0>\;
  m_axi_wdata(783) <= \<const0>\;
  m_axi_wdata(782) <= \<const0>\;
  m_axi_wdata(781) <= \<const0>\;
  m_axi_wdata(780) <= \<const0>\;
  m_axi_wdata(779) <= \<const0>\;
  m_axi_wdata(778) <= \<const0>\;
  m_axi_wdata(777) <= \<const0>\;
  m_axi_wdata(776) <= \<const0>\;
  m_axi_wdata(775) <= \<const0>\;
  m_axi_wdata(774) <= \<const0>\;
  m_axi_wdata(773) <= \<const0>\;
  m_axi_wdata(772) <= \<const0>\;
  m_axi_wdata(771) <= \<const0>\;
  m_axi_wdata(770) <= \<const0>\;
  m_axi_wdata(769) <= \<const0>\;
  m_axi_wdata(768) <= \<const0>\;
  m_axi_wdata(767) <= \<const0>\;
  m_axi_wdata(766) <= \<const0>\;
  m_axi_wdata(765) <= \<const0>\;
  m_axi_wdata(764) <= \<const0>\;
  m_axi_wdata(763) <= \<const0>\;
  m_axi_wdata(762) <= \<const0>\;
  m_axi_wdata(761) <= \<const0>\;
  m_axi_wdata(760) <= \<const0>\;
  m_axi_wdata(759) <= \<const0>\;
  m_axi_wdata(758) <= \<const0>\;
  m_axi_wdata(757) <= \<const0>\;
  m_axi_wdata(756) <= \<const0>\;
  m_axi_wdata(755) <= \<const0>\;
  m_axi_wdata(754) <= \<const0>\;
  m_axi_wdata(753) <= \<const0>\;
  m_axi_wdata(752) <= \<const0>\;
  m_axi_wdata(751) <= \<const0>\;
  m_axi_wdata(750) <= \<const0>\;
  m_axi_wdata(749) <= \<const0>\;
  m_axi_wdata(748) <= \<const0>\;
  m_axi_wdata(747) <= \<const0>\;
  m_axi_wdata(746) <= \<const0>\;
  m_axi_wdata(745) <= \<const0>\;
  m_axi_wdata(744) <= \<const0>\;
  m_axi_wdata(743) <= \<const0>\;
  m_axi_wdata(742) <= \<const0>\;
  m_axi_wdata(741) <= \<const0>\;
  m_axi_wdata(740) <= \<const0>\;
  m_axi_wdata(739) <= \<const0>\;
  m_axi_wdata(738) <= \<const0>\;
  m_axi_wdata(737) <= \<const0>\;
  m_axi_wdata(736) <= \<const0>\;
  m_axi_wdata(735) <= \<const0>\;
  m_axi_wdata(734) <= \<const0>\;
  m_axi_wdata(733) <= \<const0>\;
  m_axi_wdata(732) <= \<const0>\;
  m_axi_wdata(731) <= \<const0>\;
  m_axi_wdata(730) <= \<const0>\;
  m_axi_wdata(729) <= \<const0>\;
  m_axi_wdata(728) <= \<const0>\;
  m_axi_wdata(727) <= \<const0>\;
  m_axi_wdata(726) <= \<const0>\;
  m_axi_wdata(725) <= \<const0>\;
  m_axi_wdata(724) <= \<const0>\;
  m_axi_wdata(723) <= \<const0>\;
  m_axi_wdata(722) <= \<const0>\;
  m_axi_wdata(721) <= \<const0>\;
  m_axi_wdata(720) <= \<const0>\;
  m_axi_wdata(719) <= \<const0>\;
  m_axi_wdata(718) <= \<const0>\;
  m_axi_wdata(717) <= \<const0>\;
  m_axi_wdata(716) <= \<const0>\;
  m_axi_wdata(715) <= \<const0>\;
  m_axi_wdata(714) <= \<const0>\;
  m_axi_wdata(713) <= \<const0>\;
  m_axi_wdata(712) <= \<const0>\;
  m_axi_wdata(711) <= \<const0>\;
  m_axi_wdata(710) <= \<const0>\;
  m_axi_wdata(709) <= \<const0>\;
  m_axi_wdata(708) <= \<const0>\;
  m_axi_wdata(707) <= \<const0>\;
  m_axi_wdata(706) <= \<const0>\;
  m_axi_wdata(705) <= \<const0>\;
  m_axi_wdata(704) <= \<const0>\;
  m_axi_wdata(703) <= \<const0>\;
  m_axi_wdata(702) <= \<const0>\;
  m_axi_wdata(701) <= \<const0>\;
  m_axi_wdata(700) <= \<const0>\;
  m_axi_wdata(699) <= \<const0>\;
  m_axi_wdata(698) <= \<const0>\;
  m_axi_wdata(697) <= \<const0>\;
  m_axi_wdata(696) <= \<const0>\;
  m_axi_wdata(695) <= \<const0>\;
  m_axi_wdata(694) <= \<const0>\;
  m_axi_wdata(693) <= \<const0>\;
  m_axi_wdata(692) <= \<const0>\;
  m_axi_wdata(691) <= \<const0>\;
  m_axi_wdata(690) <= \<const0>\;
  m_axi_wdata(689) <= \<const0>\;
  m_axi_wdata(688) <= \<const0>\;
  m_axi_wdata(687) <= \<const0>\;
  m_axi_wdata(686) <= \<const0>\;
  m_axi_wdata(685) <= \<const0>\;
  m_axi_wdata(684) <= \<const0>\;
  m_axi_wdata(683) <= \<const0>\;
  m_axi_wdata(682) <= \<const0>\;
  m_axi_wdata(681) <= \<const0>\;
  m_axi_wdata(680) <= \<const0>\;
  m_axi_wdata(679) <= \<const0>\;
  m_axi_wdata(678) <= \<const0>\;
  m_axi_wdata(677) <= \<const0>\;
  m_axi_wdata(676) <= \<const0>\;
  m_axi_wdata(675) <= \<const0>\;
  m_axi_wdata(674) <= \<const0>\;
  m_axi_wdata(673) <= \<const0>\;
  m_axi_wdata(672) <= \<const0>\;
  m_axi_wdata(671) <= \<const0>\;
  m_axi_wdata(670) <= \<const0>\;
  m_axi_wdata(669) <= \<const0>\;
  m_axi_wdata(668) <= \<const0>\;
  m_axi_wdata(667) <= \<const0>\;
  m_axi_wdata(666) <= \<const0>\;
  m_axi_wdata(665) <= \<const0>\;
  m_axi_wdata(664) <= \<const0>\;
  m_axi_wdata(663) <= \<const0>\;
  m_axi_wdata(662) <= \<const0>\;
  m_axi_wdata(661) <= \<const0>\;
  m_axi_wdata(660) <= \<const0>\;
  m_axi_wdata(659) <= \<const0>\;
  m_axi_wdata(658) <= \<const0>\;
  m_axi_wdata(657) <= \<const0>\;
  m_axi_wdata(656) <= \<const0>\;
  m_axi_wdata(655) <= \<const0>\;
  m_axi_wdata(654) <= \<const0>\;
  m_axi_wdata(653) <= \<const0>\;
  m_axi_wdata(652) <= \<const0>\;
  m_axi_wdata(651) <= \<const0>\;
  m_axi_wdata(650) <= \<const0>\;
  m_axi_wdata(649) <= \<const0>\;
  m_axi_wdata(648) <= \<const0>\;
  m_axi_wdata(647) <= \<const0>\;
  m_axi_wdata(646) <= \<const0>\;
  m_axi_wdata(645) <= \<const0>\;
  m_axi_wdata(644) <= \<const0>\;
  m_axi_wdata(643) <= \<const0>\;
  m_axi_wdata(642) <= \<const0>\;
  m_axi_wdata(641) <= \<const0>\;
  m_axi_wdata(640) <= \<const0>\;
  m_axi_wdata(639) <= \<const0>\;
  m_axi_wdata(638) <= \<const0>\;
  m_axi_wdata(637) <= \<const0>\;
  m_axi_wdata(636) <= \<const0>\;
  m_axi_wdata(635) <= \<const0>\;
  m_axi_wdata(634) <= \<const0>\;
  m_axi_wdata(633) <= \<const0>\;
  m_axi_wdata(632) <= \<const0>\;
  m_axi_wdata(631) <= \<const0>\;
  m_axi_wdata(630) <= \<const0>\;
  m_axi_wdata(629) <= \<const0>\;
  m_axi_wdata(628) <= \<const0>\;
  m_axi_wdata(627) <= \<const0>\;
  m_axi_wdata(626) <= \<const0>\;
  m_axi_wdata(625) <= \<const0>\;
  m_axi_wdata(624) <= \<const0>\;
  m_axi_wdata(623) <= \<const0>\;
  m_axi_wdata(622) <= \<const0>\;
  m_axi_wdata(621) <= \<const0>\;
  m_axi_wdata(620) <= \<const0>\;
  m_axi_wdata(619) <= \<const0>\;
  m_axi_wdata(618) <= \<const0>\;
  m_axi_wdata(617) <= \<const0>\;
  m_axi_wdata(616) <= \<const0>\;
  m_axi_wdata(615) <= \<const0>\;
  m_axi_wdata(614) <= \<const0>\;
  m_axi_wdata(613) <= \<const0>\;
  m_axi_wdata(612) <= \<const0>\;
  m_axi_wdata(611) <= \<const0>\;
  m_axi_wdata(610) <= \<const0>\;
  m_axi_wdata(609) <= \<const0>\;
  m_axi_wdata(608) <= \<const0>\;
  m_axi_wdata(607) <= \<const0>\;
  m_axi_wdata(606) <= \<const0>\;
  m_axi_wdata(605) <= \<const0>\;
  m_axi_wdata(604) <= \<const0>\;
  m_axi_wdata(603) <= \<const0>\;
  m_axi_wdata(602) <= \<const0>\;
  m_axi_wdata(601) <= \<const0>\;
  m_axi_wdata(600) <= \<const0>\;
  m_axi_wdata(599) <= \<const0>\;
  m_axi_wdata(598) <= \<const0>\;
  m_axi_wdata(597) <= \<const0>\;
  m_axi_wdata(596) <= \<const0>\;
  m_axi_wdata(595) <= \<const0>\;
  m_axi_wdata(594) <= \<const0>\;
  m_axi_wdata(593) <= \<const0>\;
  m_axi_wdata(592) <= \<const0>\;
  m_axi_wdata(591) <= \<const0>\;
  m_axi_wdata(590) <= \<const0>\;
  m_axi_wdata(589) <= \<const0>\;
  m_axi_wdata(588) <= \<const0>\;
  m_axi_wdata(587) <= \<const0>\;
  m_axi_wdata(586) <= \<const0>\;
  m_axi_wdata(585) <= \<const0>\;
  m_axi_wdata(584) <= \<const0>\;
  m_axi_wdata(583) <= \<const0>\;
  m_axi_wdata(582) <= \<const0>\;
  m_axi_wdata(581) <= \<const0>\;
  m_axi_wdata(580) <= \<const0>\;
  m_axi_wdata(579) <= \<const0>\;
  m_axi_wdata(578) <= \<const0>\;
  m_axi_wdata(577) <= \<const0>\;
  m_axi_wdata(576) <= \<const0>\;
  m_axi_wdata(575) <= \<const0>\;
  m_axi_wdata(574) <= \<const0>\;
  m_axi_wdata(573) <= \<const0>\;
  m_axi_wdata(572) <= \<const0>\;
  m_axi_wdata(571) <= \<const0>\;
  m_axi_wdata(570) <= \<const0>\;
  m_axi_wdata(569) <= \<const0>\;
  m_axi_wdata(568) <= \<const0>\;
  m_axi_wdata(567) <= \<const0>\;
  m_axi_wdata(566) <= \<const0>\;
  m_axi_wdata(565) <= \<const0>\;
  m_axi_wdata(564) <= \<const0>\;
  m_axi_wdata(563) <= \<const0>\;
  m_axi_wdata(562) <= \<const0>\;
  m_axi_wdata(561) <= \<const0>\;
  m_axi_wdata(560) <= \<const0>\;
  m_axi_wdata(559) <= \<const0>\;
  m_axi_wdata(558) <= \<const0>\;
  m_axi_wdata(557) <= \<const0>\;
  m_axi_wdata(556) <= \<const0>\;
  m_axi_wdata(555) <= \<const0>\;
  m_axi_wdata(554) <= \<const0>\;
  m_axi_wdata(553) <= \<const0>\;
  m_axi_wdata(552) <= \<const0>\;
  m_axi_wdata(551) <= \<const0>\;
  m_axi_wdata(550) <= \<const0>\;
  m_axi_wdata(549) <= \<const0>\;
  m_axi_wdata(548) <= \<const0>\;
  m_axi_wdata(547) <= \<const0>\;
  m_axi_wdata(546) <= \<const0>\;
  m_axi_wdata(545) <= \<const0>\;
  m_axi_wdata(544) <= \<const0>\;
  m_axi_wdata(543) <= \<const0>\;
  m_axi_wdata(542) <= \<const0>\;
  m_axi_wdata(541) <= \<const0>\;
  m_axi_wdata(540) <= \<const0>\;
  m_axi_wdata(539) <= \<const0>\;
  m_axi_wdata(538) <= \<const0>\;
  m_axi_wdata(537) <= \<const0>\;
  m_axi_wdata(536) <= \<const0>\;
  m_axi_wdata(535) <= \<const0>\;
  m_axi_wdata(534) <= \<const0>\;
  m_axi_wdata(533) <= \<const0>\;
  m_axi_wdata(532) <= \<const0>\;
  m_axi_wdata(531) <= \<const0>\;
  m_axi_wdata(530) <= \<const0>\;
  m_axi_wdata(529) <= \<const0>\;
  m_axi_wdata(528) <= \<const0>\;
  m_axi_wdata(527) <= \<const0>\;
  m_axi_wdata(526) <= \<const0>\;
  m_axi_wdata(525) <= \<const0>\;
  m_axi_wdata(524) <= \<const0>\;
  m_axi_wdata(523) <= \<const0>\;
  m_axi_wdata(522) <= \<const0>\;
  m_axi_wdata(521) <= \<const0>\;
  m_axi_wdata(520) <= \<const0>\;
  m_axi_wdata(519) <= \<const0>\;
  m_axi_wdata(518) <= \<const0>\;
  m_axi_wdata(517) <= \<const0>\;
  m_axi_wdata(516) <= \<const0>\;
  m_axi_wdata(515) <= \<const0>\;
  m_axi_wdata(514) <= \<const0>\;
  m_axi_wdata(513) <= \<const0>\;
  m_axi_wdata(512) <= \<const0>\;
  m_axi_wdata(511) <= \<const0>\;
  m_axi_wdata(510) <= \<const0>\;
  m_axi_wdata(509) <= \<const0>\;
  m_axi_wdata(508) <= \<const0>\;
  m_axi_wdata(507) <= \<const0>\;
  m_axi_wdata(506) <= \<const0>\;
  m_axi_wdata(505) <= \<const0>\;
  m_axi_wdata(504) <= \<const0>\;
  m_axi_wdata(503) <= \<const0>\;
  m_axi_wdata(502) <= \<const0>\;
  m_axi_wdata(501) <= \<const0>\;
  m_axi_wdata(500) <= \<const0>\;
  m_axi_wdata(499) <= \<const0>\;
  m_axi_wdata(498) <= \<const0>\;
  m_axi_wdata(497) <= \<const0>\;
  m_axi_wdata(496) <= \<const0>\;
  m_axi_wdata(495) <= \<const0>\;
  m_axi_wdata(494) <= \<const0>\;
  m_axi_wdata(493) <= \<const0>\;
  m_axi_wdata(492) <= \<const0>\;
  m_axi_wdata(491) <= \<const0>\;
  m_axi_wdata(490) <= \<const0>\;
  m_axi_wdata(489) <= \<const0>\;
  m_axi_wdata(488) <= \<const0>\;
  m_axi_wdata(487) <= \<const0>\;
  m_axi_wdata(486) <= \<const0>\;
  m_axi_wdata(485) <= \<const0>\;
  m_axi_wdata(484) <= \<const0>\;
  m_axi_wdata(483) <= \<const0>\;
  m_axi_wdata(482) <= \<const0>\;
  m_axi_wdata(481) <= \<const0>\;
  m_axi_wdata(480) <= \<const0>\;
  m_axi_wdata(479) <= \<const0>\;
  m_axi_wdata(478) <= \<const0>\;
  m_axi_wdata(477) <= \<const0>\;
  m_axi_wdata(476) <= \<const0>\;
  m_axi_wdata(475) <= \<const0>\;
  m_axi_wdata(474) <= \<const0>\;
  m_axi_wdata(473) <= \<const0>\;
  m_axi_wdata(472) <= \<const0>\;
  m_axi_wdata(471) <= \<const0>\;
  m_axi_wdata(470) <= \<const0>\;
  m_axi_wdata(469) <= \<const0>\;
  m_axi_wdata(468) <= \<const0>\;
  m_axi_wdata(467) <= \<const0>\;
  m_axi_wdata(466) <= \<const0>\;
  m_axi_wdata(465) <= \<const0>\;
  m_axi_wdata(464) <= \<const0>\;
  m_axi_wdata(463) <= \<const0>\;
  m_axi_wdata(462) <= \<const0>\;
  m_axi_wdata(461) <= \<const0>\;
  m_axi_wdata(460) <= \<const0>\;
  m_axi_wdata(459) <= \<const0>\;
  m_axi_wdata(458) <= \<const0>\;
  m_axi_wdata(457) <= \<const0>\;
  m_axi_wdata(456) <= \<const0>\;
  m_axi_wdata(455) <= \<const0>\;
  m_axi_wdata(454) <= \<const0>\;
  m_axi_wdata(453) <= \<const0>\;
  m_axi_wdata(452) <= \<const0>\;
  m_axi_wdata(451) <= \<const0>\;
  m_axi_wdata(450) <= \<const0>\;
  m_axi_wdata(449) <= \<const0>\;
  m_axi_wdata(448) <= \<const0>\;
  m_axi_wdata(447) <= \<const0>\;
  m_axi_wdata(446) <= \<const0>\;
  m_axi_wdata(445) <= \<const0>\;
  m_axi_wdata(444) <= \<const0>\;
  m_axi_wdata(443) <= \<const0>\;
  m_axi_wdata(442) <= \<const0>\;
  m_axi_wdata(441) <= \<const0>\;
  m_axi_wdata(440) <= \<const0>\;
  m_axi_wdata(439) <= \<const0>\;
  m_axi_wdata(438) <= \<const0>\;
  m_axi_wdata(437) <= \<const0>\;
  m_axi_wdata(436) <= \<const0>\;
  m_axi_wdata(435) <= \<const0>\;
  m_axi_wdata(434) <= \<const0>\;
  m_axi_wdata(433) <= \<const0>\;
  m_axi_wdata(432) <= \<const0>\;
  m_axi_wdata(431) <= \<const0>\;
  m_axi_wdata(430) <= \<const0>\;
  m_axi_wdata(429) <= \<const0>\;
  m_axi_wdata(428) <= \<const0>\;
  m_axi_wdata(427) <= \<const0>\;
  m_axi_wdata(426) <= \<const0>\;
  m_axi_wdata(425) <= \<const0>\;
  m_axi_wdata(424) <= \<const0>\;
  m_axi_wdata(423) <= \<const0>\;
  m_axi_wdata(422) <= \<const0>\;
  m_axi_wdata(421) <= \<const0>\;
  m_axi_wdata(420) <= \<const0>\;
  m_axi_wdata(419) <= \<const0>\;
  m_axi_wdata(418) <= \<const0>\;
  m_axi_wdata(417) <= \<const0>\;
  m_axi_wdata(416) <= \<const0>\;
  m_axi_wdata(415) <= \<const0>\;
  m_axi_wdata(414) <= \<const0>\;
  m_axi_wdata(413) <= \<const0>\;
  m_axi_wdata(412) <= \<const0>\;
  m_axi_wdata(411) <= \<const0>\;
  m_axi_wdata(410) <= \<const0>\;
  m_axi_wdata(409) <= \<const0>\;
  m_axi_wdata(408) <= \<const0>\;
  m_axi_wdata(407) <= \<const0>\;
  m_axi_wdata(406) <= \<const0>\;
  m_axi_wdata(405) <= \<const0>\;
  m_axi_wdata(404) <= \<const0>\;
  m_axi_wdata(403) <= \<const0>\;
  m_axi_wdata(402) <= \<const0>\;
  m_axi_wdata(401) <= \<const0>\;
  m_axi_wdata(400) <= \<const0>\;
  m_axi_wdata(399) <= \<const0>\;
  m_axi_wdata(398) <= \<const0>\;
  m_axi_wdata(397) <= \<const0>\;
  m_axi_wdata(396) <= \<const0>\;
  m_axi_wdata(395) <= \<const0>\;
  m_axi_wdata(394) <= \<const0>\;
  m_axi_wdata(393) <= \<const0>\;
  m_axi_wdata(392) <= \<const0>\;
  m_axi_wdata(391) <= \<const0>\;
  m_axi_wdata(390) <= \<const0>\;
  m_axi_wdata(389) <= \<const0>\;
  m_axi_wdata(388) <= \<const0>\;
  m_axi_wdata(387) <= \<const0>\;
  m_axi_wdata(386) <= \<const0>\;
  m_axi_wdata(385) <= \<const0>\;
  m_axi_wdata(384) <= \<const0>\;
  m_axi_wdata(383) <= \<const0>\;
  m_axi_wdata(382) <= \<const0>\;
  m_axi_wdata(381) <= \<const0>\;
  m_axi_wdata(380) <= \<const0>\;
  m_axi_wdata(379) <= \<const0>\;
  m_axi_wdata(378) <= \<const0>\;
  m_axi_wdata(377) <= \<const0>\;
  m_axi_wdata(376) <= \<const0>\;
  m_axi_wdata(375) <= \<const0>\;
  m_axi_wdata(374) <= \<const0>\;
  m_axi_wdata(373) <= \<const0>\;
  m_axi_wdata(372) <= \<const0>\;
  m_axi_wdata(371) <= \<const0>\;
  m_axi_wdata(370) <= \<const0>\;
  m_axi_wdata(369) <= \<const0>\;
  m_axi_wdata(368) <= \<const0>\;
  m_axi_wdata(367) <= \<const0>\;
  m_axi_wdata(366) <= \<const0>\;
  m_axi_wdata(365) <= \<const0>\;
  m_axi_wdata(364) <= \<const0>\;
  m_axi_wdata(363) <= \<const0>\;
  m_axi_wdata(362) <= \<const0>\;
  m_axi_wdata(361) <= \<const0>\;
  m_axi_wdata(360) <= \<const0>\;
  m_axi_wdata(359) <= \<const0>\;
  m_axi_wdata(358) <= \<const0>\;
  m_axi_wdata(357) <= \<const0>\;
  m_axi_wdata(356) <= \<const0>\;
  m_axi_wdata(355) <= \<const0>\;
  m_axi_wdata(354) <= \<const0>\;
  m_axi_wdata(353) <= \<const0>\;
  m_axi_wdata(352) <= \<const0>\;
  m_axi_wdata(351) <= \<const0>\;
  m_axi_wdata(350) <= \<const0>\;
  m_axi_wdata(349) <= \<const0>\;
  m_axi_wdata(348) <= \<const0>\;
  m_axi_wdata(347) <= \<const0>\;
  m_axi_wdata(346) <= \<const0>\;
  m_axi_wdata(345) <= \<const0>\;
  m_axi_wdata(344) <= \<const0>\;
  m_axi_wdata(343) <= \<const0>\;
  m_axi_wdata(342) <= \<const0>\;
  m_axi_wdata(341) <= \<const0>\;
  m_axi_wdata(340) <= \<const0>\;
  m_axi_wdata(339) <= \<const0>\;
  m_axi_wdata(338) <= \<const0>\;
  m_axi_wdata(337) <= \<const0>\;
  m_axi_wdata(336) <= \<const0>\;
  m_axi_wdata(335) <= \<const0>\;
  m_axi_wdata(334) <= \<const0>\;
  m_axi_wdata(333) <= \<const0>\;
  m_axi_wdata(332) <= \<const0>\;
  m_axi_wdata(331) <= \<const0>\;
  m_axi_wdata(330) <= \<const0>\;
  m_axi_wdata(329) <= \<const0>\;
  m_axi_wdata(328) <= \<const0>\;
  m_axi_wdata(327) <= \<const0>\;
  m_axi_wdata(326) <= \<const0>\;
  m_axi_wdata(325) <= \<const0>\;
  m_axi_wdata(324) <= \<const0>\;
  m_axi_wdata(323) <= \<const0>\;
  m_axi_wdata(322) <= \<const0>\;
  m_axi_wdata(321) <= \<const0>\;
  m_axi_wdata(320) <= \<const0>\;
  m_axi_wdata(319) <= \<const0>\;
  m_axi_wdata(318) <= \<const0>\;
  m_axi_wdata(317) <= \<const0>\;
  m_axi_wdata(316) <= \<const0>\;
  m_axi_wdata(315) <= \<const0>\;
  m_axi_wdata(314) <= \<const0>\;
  m_axi_wdata(313) <= \<const0>\;
  m_axi_wdata(312) <= \<const0>\;
  m_axi_wdata(311) <= \<const0>\;
  m_axi_wdata(310) <= \<const0>\;
  m_axi_wdata(309) <= \<const0>\;
  m_axi_wdata(308) <= \<const0>\;
  m_axi_wdata(307) <= \<const0>\;
  m_axi_wdata(306) <= \<const0>\;
  m_axi_wdata(305) <= \<const0>\;
  m_axi_wdata(304) <= \<const0>\;
  m_axi_wdata(303) <= \<const0>\;
  m_axi_wdata(302) <= \<const0>\;
  m_axi_wdata(301) <= \<const0>\;
  m_axi_wdata(300) <= \<const0>\;
  m_axi_wdata(299) <= \<const0>\;
  m_axi_wdata(298) <= \<const0>\;
  m_axi_wdata(297) <= \<const0>\;
  m_axi_wdata(296) <= \<const0>\;
  m_axi_wdata(295) <= \<const0>\;
  m_axi_wdata(294) <= \<const0>\;
  m_axi_wdata(293) <= \<const0>\;
  m_axi_wdata(292) <= \<const0>\;
  m_axi_wdata(291) <= \<const0>\;
  m_axi_wdata(290) <= \<const0>\;
  m_axi_wdata(289) <= \<const0>\;
  m_axi_wdata(288) <= \<const0>\;
  m_axi_wdata(287) <= \<const0>\;
  m_axi_wdata(286) <= \<const0>\;
  m_axi_wdata(285) <= \<const0>\;
  m_axi_wdata(284) <= \<const0>\;
  m_axi_wdata(283) <= \<const0>\;
  m_axi_wdata(282) <= \<const0>\;
  m_axi_wdata(281) <= \<const0>\;
  m_axi_wdata(280) <= \<const0>\;
  m_axi_wdata(279) <= \<const0>\;
  m_axi_wdata(278) <= \<const0>\;
  m_axi_wdata(277) <= \<const0>\;
  m_axi_wdata(276) <= \<const0>\;
  m_axi_wdata(275) <= \<const0>\;
  m_axi_wdata(274) <= \<const0>\;
  m_axi_wdata(273) <= \<const0>\;
  m_axi_wdata(272) <= \<const0>\;
  m_axi_wdata(271) <= \<const0>\;
  m_axi_wdata(270) <= \<const0>\;
  m_axi_wdata(269) <= \<const0>\;
  m_axi_wdata(268) <= \<const0>\;
  m_axi_wdata(267) <= \<const0>\;
  m_axi_wdata(266) <= \<const0>\;
  m_axi_wdata(265) <= \<const0>\;
  m_axi_wdata(264) <= \<const0>\;
  m_axi_wdata(263) <= \<const0>\;
  m_axi_wdata(262) <= \<const0>\;
  m_axi_wdata(261) <= \<const0>\;
  m_axi_wdata(260) <= \<const0>\;
  m_axi_wdata(259) <= \<const0>\;
  m_axi_wdata(258) <= \<const0>\;
  m_axi_wdata(257) <= \<const0>\;
  m_axi_wdata(256) <= \<const0>\;
  m_axi_wdata(255) <= \<const0>\;
  m_axi_wdata(254) <= \<const0>\;
  m_axi_wdata(253) <= \<const0>\;
  m_axi_wdata(252) <= \<const0>\;
  m_axi_wdata(251) <= \<const0>\;
  m_axi_wdata(250) <= \<const0>\;
  m_axi_wdata(249) <= \<const0>\;
  m_axi_wdata(248) <= \<const0>\;
  m_axi_wdata(247) <= \<const0>\;
  m_axi_wdata(246) <= \<const0>\;
  m_axi_wdata(245) <= \<const0>\;
  m_axi_wdata(244) <= \<const0>\;
  m_axi_wdata(243) <= \<const0>\;
  m_axi_wdata(242) <= \<const0>\;
  m_axi_wdata(241) <= \<const0>\;
  m_axi_wdata(240) <= \<const0>\;
  m_axi_wdata(239) <= \<const0>\;
  m_axi_wdata(238) <= \<const0>\;
  m_axi_wdata(237) <= \<const0>\;
  m_axi_wdata(236) <= \<const0>\;
  m_axi_wdata(235) <= \<const0>\;
  m_axi_wdata(234) <= \<const0>\;
  m_axi_wdata(233) <= \<const0>\;
  m_axi_wdata(232) <= \<const0>\;
  m_axi_wdata(231) <= \<const0>\;
  m_axi_wdata(230) <= \<const0>\;
  m_axi_wdata(229) <= \<const0>\;
  m_axi_wdata(228) <= \<const0>\;
  m_axi_wdata(227) <= \<const0>\;
  m_axi_wdata(226) <= \<const0>\;
  m_axi_wdata(225) <= \<const0>\;
  m_axi_wdata(224) <= \<const0>\;
  m_axi_wdata(223) <= \<const0>\;
  m_axi_wdata(222) <= \<const0>\;
  m_axi_wdata(221) <= \<const0>\;
  m_axi_wdata(220) <= \<const0>\;
  m_axi_wdata(219) <= \<const0>\;
  m_axi_wdata(218) <= \<const0>\;
  m_axi_wdata(217) <= \<const0>\;
  m_axi_wdata(216) <= \<const0>\;
  m_axi_wdata(215) <= \<const0>\;
  m_axi_wdata(214) <= \<const0>\;
  m_axi_wdata(213) <= \<const0>\;
  m_axi_wdata(212) <= \<const0>\;
  m_axi_wdata(211) <= \<const0>\;
  m_axi_wdata(210) <= \<const0>\;
  m_axi_wdata(209) <= \<const0>\;
  m_axi_wdata(208) <= \<const0>\;
  m_axi_wdata(207) <= \<const0>\;
  m_axi_wdata(206) <= \<const0>\;
  m_axi_wdata(205) <= \<const0>\;
  m_axi_wdata(204) <= \<const0>\;
  m_axi_wdata(203) <= \<const0>\;
  m_axi_wdata(202) <= \<const0>\;
  m_axi_wdata(201) <= \<const0>\;
  m_axi_wdata(200) <= \<const0>\;
  m_axi_wdata(199) <= \<const0>\;
  m_axi_wdata(198) <= \<const0>\;
  m_axi_wdata(197) <= \<const0>\;
  m_axi_wdata(196) <= \<const0>\;
  m_axi_wdata(195) <= \<const0>\;
  m_axi_wdata(194) <= \<const0>\;
  m_axi_wdata(193) <= \<const0>\;
  m_axi_wdata(192) <= \<const0>\;
  m_axi_wdata(191) <= \<const0>\;
  m_axi_wdata(190) <= \<const0>\;
  m_axi_wdata(189) <= \<const0>\;
  m_axi_wdata(188) <= \<const0>\;
  m_axi_wdata(187) <= \<const0>\;
  m_axi_wdata(186) <= \<const0>\;
  m_axi_wdata(185) <= \<const0>\;
  m_axi_wdata(184) <= \<const0>\;
  m_axi_wdata(183) <= \<const0>\;
  m_axi_wdata(182) <= \<const0>\;
  m_axi_wdata(181) <= \<const0>\;
  m_axi_wdata(180) <= \<const0>\;
  m_axi_wdata(179) <= \<const0>\;
  m_axi_wdata(178) <= \<const0>\;
  m_axi_wdata(177) <= \<const0>\;
  m_axi_wdata(176) <= \<const0>\;
  m_axi_wdata(175) <= \<const0>\;
  m_axi_wdata(174) <= \<const0>\;
  m_axi_wdata(173) <= \<const0>\;
  m_axi_wdata(172) <= \<const0>\;
  m_axi_wdata(171) <= \<const0>\;
  m_axi_wdata(170) <= \<const0>\;
  m_axi_wdata(169) <= \<const0>\;
  m_axi_wdata(168) <= \<const0>\;
  m_axi_wdata(167) <= \<const0>\;
  m_axi_wdata(166) <= \<const0>\;
  m_axi_wdata(165) <= \<const0>\;
  m_axi_wdata(164) <= \<const0>\;
  m_axi_wdata(163) <= \<const0>\;
  m_axi_wdata(162) <= \<const0>\;
  m_axi_wdata(161) <= \<const0>\;
  m_axi_wdata(160) <= \<const0>\;
  m_axi_wdata(159) <= \<const0>\;
  m_axi_wdata(158) <= \<const0>\;
  m_axi_wdata(157) <= \<const0>\;
  m_axi_wdata(156) <= \<const0>\;
  m_axi_wdata(155) <= \<const0>\;
  m_axi_wdata(154) <= \<const0>\;
  m_axi_wdata(153) <= \<const0>\;
  m_axi_wdata(152) <= \<const0>\;
  m_axi_wdata(151) <= \<const0>\;
  m_axi_wdata(150) <= \<const0>\;
  m_axi_wdata(149) <= \<const0>\;
  m_axi_wdata(148) <= \<const0>\;
  m_axi_wdata(147) <= \<const0>\;
  m_axi_wdata(146) <= \<const0>\;
  m_axi_wdata(145) <= \<const0>\;
  m_axi_wdata(144) <= \<const0>\;
  m_axi_wdata(143) <= \<const0>\;
  m_axi_wdata(142) <= \<const0>\;
  m_axi_wdata(141) <= \<const0>\;
  m_axi_wdata(140) <= \<const0>\;
  m_axi_wdata(139) <= \<const0>\;
  m_axi_wdata(138) <= \<const0>\;
  m_axi_wdata(137) <= \<const0>\;
  m_axi_wdata(136) <= \<const0>\;
  m_axi_wdata(135) <= \<const0>\;
  m_axi_wdata(134) <= \<const0>\;
  m_axi_wdata(133) <= \<const0>\;
  m_axi_wdata(132) <= \<const0>\;
  m_axi_wdata(131) <= \<const0>\;
  m_axi_wdata(130) <= \<const0>\;
  m_axi_wdata(129) <= \<const0>\;
  m_axi_wdata(128) <= \<const0>\;
  m_axi_wdata(127) <= \<const0>\;
  m_axi_wdata(126) <= \<const0>\;
  m_axi_wdata(125) <= \<const0>\;
  m_axi_wdata(124) <= \<const0>\;
  m_axi_wdata(123) <= \<const0>\;
  m_axi_wdata(122) <= \<const0>\;
  m_axi_wdata(121) <= \<const0>\;
  m_axi_wdata(120) <= \<const0>\;
  m_axi_wdata(119) <= \<const0>\;
  m_axi_wdata(118) <= \<const0>\;
  m_axi_wdata(117) <= \<const0>\;
  m_axi_wdata(116) <= \<const0>\;
  m_axi_wdata(115) <= \<const0>\;
  m_axi_wdata(114) <= \<const0>\;
  m_axi_wdata(113) <= \<const0>\;
  m_axi_wdata(112) <= \<const0>\;
  m_axi_wdata(111) <= \<const0>\;
  m_axi_wdata(110) <= \<const0>\;
  m_axi_wdata(109) <= \<const0>\;
  m_axi_wdata(108) <= \<const0>\;
  m_axi_wdata(107) <= \<const0>\;
  m_axi_wdata(106) <= \<const0>\;
  m_axi_wdata(105) <= \<const0>\;
  m_axi_wdata(104) <= \<const0>\;
  m_axi_wdata(103) <= \<const0>\;
  m_axi_wdata(102) <= \<const0>\;
  m_axi_wdata(101) <= \<const0>\;
  m_axi_wdata(100) <= \<const0>\;
  m_axi_wdata(99) <= \<const0>\;
  m_axi_wdata(98) <= \<const0>\;
  m_axi_wdata(97) <= \<const0>\;
  m_axi_wdata(96) <= \<const0>\;
  m_axi_wdata(95) <= \<const0>\;
  m_axi_wdata(94) <= \<const0>\;
  m_axi_wdata(93) <= \<const0>\;
  m_axi_wdata(92) <= \<const0>\;
  m_axi_wdata(91) <= \<const0>\;
  m_axi_wdata(90) <= \<const0>\;
  m_axi_wdata(89) <= \<const0>\;
  m_axi_wdata(88) <= \<const0>\;
  m_axi_wdata(87) <= \<const0>\;
  m_axi_wdata(86) <= \<const0>\;
  m_axi_wdata(85) <= \<const0>\;
  m_axi_wdata(84) <= \<const0>\;
  m_axi_wdata(83) <= \<const0>\;
  m_axi_wdata(82) <= \<const0>\;
  m_axi_wdata(81) <= \<const0>\;
  m_axi_wdata(80) <= \<const0>\;
  m_axi_wdata(79) <= \<const0>\;
  m_axi_wdata(78) <= \<const0>\;
  m_axi_wdata(77) <= \<const0>\;
  m_axi_wdata(76) <= \<const0>\;
  m_axi_wdata(75) <= \<const0>\;
  m_axi_wdata(74) <= \<const0>\;
  m_axi_wdata(73) <= \<const0>\;
  m_axi_wdata(72) <= \<const0>\;
  m_axi_wdata(71) <= \<const0>\;
  m_axi_wdata(70) <= \<const0>\;
  m_axi_wdata(69) <= \<const0>\;
  m_axi_wdata(68) <= \<const0>\;
  m_axi_wdata(67) <= \<const0>\;
  m_axi_wdata(66) <= \<const0>\;
  m_axi_wdata(65) <= \<const0>\;
  m_axi_wdata(64) <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(127) <= \<const0>\;
  m_axi_wstrb(126) <= \<const0>\;
  m_axi_wstrb(125) <= \<const0>\;
  m_axi_wstrb(124) <= \<const0>\;
  m_axi_wstrb(123) <= \<const0>\;
  m_axi_wstrb(122) <= \<const0>\;
  m_axi_wstrb(121) <= \<const0>\;
  m_axi_wstrb(120) <= \<const0>\;
  m_axi_wstrb(119) <= \<const0>\;
  m_axi_wstrb(118) <= \<const0>\;
  m_axi_wstrb(117) <= \<const0>\;
  m_axi_wstrb(116) <= \<const0>\;
  m_axi_wstrb(115) <= \<const0>\;
  m_axi_wstrb(114) <= \<const0>\;
  m_axi_wstrb(113) <= \<const0>\;
  m_axi_wstrb(112) <= \<const0>\;
  m_axi_wstrb(111) <= \<const0>\;
  m_axi_wstrb(110) <= \<const0>\;
  m_axi_wstrb(109) <= \<const0>\;
  m_axi_wstrb(108) <= \<const0>\;
  m_axi_wstrb(107) <= \<const0>\;
  m_axi_wstrb(106) <= \<const0>\;
  m_axi_wstrb(105) <= \<const0>\;
  m_axi_wstrb(104) <= \<const0>\;
  m_axi_wstrb(103) <= \<const0>\;
  m_axi_wstrb(102) <= \<const0>\;
  m_axi_wstrb(101) <= \<const0>\;
  m_axi_wstrb(100) <= \<const0>\;
  m_axi_wstrb(99) <= \<const0>\;
  m_axi_wstrb(98) <= \<const0>\;
  m_axi_wstrb(97) <= \<const0>\;
  m_axi_wstrb(96) <= \<const0>\;
  m_axi_wstrb(95) <= \<const0>\;
  m_axi_wstrb(94) <= \<const0>\;
  m_axi_wstrb(93) <= \<const0>\;
  m_axi_wstrb(92) <= \<const0>\;
  m_axi_wstrb(91) <= \<const0>\;
  m_axi_wstrb(90) <= \<const0>\;
  m_axi_wstrb(89) <= \<const0>\;
  m_axi_wstrb(88) <= \<const0>\;
  m_axi_wstrb(87) <= \<const0>\;
  m_axi_wstrb(86) <= \<const0>\;
  m_axi_wstrb(85) <= \<const0>\;
  m_axi_wstrb(84) <= \<const0>\;
  m_axi_wstrb(83) <= \<const0>\;
  m_axi_wstrb(82) <= \<const0>\;
  m_axi_wstrb(81) <= \<const0>\;
  m_axi_wstrb(80) <= \<const0>\;
  m_axi_wstrb(79) <= \<const0>\;
  m_axi_wstrb(78) <= \<const0>\;
  m_axi_wstrb(77) <= \<const0>\;
  m_axi_wstrb(76) <= \<const0>\;
  m_axi_wstrb(75) <= \<const0>\;
  m_axi_wstrb(74) <= \<const0>\;
  m_axi_wstrb(73) <= \<const0>\;
  m_axi_wstrb(72) <= \<const0>\;
  m_axi_wstrb(71) <= \<const0>\;
  m_axi_wstrb(70) <= \<const0>\;
  m_axi_wstrb(69) <= \<const0>\;
  m_axi_wstrb(68) <= \<const0>\;
  m_axi_wstrb(67) <= \<const0>\;
  m_axi_wstrb(66) <= \<const0>\;
  m_axi_wstrb(65) <= \<const0>\;
  m_axi_wstrb(64) <= \<const0>\;
  m_axi_wstrb(63) <= \<const0>\;
  m_axi_wstrb(62) <= \<const0>\;
  m_axi_wstrb(61) <= \<const0>\;
  m_axi_wstrb(60) <= \<const0>\;
  m_axi_wstrb(59) <= \<const0>\;
  m_axi_wstrb(58) <= \<const0>\;
  m_axi_wstrb(57) <= \<const0>\;
  m_axi_wstrb(56) <= \<const0>\;
  m_axi_wstrb(55) <= \<const0>\;
  m_axi_wstrb(54) <= \<const0>\;
  m_axi_wstrb(53) <= \<const0>\;
  m_axi_wstrb(52) <= \<const0>\;
  m_axi_wstrb(51) <= \<const0>\;
  m_axi_wstrb(50) <= \<const0>\;
  m_axi_wstrb(49) <= \<const0>\;
  m_axi_wstrb(48) <= \<const0>\;
  m_axi_wstrb(47) <= \<const0>\;
  m_axi_wstrb(46) <= \<const0>\;
  m_axi_wstrb(45) <= \<const0>\;
  m_axi_wstrb(44) <= \<const0>\;
  m_axi_wstrb(43) <= \<const0>\;
  m_axi_wstrb(42) <= \<const0>\;
  m_axi_wstrb(41) <= \<const0>\;
  m_axi_wstrb(40) <= \<const0>\;
  m_axi_wstrb(39) <= \<const0>\;
  m_axi_wstrb(38) <= \<const0>\;
  m_axi_wstrb(37) <= \<const0>\;
  m_axi_wstrb(36) <= \<const0>\;
  m_axi_wstrb(35) <= \<const0>\;
  m_axi_wstrb(34) <= \<const0>\;
  m_axi_wstrb(33) <= \<const0>\;
  m_axi_wstrb(32) <= \<const0>\;
  m_axi_wstrb(31) <= \<const0>\;
  m_axi_wstrb(30) <= \<const0>\;
  m_axi_wstrb(29) <= \<const0>\;
  m_axi_wstrb(28) <= \<const0>\;
  m_axi_wstrb(27) <= \<const0>\;
  m_axi_wstrb(26) <= \<const0>\;
  m_axi_wstrb(25) <= \<const0>\;
  m_axi_wstrb(24) <= \<const0>\;
  m_axi_wstrb(23) <= \<const0>\;
  m_axi_wstrb(22) <= \<const0>\;
  m_axi_wstrb(21) <= \<const0>\;
  m_axi_wstrb(20) <= \<const0>\;
  m_axi_wstrb(19) <= \<const0>\;
  m_axi_wstrb(18) <= \<const0>\;
  m_axi_wstrb(17) <= \<const0>\;
  m_axi_wstrb(16) <= \<const0>\;
  m_axi_wstrb(15) <= \<const0>\;
  m_axi_wstrb(14) <= \<const0>\;
  m_axi_wstrb(13) <= \<const0>\;
  m_axi_wstrb(12) <= \<const0>\;
  m_axi_wstrb(11) <= \<const0>\;
  m_axi_wstrb(10) <= \<const0>\;
  m_axi_wstrb(9) <= \<const0>\;
  m_axi_wstrb(8) <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_upsizer.gen_full_upsizer.axi_upsizer_inst\: entity work.pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_axi_upsizer
     port map (
      CLK => s_axi_aclk,
      D(60 downto 57) => s_axi_arregion(3 downto 0),
      D(56 downto 53) => s_axi_arqos(3 downto 0),
      D(52) => s_axi_arlock(0),
      D(51 downto 44) => s_axi_arlen(7 downto 0),
      D(43 downto 40) => s_axi_arcache(3 downto 0),
      D(39 downto 38) => s_axi_arburst(1 downto 0),
      D(37 downto 35) => s_axi_arsize(2 downto 0),
      D(34 downto 32) => s_axi_arprot(2 downto 0),
      D(31 downto 0) => s_axi_araddr(31 downto 0),
      din(12 downto 5) => m_axi_arlen(7 downto 0),
      din(4 downto 2) => m_axi_arsize(2 downto 0),
      din(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rdata(1023 downto 0) => m_axi_rdata(1023 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \out\ => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rdata(63 downto 0) => s_axi_rdata(63 downto 0),
      s_axi_rid(0) => s_axi_rid(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pynq_auto_us_df_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of pynq_auto_us_df_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pynq_auto_us_df_0 : entity is "pynq_auto_us_df_0,axi_dwidth_converter_v2_1_12_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pynq_auto_us_df_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of pynq_auto_us_df_0 : entity is "axi_dwidth_converter_v2_1_12_top,Vivado 2017.1_sdx";
end pynq_auto_us_df_0;

architecture STRUCTURE of pynq_auto_us_df_0 is
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 1023 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of inst : label is 1;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of inst : label is 1;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of inst : label is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of inst : label is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of inst : label is 7;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 1024;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of inst : label is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of inst : label is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of inst : label is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of inst : label is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of inst : label is 3;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 1;
  attribute P_AXI3 : integer;
  attribute P_AXI3 of inst : label is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of inst : label is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of inst : label is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of inst : label is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of inst : label is 16;
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
inst: entity work.pynq_auto_us_df_0_axi_dwidth_converter_v2_1_12_top
     port map (
      m_axi_aclk => '0',
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_aresetn => '0',
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_bvalid => '0',
      m_axi_rdata(1023 downto 0) => m_axi_rdata(1023 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(1023 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(1023 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(127 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(127 downto 0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => s_axi_rdata(63 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '1',
      s_axi_wready => NLW_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"11111111",
      s_axi_wvalid => '0'
    );
end STRUCTURE;
