Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111111100...
Compiling module xil_defaultlib.Accumulator(BIAS=20'b01111011000...
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
