// Seed: 4217159220
module module_0 #(
    parameter id_1 = 32'd96,
    parameter id_1 = 32'd4
) ();
  parameter id_1 = 1;
  wire id_2[id_1 : id_1];
  defparam id_1 = id_1 + -1, id_1 = id_1, id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd12
) (
    id_1,
    id_2,
    _id_3[(id_3) : 1],
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input logic [7:0] _id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  parameter id_7 = 1;
  module_0 modCall_1 ();
  assign id_4 = id_2[1+-1 : 1];
endmodule
