<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ux500 › devices-db8500.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>devices-db8500.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) ST-Ericsson SA 2010</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Rabin Vincent &lt;rabin.vincent@stericsson.com&gt; for ST-Ericsson</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/amba/bus.h&gt;</span>
<span class="cp">#include &lt;linux/amba/pl022.h&gt;</span>

<span class="cp">#include &lt;plat/ste_dma40.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/setup.h&gt;</span>

<span class="cp">#include &quot;ste-dma40-db8500.h&quot;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dma40_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">U8500_DMA_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="n">U8500_DMA_BASE</span> <span class="o">+</span> <span class="n">SZ_4K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>  <span class="o">=</span> <span class="s">&quot;base&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">U8500_DMA_LCPA_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="n">U8500_DMA_LCPA_BASE</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">SZ_1K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>  <span class="o">=</span> <span class="s">&quot;lcpa&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">IRQ_DB8500_DMA</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="n">IRQ_DB8500_DMA</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* Default configuration for physcial memcpy */</span>
<span class="k">struct</span> <span class="n">stedma40_chan_cfg</span> <span class="n">dma40_memcpy_conf_phy</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">STEDMA40_MODE_PHYSICAL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dir</span> <span class="o">=</span> <span class="n">STEDMA40_MEM_TO_MEM</span><span class="p">,</span>

	<span class="p">.</span><span class="n">src_info</span><span class="p">.</span><span class="n">data_width</span> <span class="o">=</span> <span class="n">STEDMA40_BYTE_WIDTH</span><span class="p">,</span>
	<span class="p">.</span><span class="n">src_info</span><span class="p">.</span><span class="n">psize</span> <span class="o">=</span> <span class="n">STEDMA40_PSIZE_PHY_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">src_info</span><span class="p">.</span><span class="n">flow_ctrl</span> <span class="o">=</span> <span class="n">STEDMA40_NO_FLOW_CTRL</span><span class="p">,</span>

	<span class="p">.</span><span class="n">dst_info</span><span class="p">.</span><span class="n">data_width</span> <span class="o">=</span> <span class="n">STEDMA40_BYTE_WIDTH</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dst_info</span><span class="p">.</span><span class="n">psize</span> <span class="o">=</span> <span class="n">STEDMA40_PSIZE_PHY_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dst_info</span><span class="p">.</span><span class="n">flow_ctrl</span> <span class="o">=</span> <span class="n">STEDMA40_NO_FLOW_CTRL</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* Default configuration for logical memcpy */</span>
<span class="k">struct</span> <span class="n">stedma40_chan_cfg</span> <span class="n">dma40_memcpy_conf_log</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dir</span> <span class="o">=</span> <span class="n">STEDMA40_MEM_TO_MEM</span><span class="p">,</span>

	<span class="p">.</span><span class="n">src_info</span><span class="p">.</span><span class="n">data_width</span> <span class="o">=</span> <span class="n">STEDMA40_BYTE_WIDTH</span><span class="p">,</span>
	<span class="p">.</span><span class="n">src_info</span><span class="p">.</span><span class="n">psize</span> <span class="o">=</span> <span class="n">STEDMA40_PSIZE_LOG_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">src_info</span><span class="p">.</span><span class="n">flow_ctrl</span> <span class="o">=</span> <span class="n">STEDMA40_NO_FLOW_CTRL</span><span class="p">,</span>

	<span class="p">.</span><span class="n">dst_info</span><span class="p">.</span><span class="n">data_width</span> <span class="o">=</span> <span class="n">STEDMA40_BYTE_WIDTH</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dst_info</span><span class="p">.</span><span class="n">psize</span> <span class="o">=</span> <span class="n">STEDMA40_PSIZE_LOG_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dst_info</span><span class="p">.</span><span class="n">flow_ctrl</span> <span class="o">=</span> <span class="n">STEDMA40_NO_FLOW_CTRL</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Mapping between destination event lines and physical device address.</span>
<span class="cm"> * The event line is tied to a device and therefore the address is constant.</span>
<span class="cm"> * When the address comes from a primecell it will be configured in runtime</span>
<span class="cm"> * and we set the address to -1 as a placeholder.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">dma_addr_t</span> <span class="n">dma40_tx_map</span><span class="p">[</span><span class="n">DB8500_DMA_NR_DEV</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* MUSB - these will be runtime-reconfigured */</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV39_USB_OTG_OEP_8</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV16_USB_OTG_OEP_7_15</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV17_USB_OTG_OEP_6_14</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV18_USB_OTG_OEP_5_13</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV19_USB_OTG_OEP_4_12</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV36_USB_OTG_OEP_3_11</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV37_USB_OTG_OEP_2_10</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV38_USB_OTG_OEP_1_9</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="cm">/* PrimeCells - run-time configured */</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV0_SPI0_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV1_SD_MMC0_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV2_SD_MMC1_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV3_SD_MMC2_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV8_SSP0_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV9_SSP1_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV11_UART2_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV12_UART1_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV13_UART0_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV28_SD_MM2_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV29_SD_MM0_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV32_SD_MM1_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV33_SPI2_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV35_SPI1_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV40_SPI3_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV41_SD_MM3_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV42_SD_MM4_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV43_SD_MM5_TX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV14_MSP2_TX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_MSP2_BASE</span> <span class="o">+</span> <span class="n">MSP_TX_RX_REG_OFFSET</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV30_MSP1_TX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_MSP1_BASE</span> <span class="o">+</span> <span class="n">MSP_TX_RX_REG_OFFSET</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV31_MSP0_TX_SLIM0_CH0_TX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_MSP0_BASE</span> <span class="o">+</span> <span class="n">MSP_TX_RX_REG_OFFSET</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV48_CAC1_TX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_CRYP1_BASE</span> <span class="o">+</span> <span class="n">CRYP1_TX_REG_OFFSET</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV50_HAC1_TX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_HASH1_BASE</span> <span class="o">+</span> <span class="n">HASH1_TX_REG_OFFSET</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Mapping between source event lines and physical device address */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">dma_addr_t</span> <span class="n">dma40_rx_map</span><span class="p">[</span><span class="n">DB8500_DMA_NR_DEV</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* MUSB - these will be runtime-reconfigured */</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV39_USB_OTG_IEP_8</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV16_USB_OTG_IEP_7_15</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV17_USB_OTG_IEP_6_14</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV18_USB_OTG_IEP_5_13</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV19_USB_OTG_IEP_4_12</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV36_USB_OTG_IEP_3_11</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV37_USB_OTG_IEP_2_10</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV38_USB_OTG_IEP_1_9</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="cm">/* PrimeCells */</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV0_SPI0_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV1_SD_MMC0_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV2_SD_MMC1_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV3_SD_MMC2_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV8_SSP0_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV9_SSP1_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV11_UART2_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV12_UART1_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV13_UART0_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV28_SD_MM2_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV29_SD_MM0_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV32_SD_MM1_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV33_SPI2_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV35_SPI1_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV40_SPI3_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV41_SD_MM3_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV42_SD_MM4_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV43_SD_MM5_RX</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV14_MSP2_RX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_MSP2_BASE</span> <span class="o">+</span> <span class="n">MSP_TX_RX_REG_OFFSET</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV30_MSP3_RX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_MSP3_BASE</span> <span class="o">+</span> <span class="n">MSP_TX_RX_REG_OFFSET</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV31_MSP0_RX_SLIM0_CH0_RX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_MSP0_BASE</span> <span class="o">+</span> <span class="n">MSP_TX_RX_REG_OFFSET</span><span class="p">,</span>
	<span class="p">[</span><span class="n">DB8500_DMA_DEV48_CAC1_RX</span><span class="p">]</span> <span class="o">=</span> <span class="n">U8500_CRYP1_BASE</span> <span class="o">+</span> <span class="n">CRYP1_RX_REG_OFFSET</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Reserved event lines for memcpy only */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">dma40_memcpy_event</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DB8500_DMA_MEMCPY_TX_0</span><span class="p">,</span>
	<span class="n">DB8500_DMA_MEMCPY_TX_1</span><span class="p">,</span>
	<span class="n">DB8500_DMA_MEMCPY_TX_2</span><span class="p">,</span>
	<span class="n">DB8500_DMA_MEMCPY_TX_3</span><span class="p">,</span>
	<span class="n">DB8500_DMA_MEMCPY_TX_4</span><span class="p">,</span>
	<span class="n">DB8500_DMA_MEMCPY_TX_5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">stedma40_platform_data</span> <span class="n">dma40_plat_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dev_len</span> <span class="o">=</span> <span class="n">DB8500_DMA_NR_DEV</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_rx</span> <span class="o">=</span> <span class="n">dma40_rx_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_tx</span> <span class="o">=</span> <span class="n">dma40_tx_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">memcpy</span> <span class="o">=</span> <span class="n">dma40_memcpy_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">memcpy_len</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dma40_memcpy_event</span><span class="p">),</span>
	<span class="p">.</span><span class="n">memcpy_conf_phy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma40_memcpy_conf_phy</span><span class="p">,</span>
	<span class="p">.</span><span class="n">memcpy_conf_log</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma40_memcpy_conf_log</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disabled_channels</span> <span class="o">=</span> <span class="p">{</span><span class="o">-</span><span class="mi">1</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">platform_device</span> <span class="n">u8500_dma40_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma40_plat_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;dma40&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dma40_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">dma40_resources</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">resource</span> <span class="n">keypad_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">U8500_SKE_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">U8500_SKE_BASE</span> <span class="o">+</span> <span class="n">SZ_4K</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">IRQ_DB8500_KB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">IRQ_DB8500_KB</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">platform_device</span> <span class="n">u8500_ske_keypad_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;nmk-ske-keypad&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keypad_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">keypad_resources</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
