# ğŸ®VALAGA
>Verilog + Galaga

![VALAGA](https://github.com/user-attachments/assets/d5f2dd99-bbe4-4bc5-9880-9646f3e09e16)

FPGA ê¸°ë°˜ Galaga ìŠ¤íƒ€ì¼ ê²Œì„ ëª¨ë“ˆ êµ¬í˜„

<br>
<br>

# íŒ€ì›ì†Œê°œ
|íŒ€ì¥ ë° PM|ëª¨ë‹ˆí„° íŒ€|ëª¨ë‹ˆí„° íŒ€|ê²Œì„ ê°œë°œ íŒ€|ê²Œì„ ê°œë°œ íŒ€|
|:---:|:---:|:---:|:---:|:--:|
|![1](https://github.com/user-attachments/assets/4bc2a637-6315-448f-9aa7-787b25796d0b)|![2](https://github.com/user-attachments/assets/353d72d6-0793-4037-a421-6f62e656bdba)|![3 (2)](https://github.com/user-attachments/assets/3f66b00f-d81c-4c67-b09b-02172620af12)|![4](https://github.com/user-attachments/assets/07c7495f-bd46-496c-8de5-ae54a6c0a922)|![5](https://github.com/user-attachments/assets/f72157c8-6af1-4dbe-a99d-e50396e33219)|
|[ìš°ìƒì›](https://github.com/yuyu0830)|[ë°•í˜„ì£¼](https://github.com/hyeonju0925)|[ìµœì€ì§€](https://github.com/eunji433)|[ì •ì§€í˜¸](https://github.com/LightningXQ)|[ë°•í˜„](https://github.com/ParkHyeon89)|

<br>
<br>

# ê°œë°œì¼ì •
![ê°œë°œì¼ì •](https://github.com/user-attachments/assets/1eed9ea1-ef9a-4ce2-974e-5cde979567e3)


<br>
<br>

# ìŠ¤í„°ë””
ìŠ¤í„°ë”” ë‚´ìš©ì€ [ìŠ¤í„°ë”” ë¸Œëœì¹˜](https://github.com/pknu-wap/2024_2_Verilog/tree/Study)ì— ê¸°ë¡ë˜ì–´ ìˆìŠµë‹ˆë‹¤.  í•™ìŠµí•œ ë‚´ìš©, ì‹¤í–‰ ì½”ë“œ ë“±ì„ ì°¸ê³ í•´ì£¼ì„¸ìš”.

### ìŠ¤í„°ë”” ë‚´ìš©
- 1ì£¼ì°¨ : Verilog ê¸°ì´ˆ

Verilogì˜ ê¸°ë³¸ì ì¸ êµ¬ì¡°ì™€ íŠ¹ì§•, ì‚¬ìš©ë˜ëŠ” íˆ´ì— ëŒ€í•´ ê³µë¶€  ê³¼ì œ - ì½”ë“œì‘ì„± ë° ì‹œë®¬ë ˆì´ì…˜
- 2ì£¼ì°¨ : Counter ì„¤ê³„

ê³¼ì œ - Counter ê¸°ëŠ¥ì¶”ê°€ í•´ë³´ê¸° (ììœ ë¡­ê²Œ)
- 3ì£¼ì°¨ : StopWatch ì„¤ê³„

ê³¼ì œ - StopWatch ê¸°ë¡ê¸°ëŠ¥ ì¶”ê°€í•˜ê¸°
