{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696026355001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696026355001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 16:25:54 2023 " "Processing started: Fri Sep 29 16:25:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696026355001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026355001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026355001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696026355289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696026355289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.v 1 1 " "Found 1 design units, including 1 entities, in source file practica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696026363935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026363935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp7 " "Found entity 1: disp7" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696026363935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026363935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_out practica2.v(20) " "Verilog HDL or VHDL warning at practica2.v(20): object \"clk_out\" assigned a value but never read" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 practica2.v(25) " "Verilog HDL assignment warning at practica2.v(25): truncated value with size 32 to match size of target (1)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_VERI_DIVIDE_BY_ZERO" "practica2.v(27) " "Verilog HDL warning at practica2.v(27): expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 27 0 0 } }  } 0 10216 "Verilog HDL warning at %1!s!: expression attempts to divide or modulo by zero. Treated expression value as Don't Care (X) during synthesis." 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 practica2.v(27) " "Verilog HDL assignment warning at practica2.v(27): truncated value with size 32 to match size of target (1)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 practica2.v(28) " "Verilog HDL assignment warning at practica2.v(28): truncated value with size 32 to match size of target (3)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 practica2.v(29) " "Verilog HDL assignment warning at practica2.v(29): truncated value with size 32 to match size of target (3)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 practica2.v(32) " "Verilog HDL assignment warning at practica2.v(32): truncated value with size 32 to match size of target (3)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 practica2.v(33) " "Verilog HDL assignment warning at practica2.v(33): truncated value with size 32 to match size of target (3)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 practica2.v(34) " "Verilog HDL assignment warning at practica2.v(34): truncated value with size 32 to match size of target (3)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 practica2.v(35) " "Verilog HDL assignment warning at practica2.v(35): truncated value with size 32 to match size of target (3)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 practica2.v(42) " "Verilog HDL assignment warning at practica2.v(42): truncated value with size 32 to match size of target (1)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 practica2.v(44) " "Verilog HDL assignment warning at practica2.v(44): truncated value with size 32 to match size of target (1)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363967 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 practica2.v(46) " "Verilog HDL assignment warning at practica2.v(46): truncated value with size 32 to match size of target (1)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363975 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 practica2.v(48) " "Verilog HDL assignment warning at practica2.v(48): truncated value with size 32 to match size of target (1)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363975 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 practica2.v(79) " "Verilog HDL assignment warning at practica2.v(79): truncated value with size 32 to match size of target (23)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696026363976 "|fpga"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "max_count practica2.v(17) " "Using initial value X (don't care) for net \"max_count\" at practica2.v(17)" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026363976 "|fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp7 disp7:disp0 " "Elaborating entity \"disp7\" for hierarchy \"disp7:disp0\"" {  } { { "practica2.v" "disp0" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696026363992 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "disp7.v(8) " "Verilog HDL Case Statement warning at disp7.v(8): incomplete case statement has no default case item" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_output disp7.v(6) " "Verilog HDL Always Construct warning at disp7.v(6): inferring latch(es) for variable \"display_output\", which holds its previous value in one or more paths through the always construct" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_output\[0\] disp7.v(6) " "Inferred latch for \"display_output\[0\]\" at disp7.v(6)" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_output\[1\] disp7.v(6) " "Inferred latch for \"display_output\[1\]\" at disp7.v(6)" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_output\[2\] disp7.v(6) " "Inferred latch for \"display_output\[2\]\" at disp7.v(6)" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_output\[3\] disp7.v(6) " "Inferred latch for \"display_output\[3\]\" at disp7.v(6)" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_output\[4\] disp7.v(6) " "Inferred latch for \"display_output\[4\]\" at disp7.v(6)" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_output\[5\] disp7.v(6) " "Inferred latch for \"display_output\[5\]\" at disp7.v(6)" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_output\[6\] disp7.v(6) " "Inferred latch for \"display_output\[6\]\" at disp7.v(6)" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026364017 "|fpga|disp7:disp0"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp0\|display_output\[6\] disp7:disp0\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp0\|display_output\[6\]\" merged with LATCH primitive \"disp7:disp0\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp0\|display_output\[5\] disp7:disp0\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp0\|display_output\[5\]\" merged with LATCH primitive \"disp7:disp0\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp0\|display_output\[4\] disp7:disp0\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp0\|display_output\[4\]\" merged with LATCH primitive \"disp7:disp0\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp1\|display_output\[6\] disp7:disp1\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp1\|display_output\[6\]\" merged with LATCH primitive \"disp7:disp1\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp1\|display_output\[5\] disp7:disp1\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp1\|display_output\[5\]\" merged with LATCH primitive \"disp7:disp1\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp1\|display_output\[4\] disp7:disp1\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp1\|display_output\[4\]\" merged with LATCH primitive \"disp7:disp1\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp2\|display_output\[6\] disp7:disp2\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp2\|display_output\[6\]\" merged with LATCH primitive \"disp7:disp2\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp2\|display_output\[5\] disp7:disp2\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp2\|display_output\[5\]\" merged with LATCH primitive \"disp7:disp2\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp2\|display_output\[4\] disp7:disp2\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp2\|display_output\[4\]\" merged with LATCH primitive \"disp7:disp2\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp3\|display_output\[6\] disp7:disp3\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp3\|display_output\[6\]\" merged with LATCH primitive \"disp7:disp3\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp3\|display_output\[5\] disp7:disp3\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp3\|display_output\[5\]\" merged with LATCH primitive \"disp7:disp3\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp3\|display_output\[4\] disp7:disp3\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp3\|display_output\[4\]\" merged with LATCH primitive \"disp7:disp3\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp4\|display_output\[6\] disp7:disp4\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp4\|display_output\[6\]\" merged with LATCH primitive \"disp7:disp4\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp4\|display_output\[5\] disp7:disp4\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp4\|display_output\[5\]\" merged with LATCH primitive \"disp7:disp4\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp4\|display_output\[4\] disp7:disp4\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp4\|display_output\[4\]\" merged with LATCH primitive \"disp7:disp4\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp5\|display_output\[6\] disp7:disp5\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp5\|display_output\[6\]\" merged with LATCH primitive \"disp7:disp5\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp5\|display_output\[5\] disp7:disp5\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp5\|display_output\[5\]\" merged with LATCH primitive \"disp7:disp5\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp5\|display_output\[4\] disp7:disp5\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp5\|display_output\[4\]\" merged with LATCH primitive \"disp7:disp5\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp6\|display_output\[6\] disp7:disp6\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp6\|display_output\[6\]\" merged with LATCH primitive \"disp7:disp6\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp6\|display_output\[5\] disp7:disp6\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp6\|display_output\[5\]\" merged with LATCH primitive \"disp7:disp6\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp6\|display_output\[4\] disp7:disp6\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp6\|display_output\[4\]\" merged with LATCH primitive \"disp7:disp6\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp7\|display_output\[6\] disp7:disp7\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp7\|display_output\[6\]\" merged with LATCH primitive \"disp7:disp7\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp7\|display_output\[5\] disp7:disp7\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp7\|display_output\[5\]\" merged with LATCH primitive \"disp7:disp7\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp7:disp7\|display_output\[4\] disp7:disp7\|display_output\[0\] " "Duplicate LATCH primitive \"disp7:disp7\|display_output\[4\]\" merged with LATCH primitive \"disp7:disp7\|display_output\[0\]\"" {  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696026364457 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp0\|display_output\[0\] " "Latch disp7:disp0\|display_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var0\[2\] " "Ports D and ENA on the latch are fed by the same signal var0\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp0\|display_output\[1\] " "Latch disp7:disp0\|display_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var0\[2\] " "Ports D and ENA on the latch are fed by the same signal var0\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp0\|display_output\[2\] " "Latch disp7:disp0\|display_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var0\[2\] " "Ports D and ENA on the latch are fed by the same signal var0\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp0\|display_output\[3\] " "Latch disp7:disp0\|display_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var0\[1\] " "Ports D and ENA on the latch are fed by the same signal var0\[1\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp1\|display_output\[0\] " "Latch disp7:disp1\|display_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var1\[2\] " "Ports D and ENA on the latch are fed by the same signal var1\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp1\|display_output\[1\] " "Latch disp7:disp1\|display_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var1\[2\] " "Ports D and ENA on the latch are fed by the same signal var1\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp1\|display_output\[2\] " "Latch disp7:disp1\|display_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var1\[2\] " "Ports D and ENA on the latch are fed by the same signal var1\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp1\|display_output\[3\] " "Latch disp7:disp1\|display_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var1\[1\] " "Ports D and ENA on the latch are fed by the same signal var1\[1\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp2\|display_output\[0\] " "Latch disp7:disp2\|display_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var2\[2\] " "Ports D and ENA on the latch are fed by the same signal var2\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp2\|display_output\[1\] " "Latch disp7:disp2\|display_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var2\[0\] " "Ports D and ENA on the latch are fed by the same signal var2\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp2\|display_output\[2\] " "Latch disp7:disp2\|display_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var2\[1\] " "Ports D and ENA on the latch are fed by the same signal var2\[1\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp2\|display_output\[3\] " "Latch disp7:disp2\|display_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var2\[0\] " "Ports D and ENA on the latch are fed by the same signal var2\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364457 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp3\|display_output\[0\] " "Latch disp7:disp3\|display_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var3\[2\] " "Ports D and ENA on the latch are fed by the same signal var3\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364460 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp3\|display_output\[1\] " "Latch disp7:disp3\|display_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var3\[0\] " "Ports D and ENA on the latch are fed by the same signal var3\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364460 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp3\|display_output\[2\] " "Latch disp7:disp3\|display_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var3\[1\] " "Ports D and ENA on the latch are fed by the same signal var3\[1\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364460 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp3\|display_output\[3\] " "Latch disp7:disp3\|display_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var3\[0\] " "Ports D and ENA on the latch are fed by the same signal var3\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364460 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp4\|display_output\[0\] " "Latch disp7:disp4\|display_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var4\[2\] " "Ports D and ENA on the latch are fed by the same signal var4\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364460 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp4\|display_output\[1\] " "Latch disp7:disp4\|display_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var4\[0\] " "Ports D and ENA on the latch are fed by the same signal var4\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364460 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp4\|display_output\[2\] " "Latch disp7:disp4\|display_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var4\[1\] " "Ports D and ENA on the latch are fed by the same signal var4\[1\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364460 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp4\|display_output\[3\] " "Latch disp7:disp4\|display_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var4\[0\] " "Ports D and ENA on the latch are fed by the same signal var4\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364461 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp5\|display_output\[0\] " "Latch disp7:disp5\|display_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var5\[2\] " "Ports D and ENA on the latch are fed by the same signal var5\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364461 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp5\|display_output\[1\] " "Latch disp7:disp5\|display_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var5\[0\] " "Ports D and ENA on the latch are fed by the same signal var5\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364461 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp5\|display_output\[2\] " "Latch disp7:disp5\|display_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var5\[1\] " "Ports D and ENA on the latch are fed by the same signal var5\[1\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364461 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp5\|display_output\[3\] " "Latch disp7:disp5\|display_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var5\[0\] " "Ports D and ENA on the latch are fed by the same signal var5\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364461 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp6\|display_output\[0\] " "Latch disp7:disp6\|display_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var6\[2\] " "Ports D and ENA on the latch are fed by the same signal var6\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364461 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp6\|display_output\[1\] " "Latch disp7:disp6\|display_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var6\[0\] " "Ports D and ENA on the latch are fed by the same signal var6\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364462 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp6\|display_output\[2\] " "Latch disp7:disp6\|display_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var6\[1\] " "Ports D and ENA on the latch are fed by the same signal var6\[1\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364462 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp6\|display_output\[3\] " "Latch disp7:disp6\|display_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var6\[0\] " "Ports D and ENA on the latch are fed by the same signal var6\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364462 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp7\|display_output\[0\] " "Latch disp7:disp7\|display_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var7\[2\] " "Ports D and ENA on the latch are fed by the same signal var7\[2\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364462 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp7\|display_output\[1\] " "Latch disp7:disp7\|display_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var7\[0\] " "Ports D and ENA on the latch are fed by the same signal var7\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364462 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp7\|display_output\[2\] " "Latch disp7:disp7\|display_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var7\[1\] " "Ports D and ENA on the latch are fed by the same signal var7\[1\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364462 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "disp7:disp7\|display_output\[3\] " "Latch disp7:disp7\|display_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA var7\[0\] " "Ports D and ENA on the latch are fed by the same signal var7\[0\]" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696026364462 ""}  } { { "disp7.v" "" { Text "D:/Documentos/Embebidos/Practica2/disp7.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696026364462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696026364572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696026366362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696026366362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch1\[0\] " "No output dependent on input pin \"switch1\[0\]\"" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696026366424 "|fpga|switch1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch1\[1\] " "No output dependent on input pin \"switch1\[1\]\"" {  } { { "practica2.v" "" { Text "D:/Documentos/Embebidos/Practica2/practica2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696026366424 "|fpga|switch1[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696026366424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696026366424 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696026366424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696026366424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696026366424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696026366438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 16:26:06 2023 " "Processing ended: Fri Sep 29 16:26:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696026366438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696026366438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696026366438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696026366438 ""}
