#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002201ab7fe00 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002201abbd060_0 .net "PC", 31 0, v000002201abb6130_0;  1 drivers
v000002201abbcb60_0 .var "clk", 0 0;
v000002201abbc3e0_0 .net "clkout", 0 0, L_000002201abbe180;  1 drivers
v000002201abbd9c0_0 .net "cycles_consumed", 31 0, v000002201abba650_0;  1 drivers
v000002201abbce80_0 .var "rst", 0 0;
S_000002201ab22d00 .scope module, "cpu" "processor" 2 31, 3 4 0, S_000002201ab7fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002201ab968e0 .param/l "RType" 0 4 2, C4<000000>;
P_000002201ab96918 .param/l "add" 0 4 5, C4<100000>;
P_000002201ab96950 .param/l "addi" 0 4 8, C4<001000>;
P_000002201ab96988 .param/l "addu" 0 4 5, C4<100001>;
P_000002201ab969c0 .param/l "and_" 0 4 5, C4<100100>;
P_000002201ab969f8 .param/l "andi" 0 4 8, C4<001100>;
P_000002201ab96a30 .param/l "beq" 0 4 10, C4<000100>;
P_000002201ab96a68 .param/l "bne" 0 4 10, C4<000101>;
P_000002201ab96aa0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002201ab96ad8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002201ab96b10 .param/l "j" 0 4 12, C4<000010>;
P_000002201ab96b48 .param/l "jal" 0 4 12, C4<000011>;
P_000002201ab96b80 .param/l "jr" 0 4 6, C4<001000>;
P_000002201ab96bb8 .param/l "lw" 0 4 8, C4<100011>;
P_000002201ab96bf0 .param/l "nor_" 0 4 5, C4<100111>;
P_000002201ab96c28 .param/l "or_" 0 4 5, C4<100101>;
P_000002201ab96c60 .param/l "ori" 0 4 8, C4<001101>;
P_000002201ab96c98 .param/l "sgt" 0 4 6, C4<101011>;
P_000002201ab96cd0 .param/l "sll" 0 4 6, C4<000000>;
P_000002201ab96d08 .param/l "slt" 0 4 5, C4<101010>;
P_000002201ab96d40 .param/l "slti" 0 4 8, C4<101010>;
P_000002201ab96d78 .param/l "srl" 0 4 6, C4<000010>;
P_000002201ab96db0 .param/l "sub" 0 4 5, C4<100010>;
P_000002201ab96de8 .param/l "subu" 0 4 5, C4<100011>;
P_000002201ab96e20 .param/l "sw" 0 4 8, C4<101011>;
P_000002201ab96e58 .param/l "xor_" 0 4 5, C4<100110>;
P_000002201ab96e90 .param/l "xori" 0 4 8, C4<001110>;
L_000002201ab66f70 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbe1f0 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbe500 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbe730 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbdbd0 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbe260 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbdfc0 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbe110 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbe180 .functor OR 1, v000002201abbcb60_0, v000002201ab85c50_0, C4<0>, C4<0>;
L_000002201abbe2d0 .functor OR 1, L_000002201abbc340, L_000002201abbd560, C4<0>, C4<0>;
L_000002201abbdd90 .functor AND 1, L_000002201abbc660, L_000002201abbcca0, C4<1>, C4<1>;
L_000002201abbe960 .functor NOT 1, v000002201abbce80_0, C4<0>, C4<0>, C4<0>;
L_000002201abbdc40 .functor OR 1, L_000002201ac569c0, L_000002201ac56b00, C4<0>, C4<0>;
L_000002201abbdcb0 .functor OR 1, L_000002201abbdc40, L_000002201ac56c40, C4<0>, C4<0>;
L_000002201abbe9d0 .functor OR 1, L_000002201ac56600, L_000002201ac570a0, C4<0>, C4<0>;
L_000002201abbe340 .functor AND 1, L_000002201ac56560, L_000002201abbe9d0, C4<1>, C4<1>;
L_000002201abbdf50 .functor OR 1, L_000002201ac566a0, L_000002201ac56f60, C4<0>, C4<0>;
L_000002201abbe5e0 .functor AND 1, L_000002201ac58360, L_000002201abbdf50, C4<1>, C4<1>;
L_000002201abbe420 .functor NOT 1, L_000002201abbe180, C4<0>, C4<0>, C4<0>;
v000002201abb5b90_0 .net "ALUOp", 3 0, v000002201ab84c10_0;  1 drivers
v000002201abb5c30_0 .net "ALUResult", 31 0, v000002201abb4f80_0;  1 drivers
v000002201abb66d0_0 .net "ALUSrc", 0 0, v000002201ab85930_0;  1 drivers
v000002201abb6270_0 .net "ALUin2", 31 0, L_000002201ac56ec0;  1 drivers
v000002201abb73f0_0 .net "MemReadEn", 0 0, v000002201ab85070_0;  1 drivers
v000002201abb5cd0_0 .net "MemWriteEn", 0 0, v000002201ab86510_0;  1 drivers
v000002201abb5d70_0 .net "MemtoReg", 0 0, v000002201ab856b0_0;  1 drivers
v000002201abb75d0_0 .net "PC", 31 0, v000002201abb6130_0;  alias, 1 drivers
v000002201abb7530_0 .net "PCPlus1", 31 0, L_000002201abbc7a0;  1 drivers
v000002201abb6630_0 .net "PCsrc", 1 0, v000002201abb4bc0_0;  1 drivers
v000002201abb6770_0 .net "RegDst", 0 0, v000002201ab84cb0_0;  1 drivers
v000002201abb70d0_0 .net "RegWriteEn", 0 0, v000002201ab863d0_0;  1 drivers
v000002201abb6c70_0 .net "WriteRegister", 4 0, L_000002201ac57a00;  1 drivers
v000002201abb7670_0 .net *"_ivl_0", 0 0, L_000002201ab66f70;  1 drivers
L_000002201abfe4a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002201abb7170_0 .net/2u *"_ivl_10", 4 0, L_000002201abfe4a0;  1 drivers
L_000002201abfe890 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb6f90_0 .net *"_ivl_101", 15 0, L_000002201abfe890;  1 drivers
v000002201abb6950_0 .net *"_ivl_102", 31 0, L_000002201abbcac0;  1 drivers
L_000002201abfe8d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb6310_0 .net *"_ivl_105", 25 0, L_000002201abfe8d8;  1 drivers
L_000002201abfe920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb72b0_0 .net/2u *"_ivl_106", 31 0, L_000002201abfe920;  1 drivers
v000002201abb63b0_0 .net *"_ivl_108", 0 0, L_000002201abbc660;  1 drivers
L_000002201abfe968 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002201abb5e10_0 .net/2u *"_ivl_110", 5 0, L_000002201abfe968;  1 drivers
v000002201abb64f0_0 .net *"_ivl_112", 0 0, L_000002201abbcca0;  1 drivers
v000002201abb7210_0 .net *"_ivl_115", 0 0, L_000002201abbdd90;  1 drivers
v000002201abb7850_0 .net *"_ivl_116", 47 0, L_000002201abbc700;  1 drivers
L_000002201abfe9b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb7990_0 .net *"_ivl_119", 15 0, L_000002201abfe9b0;  1 drivers
L_000002201abfe4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002201abb6810_0 .net/2u *"_ivl_12", 5 0, L_000002201abfe4e8;  1 drivers
v000002201abb5eb0_0 .net *"_ivl_120", 47 0, L_000002201abbcde0;  1 drivers
L_000002201abfe9f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb7350_0 .net *"_ivl_123", 15 0, L_000002201abfe9f8;  1 drivers
v000002201abb68b0_0 .net *"_ivl_125", 0 0, L_000002201abbc980;  1 drivers
v000002201abb7490_0 .net *"_ivl_126", 31 0, L_000002201abbca20;  1 drivers
v000002201abb77b0_0 .net *"_ivl_128", 47 0, L_000002201abbcd40;  1 drivers
v000002201abb5f50_0 .net *"_ivl_130", 47 0, L_000002201abbd2e0;  1 drivers
v000002201abb5ff0_0 .net *"_ivl_132", 47 0, L_000002201abbd420;  1 drivers
v000002201abb6e50_0 .net *"_ivl_134", 47 0, L_000002201abbd4c0;  1 drivers
L_000002201abfea40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002201abb69f0_0 .net/2u *"_ivl_138", 1 0, L_000002201abfea40;  1 drivers
v000002201abb6a90_0 .net *"_ivl_14", 0 0, L_000002201abbd380;  1 drivers
v000002201abb6450_0 .net *"_ivl_140", 0 0, L_000002201abbd740;  1 drivers
L_000002201abfea88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002201abb6d10_0 .net/2u *"_ivl_142", 1 0, L_000002201abfea88;  1 drivers
v000002201abb7710_0 .net *"_ivl_144", 0 0, L_000002201ac57dc0;  1 drivers
L_000002201abfead0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002201abb6b30_0 .net/2u *"_ivl_146", 1 0, L_000002201abfead0;  1 drivers
v000002201abb6bd0_0 .net *"_ivl_148", 0 0, L_000002201ac58040;  1 drivers
L_000002201abfeb18 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002201abb6db0_0 .net/2u *"_ivl_150", 31 0, L_000002201abfeb18;  1 drivers
L_000002201abfeb60 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002201abb78f0_0 .net/2u *"_ivl_152", 31 0, L_000002201abfeb60;  1 drivers
v000002201abb7a30_0 .net *"_ivl_154", 31 0, L_000002201ac57d20;  1 drivers
v000002201abb8460_0 .net *"_ivl_156", 31 0, L_000002201ac576e0;  1 drivers
L_000002201abfe530 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002201abb92c0_0 .net/2u *"_ivl_16", 4 0, L_000002201abfe530;  1 drivers
v000002201abb8a00_0 .net *"_ivl_160", 0 0, L_000002201abbe960;  1 drivers
L_000002201abfebf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb8500_0 .net/2u *"_ivl_162", 31 0, L_000002201abfebf0;  1 drivers
L_000002201abfecc8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002201abb9680_0 .net/2u *"_ivl_166", 5 0, L_000002201abfecc8;  1 drivers
v000002201abb7c40_0 .net *"_ivl_168", 0 0, L_000002201ac569c0;  1 drivers
L_000002201abfed10 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002201abb7e20_0 .net/2u *"_ivl_170", 5 0, L_000002201abfed10;  1 drivers
v000002201abb8aa0_0 .net *"_ivl_172", 0 0, L_000002201ac56b00;  1 drivers
v000002201abb8fa0_0 .net *"_ivl_175", 0 0, L_000002201abbdc40;  1 drivers
L_000002201abfed58 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002201abb9720_0 .net/2u *"_ivl_176", 5 0, L_000002201abfed58;  1 drivers
v000002201abb7ce0_0 .net *"_ivl_178", 0 0, L_000002201ac56c40;  1 drivers
v000002201abb8c80_0 .net *"_ivl_181", 0 0, L_000002201abbdcb0;  1 drivers
L_000002201abfeda0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb7ec0_0 .net/2u *"_ivl_182", 15 0, L_000002201abfeda0;  1 drivers
v000002201abb8e60_0 .net *"_ivl_184", 31 0, L_000002201ac56a60;  1 drivers
v000002201abb8640_0 .net *"_ivl_187", 0 0, L_000002201ac57e60;  1 drivers
v000002201abb9860_0 .net *"_ivl_188", 15 0, L_000002201ac564c0;  1 drivers
v000002201abb7f60_0 .net *"_ivl_19", 4 0, L_000002201abbd600;  1 drivers
v000002201abb9180_0 .net *"_ivl_190", 31 0, L_000002201ac578c0;  1 drivers
v000002201abb9360_0 .net *"_ivl_194", 31 0, L_000002201ac58220;  1 drivers
L_000002201abfede8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb9900_0 .net *"_ivl_197", 25 0, L_000002201abfede8;  1 drivers
L_000002201abfee30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb8000_0 .net/2u *"_ivl_198", 31 0, L_000002201abfee30;  1 drivers
L_000002201abfe458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002201abb8780_0 .net/2u *"_ivl_2", 5 0, L_000002201abfe458;  1 drivers
v000002201abb8be0_0 .net *"_ivl_20", 4 0, L_000002201abbc8e0;  1 drivers
v000002201abb9400_0 .net *"_ivl_200", 0 0, L_000002201ac56560;  1 drivers
L_000002201abfee78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002201abb86e0_0 .net/2u *"_ivl_202", 5 0, L_000002201abfee78;  1 drivers
v000002201abb7ba0_0 .net *"_ivl_204", 0 0, L_000002201ac56600;  1 drivers
L_000002201abfeec0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002201abb9220_0 .net/2u *"_ivl_206", 5 0, L_000002201abfeec0;  1 drivers
v000002201abb99a0_0 .net *"_ivl_208", 0 0, L_000002201ac570a0;  1 drivers
v000002201abb7d80_0 .net *"_ivl_211", 0 0, L_000002201abbe9d0;  1 drivers
v000002201abb80a0_0 .net *"_ivl_213", 0 0, L_000002201abbe340;  1 drivers
L_000002201abfef08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002201abb85a0_0 .net/2u *"_ivl_214", 5 0, L_000002201abfef08;  1 drivers
v000002201abb8960_0 .net *"_ivl_216", 0 0, L_000002201ac56d80;  1 drivers
L_000002201abfef50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002201abb9a40_0 .net/2u *"_ivl_218", 31 0, L_000002201abfef50;  1 drivers
v000002201abb97c0_0 .net *"_ivl_220", 31 0, L_000002201ac56740;  1 drivers
v000002201abb8140_0 .net *"_ivl_224", 31 0, L_000002201ac57640;  1 drivers
L_000002201abfef98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb94a0_0 .net *"_ivl_227", 25 0, L_000002201abfef98;  1 drivers
L_000002201abfefe0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb81e0_0 .net/2u *"_ivl_228", 31 0, L_000002201abfefe0;  1 drivers
v000002201abb9540_0 .net *"_ivl_230", 0 0, L_000002201ac58360;  1 drivers
L_000002201abff028 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002201abb8280_0 .net/2u *"_ivl_232", 5 0, L_000002201abff028;  1 drivers
v000002201abb8d20_0 .net *"_ivl_234", 0 0, L_000002201ac566a0;  1 drivers
L_000002201abff070 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002201abb8320_0 .net/2u *"_ivl_236", 5 0, L_000002201abff070;  1 drivers
v000002201abb83c0_0 .net *"_ivl_238", 0 0, L_000002201ac56f60;  1 drivers
v000002201abb8820_0 .net *"_ivl_24", 0 0, L_000002201abbe500;  1 drivers
v000002201abb88c0_0 .net *"_ivl_241", 0 0, L_000002201abbdf50;  1 drivers
v000002201abb90e0_0 .net *"_ivl_243", 0 0, L_000002201abbe5e0;  1 drivers
L_000002201abff0b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002201abb95e0_0 .net/2u *"_ivl_244", 5 0, L_000002201abff0b8;  1 drivers
v000002201abb8b40_0 .net *"_ivl_246", 0 0, L_000002201ac567e0;  1 drivers
v000002201abb8dc0_0 .net *"_ivl_248", 31 0, L_000002201ac57f00;  1 drivers
L_000002201abfe578 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002201abb8f00_0 .net/2u *"_ivl_26", 4 0, L_000002201abfe578;  1 drivers
v000002201abb9040_0 .net *"_ivl_29", 4 0, L_000002201abbc020;  1 drivers
v000002201abba290_0 .net *"_ivl_32", 0 0, L_000002201abbe730;  1 drivers
L_000002201abfe5c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002201abba470_0 .net/2u *"_ivl_34", 4 0, L_000002201abfe5c0;  1 drivers
v000002201abbb870_0 .net *"_ivl_37", 4 0, L_000002201abbbda0;  1 drivers
v000002201abbb230_0 .net *"_ivl_40", 0 0, L_000002201abbdbd0;  1 drivers
L_000002201abfe608 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb9c50_0 .net/2u *"_ivl_42", 15 0, L_000002201abfe608;  1 drivers
v000002201abba0b0_0 .net *"_ivl_45", 15 0, L_000002201abbc480;  1 drivers
v000002201abba6f0_0 .net *"_ivl_48", 0 0, L_000002201abbe260;  1 drivers
v000002201abbaab0_0 .net *"_ivl_5", 5 0, L_000002201abbcf20;  1 drivers
L_000002201abfe650 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abbabf0_0 .net/2u *"_ivl_50", 36 0, L_000002201abfe650;  1 drivers
L_000002201abfe698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb9e30_0 .net/2u *"_ivl_52", 31 0, L_000002201abfe698;  1 drivers
v000002201abbb910_0 .net *"_ivl_55", 4 0, L_000002201abbd880;  1 drivers
v000002201abb9ed0_0 .net *"_ivl_56", 36 0, L_000002201abbc160;  1 drivers
v000002201abbaa10_0 .net *"_ivl_58", 36 0, L_000002201abbbee0;  1 drivers
v000002201abb9d90_0 .net *"_ivl_62", 0 0, L_000002201abbdfc0;  1 drivers
L_000002201abfe6e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002201abbad30_0 .net/2u *"_ivl_64", 5 0, L_000002201abfe6e0;  1 drivers
v000002201abbac90_0 .net *"_ivl_67", 5 0, L_000002201abbd1a0;  1 drivers
v000002201abbb730_0 .net *"_ivl_70", 0 0, L_000002201abbe110;  1 drivers
L_000002201abfe728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abba330_0 .net/2u *"_ivl_72", 57 0, L_000002201abfe728;  1 drivers
L_000002201abfe770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abbb410_0 .net/2u *"_ivl_74", 31 0, L_000002201abfe770;  1 drivers
v000002201abba510_0 .net *"_ivl_77", 25 0, L_000002201abbbc60;  1 drivers
v000002201abbadd0_0 .net *"_ivl_78", 57 0, L_000002201abbbd00;  1 drivers
v000002201abba3d0_0 .net *"_ivl_8", 0 0, L_000002201abbe1f0;  1 drivers
v000002201abb9cf0_0 .net *"_ivl_80", 57 0, L_000002201abbc840;  1 drivers
L_000002201abfe7b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002201abbb4b0_0 .net/2u *"_ivl_84", 31 0, L_000002201abfe7b8;  1 drivers
L_000002201abfe800 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002201abb9f70_0 .net/2u *"_ivl_88", 5 0, L_000002201abfe800;  1 drivers
v000002201abbb7d0_0 .net *"_ivl_90", 0 0, L_000002201abbc340;  1 drivers
L_000002201abfe848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002201abba5b0_0 .net/2u *"_ivl_92", 5 0, L_000002201abfe848;  1 drivers
v000002201abba830_0 .net *"_ivl_94", 0 0, L_000002201abbd560;  1 drivers
v000002201abbae70_0 .net *"_ivl_97", 0 0, L_000002201abbe2d0;  1 drivers
v000002201abb9bb0_0 .net *"_ivl_98", 47 0, L_000002201abbcc00;  1 drivers
v000002201abbb9b0_0 .net "adderResult", 31 0, L_000002201abbd6a0;  1 drivers
v000002201abba010_0 .net "address", 31 0, L_000002201abbc2a0;  1 drivers
v000002201abba150_0 .net "clk", 0 0, L_000002201abbe180;  alias, 1 drivers
v000002201abba650_0 .var "cycles_consumed", 31 0;
o000002201abc1048 .functor BUFZ 1, C4<z>; HiZ drive
v000002201abbab50_0 .net "excep_flag", 0 0, o000002201abc1048;  0 drivers
v000002201abbba50_0 .net "extImm", 31 0, L_000002201ac56ce0;  1 drivers
v000002201abba1f0_0 .net "funct", 5 0, L_000002201abbc0c0;  1 drivers
v000002201abba790_0 .net "hlt", 0 0, v000002201ab85c50_0;  1 drivers
v000002201abba8d0_0 .net "imm", 15 0, L_000002201abbd240;  1 drivers
v000002201abba970_0 .net "immediate", 31 0, L_000002201ac56e20;  1 drivers
v000002201abbb550_0 .net "input_clk", 0 0, v000002201abbcb60_0;  1 drivers
v000002201abbaf10_0 .net "instruction", 31 0, L_000002201ac56920;  1 drivers
v000002201abbafb0_0 .net "memoryReadData", 31 0, v000002201abb3ea0_0;  1 drivers
v000002201abbb050_0 .net "nextPC", 31 0, L_000002201ac582c0;  1 drivers
v000002201abbb0f0_0 .net "opcode", 5 0, L_000002201abbd100;  1 drivers
v000002201abbb5f0_0 .net "rd", 4 0, L_000002201abbbe40;  1 drivers
v000002201abbb190_0 .net "readData1", 31 0, L_000002201abbde70;  1 drivers
v000002201abbb2d0_0 .net "readData1_w", 31 0, L_000002201ac56880;  1 drivers
v000002201abbb370_0 .net "readData2", 31 0, L_000002201abbe3b0;  1 drivers
v000002201abbb690_0 .net "rs", 4 0, L_000002201abbc200;  1 drivers
v000002201abbbbc0_0 .net "rst", 0 0, v000002201abbce80_0;  1 drivers
v000002201abbc520_0 .net "rt", 4 0, L_000002201abbda60;  1 drivers
v000002201abbd7e0_0 .net "shamt", 31 0, L_000002201abbbf80;  1 drivers
v000002201abbc5c0_0 .net "wire_instruction", 31 0, L_000002201abbe810;  1 drivers
v000002201abbd920_0 .net "writeData", 31 0, L_000002201ac57280;  1 drivers
v000002201abbcfc0_0 .net "zero", 0 0, L_000002201ac57aa0;  1 drivers
L_000002201abbcf20 .part L_000002201ac56920, 26, 6;
L_000002201abbd100 .functor MUXZ 6, L_000002201abbcf20, L_000002201abfe458, L_000002201ab66f70, C4<>;
L_000002201abbd380 .cmp/eq 6, L_000002201abbd100, L_000002201abfe4e8;
L_000002201abbd600 .part L_000002201ac56920, 11, 5;
L_000002201abbc8e0 .functor MUXZ 5, L_000002201abbd600, L_000002201abfe530, L_000002201abbd380, C4<>;
L_000002201abbbe40 .functor MUXZ 5, L_000002201abbc8e0, L_000002201abfe4a0, L_000002201abbe1f0, C4<>;
L_000002201abbc020 .part L_000002201ac56920, 21, 5;
L_000002201abbc200 .functor MUXZ 5, L_000002201abbc020, L_000002201abfe578, L_000002201abbe500, C4<>;
L_000002201abbbda0 .part L_000002201ac56920, 16, 5;
L_000002201abbda60 .functor MUXZ 5, L_000002201abbbda0, L_000002201abfe5c0, L_000002201abbe730, C4<>;
L_000002201abbc480 .part L_000002201ac56920, 0, 16;
L_000002201abbd240 .functor MUXZ 16, L_000002201abbc480, L_000002201abfe608, L_000002201abbdbd0, C4<>;
L_000002201abbd880 .part L_000002201ac56920, 6, 5;
L_000002201abbc160 .concat [ 5 32 0 0], L_000002201abbd880, L_000002201abfe698;
L_000002201abbbee0 .functor MUXZ 37, L_000002201abbc160, L_000002201abfe650, L_000002201abbe260, C4<>;
L_000002201abbbf80 .part L_000002201abbbee0, 0, 32;
L_000002201abbd1a0 .part L_000002201ac56920, 0, 6;
L_000002201abbc0c0 .functor MUXZ 6, L_000002201abbd1a0, L_000002201abfe6e0, L_000002201abbdfc0, C4<>;
L_000002201abbbc60 .part L_000002201ac56920, 0, 26;
L_000002201abbbd00 .concat [ 26 32 0 0], L_000002201abbbc60, L_000002201abfe770;
L_000002201abbc840 .functor MUXZ 58, L_000002201abbbd00, L_000002201abfe728, L_000002201abbe110, C4<>;
L_000002201abbc2a0 .part L_000002201abbc840, 0, 32;
L_000002201abbc7a0 .arith/sum 32, v000002201abb6130_0, L_000002201abfe7b8;
L_000002201abbc340 .cmp/eq 6, L_000002201abbd100, L_000002201abfe800;
L_000002201abbd560 .cmp/eq 6, L_000002201abbd100, L_000002201abfe848;
L_000002201abbcc00 .concat [ 32 16 0 0], L_000002201abbc2a0, L_000002201abfe890;
L_000002201abbcac0 .concat [ 6 26 0 0], L_000002201abbd100, L_000002201abfe8d8;
L_000002201abbc660 .cmp/eq 32, L_000002201abbcac0, L_000002201abfe920;
L_000002201abbcca0 .cmp/eq 6, L_000002201abbc0c0, L_000002201abfe968;
L_000002201abbc700 .concat [ 32 16 0 0], L_000002201abbde70, L_000002201abfe9b0;
L_000002201abbcde0 .concat [ 32 16 0 0], v000002201abb6130_0, L_000002201abfe9f8;
L_000002201abbc980 .part L_000002201abbd240, 15, 1;
LS_000002201abbca20_0_0 .concat [ 1 1 1 1], L_000002201abbc980, L_000002201abbc980, L_000002201abbc980, L_000002201abbc980;
LS_000002201abbca20_0_4 .concat [ 1 1 1 1], L_000002201abbc980, L_000002201abbc980, L_000002201abbc980, L_000002201abbc980;
LS_000002201abbca20_0_8 .concat [ 1 1 1 1], L_000002201abbc980, L_000002201abbc980, L_000002201abbc980, L_000002201abbc980;
LS_000002201abbca20_0_12 .concat [ 1 1 1 1], L_000002201abbc980, L_000002201abbc980, L_000002201abbc980, L_000002201abbc980;
LS_000002201abbca20_0_16 .concat [ 1 1 1 1], L_000002201abbc980, L_000002201abbc980, L_000002201abbc980, L_000002201abbc980;
LS_000002201abbca20_0_20 .concat [ 1 1 1 1], L_000002201abbc980, L_000002201abbc980, L_000002201abbc980, L_000002201abbc980;
LS_000002201abbca20_0_24 .concat [ 1 1 1 1], L_000002201abbc980, L_000002201abbc980, L_000002201abbc980, L_000002201abbc980;
LS_000002201abbca20_0_28 .concat [ 1 1 1 1], L_000002201abbc980, L_000002201abbc980, L_000002201abbc980, L_000002201abbc980;
LS_000002201abbca20_1_0 .concat [ 4 4 4 4], LS_000002201abbca20_0_0, LS_000002201abbca20_0_4, LS_000002201abbca20_0_8, LS_000002201abbca20_0_12;
LS_000002201abbca20_1_4 .concat [ 4 4 4 4], LS_000002201abbca20_0_16, LS_000002201abbca20_0_20, LS_000002201abbca20_0_24, LS_000002201abbca20_0_28;
L_000002201abbca20 .concat [ 16 16 0 0], LS_000002201abbca20_1_0, LS_000002201abbca20_1_4;
L_000002201abbcd40 .concat [ 16 32 0 0], L_000002201abbd240, L_000002201abbca20;
L_000002201abbd2e0 .arith/sum 48, L_000002201abbcde0, L_000002201abbcd40;
L_000002201abbd420 .functor MUXZ 48, L_000002201abbd2e0, L_000002201abbc700, L_000002201abbdd90, C4<>;
L_000002201abbd4c0 .functor MUXZ 48, L_000002201abbd420, L_000002201abbcc00, L_000002201abbe2d0, C4<>;
L_000002201abbd6a0 .part L_000002201abbd4c0, 0, 32;
L_000002201abbd740 .cmp/eq 2, v000002201abb4bc0_0, L_000002201abfea40;
L_000002201ac57dc0 .cmp/eq 2, v000002201abb4bc0_0, L_000002201abfea88;
L_000002201ac58040 .cmp/eq 2, v000002201abb4bc0_0, L_000002201abfead0;
L_000002201ac57d20 .functor MUXZ 32, L_000002201abfeb60, L_000002201abfeb18, L_000002201ac58040, C4<>;
L_000002201ac576e0 .functor MUXZ 32, L_000002201ac57d20, L_000002201abbd6a0, L_000002201ac57dc0, C4<>;
L_000002201ac582c0 .functor MUXZ 32, L_000002201ac576e0, L_000002201abbc7a0, L_000002201abbd740, C4<>;
L_000002201ac56920 .functor MUXZ 32, L_000002201abbe810, L_000002201abfebf0, L_000002201abbe960, C4<>;
L_000002201ac569c0 .cmp/eq 6, L_000002201abbd100, L_000002201abfecc8;
L_000002201ac56b00 .cmp/eq 6, L_000002201abbd100, L_000002201abfed10;
L_000002201ac56c40 .cmp/eq 6, L_000002201abbd100, L_000002201abfed58;
L_000002201ac56a60 .concat [ 16 16 0 0], L_000002201abbd240, L_000002201abfeda0;
L_000002201ac57e60 .part L_000002201abbd240, 15, 1;
LS_000002201ac564c0_0_0 .concat [ 1 1 1 1], L_000002201ac57e60, L_000002201ac57e60, L_000002201ac57e60, L_000002201ac57e60;
LS_000002201ac564c0_0_4 .concat [ 1 1 1 1], L_000002201ac57e60, L_000002201ac57e60, L_000002201ac57e60, L_000002201ac57e60;
LS_000002201ac564c0_0_8 .concat [ 1 1 1 1], L_000002201ac57e60, L_000002201ac57e60, L_000002201ac57e60, L_000002201ac57e60;
LS_000002201ac564c0_0_12 .concat [ 1 1 1 1], L_000002201ac57e60, L_000002201ac57e60, L_000002201ac57e60, L_000002201ac57e60;
L_000002201ac564c0 .concat [ 4 4 4 4], LS_000002201ac564c0_0_0, LS_000002201ac564c0_0_4, LS_000002201ac564c0_0_8, LS_000002201ac564c0_0_12;
L_000002201ac578c0 .concat [ 16 16 0 0], L_000002201abbd240, L_000002201ac564c0;
L_000002201ac56ce0 .functor MUXZ 32, L_000002201ac578c0, L_000002201ac56a60, L_000002201abbdcb0, C4<>;
L_000002201ac58220 .concat [ 6 26 0 0], L_000002201abbd100, L_000002201abfede8;
L_000002201ac56560 .cmp/eq 32, L_000002201ac58220, L_000002201abfee30;
L_000002201ac56600 .cmp/eq 6, L_000002201abbc0c0, L_000002201abfee78;
L_000002201ac570a0 .cmp/eq 6, L_000002201abbc0c0, L_000002201abfeec0;
L_000002201ac56d80 .cmp/eq 6, L_000002201abbd100, L_000002201abfef08;
L_000002201ac56740 .functor MUXZ 32, L_000002201ac56ce0, L_000002201abfef50, L_000002201ac56d80, C4<>;
L_000002201ac56e20 .functor MUXZ 32, L_000002201ac56740, L_000002201abbbf80, L_000002201abbe340, C4<>;
L_000002201ac57640 .concat [ 6 26 0 0], L_000002201abbd100, L_000002201abfef98;
L_000002201ac58360 .cmp/eq 32, L_000002201ac57640, L_000002201abfefe0;
L_000002201ac566a0 .cmp/eq 6, L_000002201abbc0c0, L_000002201abff028;
L_000002201ac56f60 .cmp/eq 6, L_000002201abbc0c0, L_000002201abff070;
L_000002201ac567e0 .cmp/eq 6, L_000002201abbd100, L_000002201abff0b8;
L_000002201ac57f00 .functor MUXZ 32, L_000002201abbde70, v000002201abb6130_0, L_000002201ac567e0, C4<>;
L_000002201ac56880 .functor MUXZ 32, L_000002201ac57f00, L_000002201abbe3b0, L_000002201abbe5e0, C4<>;
S_000002201ab22e90 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002201ab78780 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002201abbeab0 .functor NOT 1, v000002201ab85930_0, C4<0>, C4<0>, C4<0>;
v000002201ab85570_0 .net *"_ivl_0", 0 0, L_000002201abbeab0;  1 drivers
v000002201ab86330_0 .net "in1", 31 0, L_000002201abbe3b0;  alias, 1 drivers
v000002201ab85610_0 .net "in2", 31 0, L_000002201ac56e20;  alias, 1 drivers
v000002201ab84b70_0 .net "out", 31 0, L_000002201ac56ec0;  alias, 1 drivers
v000002201ab85bb0_0 .net "s", 0 0, v000002201ab85930_0;  alias, 1 drivers
L_000002201ac56ec0 .functor MUXZ 32, L_000002201ac56e20, L_000002201abbe3b0, L_000002201abbeab0, C4<>;
S_000002201aad29c0 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002201abf0090 .param/l "RType" 0 4 2, C4<000000>;
P_000002201abf00c8 .param/l "add" 0 4 5, C4<100000>;
P_000002201abf0100 .param/l "addi" 0 4 8, C4<001000>;
P_000002201abf0138 .param/l "addu" 0 4 5, C4<100001>;
P_000002201abf0170 .param/l "and_" 0 4 5, C4<100100>;
P_000002201abf01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002201abf01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002201abf0218 .param/l "bne" 0 4 10, C4<000101>;
P_000002201abf0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002201abf0288 .param/l "j" 0 4 12, C4<000010>;
P_000002201abf02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002201abf02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002201abf0330 .param/l "lw" 0 4 8, C4<100011>;
P_000002201abf0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002201abf03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002201abf03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002201abf0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002201abf0448 .param/l "sll" 0 4 6, C4<000000>;
P_000002201abf0480 .param/l "slt" 0 4 5, C4<101010>;
P_000002201abf04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002201abf04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002201abf0528 .param/l "sub" 0 4 5, C4<100010>;
P_000002201abf0560 .param/l "subu" 0 4 5, C4<100011>;
P_000002201abf0598 .param/l "sw" 0 4 8, C4<101011>;
P_000002201abf05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002201abf0608 .param/l "xori" 0 4 8, C4<001110>;
v000002201ab84c10_0 .var "ALUOp", 3 0;
v000002201ab85930_0 .var "ALUSrc", 0 0;
v000002201ab85070_0 .var "MemReadEn", 0 0;
v000002201ab86510_0 .var "MemWriteEn", 0 0;
v000002201ab856b0_0 .var "MemtoReg", 0 0;
v000002201ab84cb0_0 .var "RegDst", 0 0;
v000002201ab863d0_0 .var "RegWriteEn", 0 0;
v000002201ab85110_0 .net "funct", 5 0, L_000002201abbc0c0;  alias, 1 drivers
v000002201ab85c50_0 .var "hlt", 0 0;
v000002201ab85750_0 .net "opcode", 5 0, L_000002201abbd100;  alias, 1 drivers
v000002201ab85d90_0 .net "rst", 0 0, v000002201abbce80_0;  alias, 1 drivers
E_000002201ab785c0 .event anyedge, v000002201ab85d90_0, v000002201ab85750_0, v000002201ab85110_0;
S_000002201aad2b50 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002201ab78140 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002201abbe810 .functor BUFZ 32, L_000002201ac57000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002201ab85f70_0 .net "Data_Out", 31 0, L_000002201abbe810;  alias, 1 drivers
v000002201ab857f0 .array "InstMem", 0 1023, 31 0;
v000002201ab851b0_0 .net *"_ivl_0", 31 0, L_000002201ac57000;  1 drivers
v000002201ab86010_0 .net *"_ivl_3", 9 0, L_000002201ac580e0;  1 drivers
v000002201ab65170_0 .net *"_ivl_4", 11 0, L_000002201ac571e0;  1 drivers
L_000002201abfeba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002201ab64630_0 .net *"_ivl_7", 1 0, L_000002201abfeba8;  1 drivers
v000002201abb48a0_0 .net "addr", 31 0, v000002201abb6130_0;  alias, 1 drivers
v000002201abb46c0_0 .var/i "i", 31 0;
L_000002201ac57000 .array/port v000002201ab857f0, L_000002201ac571e0;
L_000002201ac580e0 .part v000002201abb6130_0, 0, 10;
L_000002201ac571e0 .concat [ 10 2 0 0], L_000002201ac580e0, L_000002201abfeba8;
S_000002201ab3a810 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002201abbde70 .functor BUFZ 32, L_000002201ac57780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002201abbe3b0 .functor BUFZ 32, L_000002201ac57820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002201abb3d60_0 .net *"_ivl_0", 31 0, L_000002201ac57780;  1 drivers
v000002201abb50c0_0 .net *"_ivl_10", 6 0, L_000002201ac56ba0;  1 drivers
L_000002201abfec80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002201abb5160_0 .net *"_ivl_13", 1 0, L_000002201abfec80;  1 drivers
v000002201abb52a0_0 .net *"_ivl_2", 6 0, L_000002201ac58180;  1 drivers
L_000002201abfec38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002201abb4120_0 .net *"_ivl_5", 1 0, L_000002201abfec38;  1 drivers
v000002201abb3f40_0 .net *"_ivl_8", 31 0, L_000002201ac57820;  1 drivers
v000002201abb43a0_0 .net "clk", 0 0, L_000002201abbe180;  alias, 1 drivers
v000002201abb58e0_0 .var/i "i", 31 0;
v000002201abb53e0_0 .net "readData1", 31 0, L_000002201abbde70;  alias, 1 drivers
v000002201abb5980_0 .net "readData2", 31 0, L_000002201abbe3b0;  alias, 1 drivers
v000002201abb57a0_0 .net "readRegister1", 4 0, L_000002201abbc200;  alias, 1 drivers
v000002201abb4080_0 .net "readRegister2", 4 0, L_000002201abbda60;  alias, 1 drivers
v000002201abb4580 .array "registers", 31 0, 31 0;
v000002201abb5200_0 .net "rst", 0 0, v000002201abbce80_0;  alias, 1 drivers
v000002201abb4940_0 .net "we", 0 0, v000002201ab863d0_0;  alias, 1 drivers
v000002201abb5a20_0 .net "writeData", 31 0, L_000002201ac57280;  alias, 1 drivers
v000002201abb4620_0 .net "writeRegister", 4 0, L_000002201ac57a00;  alias, 1 drivers
E_000002201ab78a00/0 .event negedge, v000002201ab85d90_0;
E_000002201ab78a00/1 .event posedge, v000002201abb43a0_0;
E_000002201ab78a00 .event/or E_000002201ab78a00/0, E_000002201ab78a00/1;
L_000002201ac57780 .array/port v000002201abb4580, L_000002201ac58180;
L_000002201ac58180 .concat [ 5 2 0 0], L_000002201abbc200, L_000002201abfec38;
L_000002201ac57820 .array/port v000002201abb4580, L_000002201ac56ba0;
L_000002201ac56ba0 .concat [ 5 2 0 0], L_000002201abbda60, L_000002201abfec80;
S_000002201ab3a9a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002201ab3a810;
 .timescale 0 0;
v000002201abb3fe0_0 .var/i "i", 31 0;
S_000002201ab213b0 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002201ab77c80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002201abbdd20 .functor NOT 1, v000002201ab84cb0_0, C4<0>, C4<0>, C4<0>;
v000002201abb4a80_0 .net *"_ivl_0", 0 0, L_000002201abbdd20;  1 drivers
v000002201abb5660_0 .net "in1", 4 0, L_000002201abbda60;  alias, 1 drivers
v000002201abb4da0_0 .net "in2", 4 0, L_000002201abbbe40;  alias, 1 drivers
v000002201abb4760_0 .net "out", 4 0, L_000002201ac57a00;  alias, 1 drivers
v000002201abb41c0_0 .net "s", 0 0, v000002201ab84cb0_0;  alias, 1 drivers
L_000002201ac57a00 .functor MUXZ 5, L_000002201abbbe40, L_000002201abbda60, L_000002201abbdd20, C4<>;
S_000002201ab21540 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002201ab77d40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002201abbe030 .functor NOT 1, v000002201ab856b0_0, C4<0>, C4<0>, C4<0>;
v000002201abb4800_0 .net *"_ivl_0", 0 0, L_000002201abbe030;  1 drivers
v000002201abb4d00_0 .net "in1", 31 0, v000002201abb4f80_0;  alias, 1 drivers
v000002201abb3b80_0 .net "in2", 31 0, v000002201abb3ea0_0;  alias, 1 drivers
v000002201abb4b20_0 .net "out", 31 0, L_000002201ac57280;  alias, 1 drivers
v000002201abb49e0_0 .net "s", 0 0, v000002201ab856b0_0;  alias, 1 drivers
L_000002201ac57280 .functor MUXZ 32, v000002201abb3ea0_0, v000002201abb4f80_0, L_000002201abbe030, C4<>;
S_000002201ab0b160 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002201ab0b2f0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002201ab0b328 .param/l "AND" 0 9 12, C4<0010>;
P_000002201ab0b360 .param/l "NOR" 0 9 12, C4<0101>;
P_000002201ab0b398 .param/l "OR" 0 9 12, C4<0011>;
P_000002201ab0b3d0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002201ab0b408 .param/l "SLL" 0 9 12, C4<1000>;
P_000002201ab0b440 .param/l "SLT" 0 9 12, C4<0110>;
P_000002201ab0b478 .param/l "SRL" 0 9 12, C4<1001>;
P_000002201ab0b4b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002201ab0b4e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002201ab0b520 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002201ab0b558 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002201abff100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002201abb3c20_0 .net/2u *"_ivl_0", 31 0, L_000002201abff100;  1 drivers
v000002201abb4e40_0 .net "opSel", 3 0, v000002201ab84c10_0;  alias, 1 drivers
v000002201abb5340_0 .net "operand1", 31 0, L_000002201ac56880;  alias, 1 drivers
v000002201abb4ee0_0 .net "operand2", 31 0, L_000002201ac56ec0;  alias, 1 drivers
v000002201abb4f80_0 .var "result", 31 0;
v000002201abb4260_0 .net "zero", 0 0, L_000002201ac57aa0;  alias, 1 drivers
E_000002201ab78180 .event anyedge, v000002201ab84c10_0, v000002201abb5340_0, v000002201ab84b70_0;
L_000002201ac57aa0 .cmp/eq 32, v000002201abb4f80_0, L_000002201abff100;
S_000002201ab4fa00 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002201abf0650 .param/l "RType" 0 4 2, C4<000000>;
P_000002201abf0688 .param/l "add" 0 4 5, C4<100000>;
P_000002201abf06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002201abf06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002201abf0730 .param/l "and_" 0 4 5, C4<100100>;
P_000002201abf0768 .param/l "andi" 0 4 8, C4<001100>;
P_000002201abf07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002201abf07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002201abf0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002201abf0848 .param/l "j" 0 4 12, C4<000010>;
P_000002201abf0880 .param/l "jal" 0 4 12, C4<000011>;
P_000002201abf08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002201abf08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002201abf0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000002201abf0960 .param/l "or_" 0 4 5, C4<100101>;
P_000002201abf0998 .param/l "ori" 0 4 8, C4<001101>;
P_000002201abf09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002201abf0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000002201abf0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000002201abf0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000002201abf0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000002201abf0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000002201abf0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000002201abf0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000002201abf0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002201abf0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002201abb4bc0_0 .var "PCsrc", 1 0;
v000002201abb5480_0 .net "excep_flag", 0 0, o000002201abc1048;  alias, 0 drivers
v000002201abb5840_0 .net "funct", 5 0, L_000002201abbc0c0;  alias, 1 drivers
v000002201abb4300_0 .net "opcode", 5 0, L_000002201abbd100;  alias, 1 drivers
v000002201abb4440_0 .net "operand1", 31 0, L_000002201abbde70;  alias, 1 drivers
v000002201abb5520_0 .net "operand2", 31 0, L_000002201ac56ec0;  alias, 1 drivers
v000002201abb3e00_0 .net "rst", 0 0, v000002201abbce80_0;  alias, 1 drivers
E_000002201ab781c0/0 .event anyedge, v000002201ab85d90_0, v000002201abb5480_0, v000002201ab85750_0, v000002201abb53e0_0;
E_000002201ab781c0/1 .event anyedge, v000002201ab84b70_0, v000002201ab85110_0;
E_000002201ab781c0 .event/or E_000002201ab781c0/0, E_000002201ab781c0/1;
S_000002201ab4fb90 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002201abb5020 .array "DataMem", 0 1023, 31 0;
v000002201abb44e0_0 .net "address", 31 0, v000002201abb4f80_0;  alias, 1 drivers
v000002201abb4c60_0 .net "clock", 0 0, L_000002201abbe420;  1 drivers
v000002201abb55c0_0 .net "data", 31 0, L_000002201abbe3b0;  alias, 1 drivers
v000002201abb3cc0_0 .var/i "i", 31 0;
v000002201abb3ea0_0 .var "q", 31 0;
v000002201abb7030_0 .net "rden", 0 0, v000002201ab85070_0;  alias, 1 drivers
v000002201abb6ef0_0 .net "wren", 0 0, v000002201ab86510_0;  alias, 1 drivers
E_000002201ab77fc0 .event posedge, v000002201abb4c60_0;
S_000002201ab06ab0 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_000002201ab22d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002201ab78240 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002201abb61d0_0 .net "PCin", 31 0, L_000002201ac582c0;  alias, 1 drivers
v000002201abb6130_0 .var "PCout", 31 0;
v000002201abb6590_0 .net "clk", 0 0, L_000002201abbe180;  alias, 1 drivers
v000002201abb6090_0 .net "rst", 0 0, v000002201abbce80_0;  alias, 1 drivers
    .scope S_000002201ab4fa00;
T_0 ;
    %wait E_000002201ab781c0;
    %load/vec4 v000002201abb3e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002201abb4bc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002201abb5480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002201abb4bc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002201abb4300_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002201abb4440_0;
    %load/vec4 v000002201abb5520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002201abb4300_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002201abb4440_0;
    %load/vec4 v000002201abb5520_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002201abb4300_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002201abb4300_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002201abb4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002201abb5840_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002201abb4bc0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002201abb4bc0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002201ab06ab0;
T_1 ;
    %wait E_000002201ab78a00;
    %load/vec4 v000002201abb6090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002201abb6130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002201abb61d0_0;
    %assign/vec4 v000002201abb6130_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002201aad2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002201abb46c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002201abb46c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002201abb46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %load/vec4 v000002201abb46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002201abb46c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201ab857f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002201aad29c0;
T_3 ;
    %wait E_000002201ab785c0;
    %load/vec4 v000002201ab85d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002201ab85c50_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002201ab86510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002201ab856b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002201ab85070_0, 0;
    %assign/vec4 v000002201ab84cb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002201ab85c50_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002201ab84c10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002201ab85930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002201ab863d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002201ab86510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002201ab856b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002201ab85070_0, 0, 1;
    %store/vec4 v000002201ab84cb0_0, 0, 1;
    %load/vec4 v000002201ab85750_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85c50_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab84cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %load/vec4 v000002201ab85110_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab84cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002201ab84cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab863d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab856b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab86510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002201ab85930_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002201ab84c10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002201ab3a810;
T_4 ;
    %wait E_000002201ab78a00;
    %fork t_1, S_000002201ab3a9a0;
    %jmp t_0;
    .scope S_000002201ab3a9a0;
t_1 ;
    %load/vec4 v000002201abb5200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002201abb3fe0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002201abb3fe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002201abb3fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201abb4580, 0, 4;
    %load/vec4 v000002201abb3fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002201abb3fe0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002201abb4940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002201abb5a20_0;
    %load/vec4 v000002201abb4620_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201abb4580, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201abb4580, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002201ab3a810;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002201ab3a810;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002201abb58e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002201abb58e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002201abb58e0_0;
    %ix/getv/s 4, v000002201abb58e0_0;
    %load/vec4a v000002201abb4580, 4;
    %ix/getv/s 4, v000002201abb58e0_0;
    %load/vec4a v000002201abb4580, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002201abb58e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002201abb58e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002201ab0b160;
T_6 ;
    %wait E_000002201ab78180;
    %load/vec4 v000002201abb4e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002201abb5340_0;
    %load/vec4 v000002201abb4ee0_0;
    %add;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002201abb5340_0;
    %load/vec4 v000002201abb4ee0_0;
    %sub;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002201abb5340_0;
    %load/vec4 v000002201abb4ee0_0;
    %and;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002201abb5340_0;
    %load/vec4 v000002201abb4ee0_0;
    %or;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002201abb5340_0;
    %load/vec4 v000002201abb4ee0_0;
    %xor;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002201abb5340_0;
    %load/vec4 v000002201abb4ee0_0;
    %or;
    %inv;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002201abb5340_0;
    %load/vec4 v000002201abb4ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002201abb4ee0_0;
    %load/vec4 v000002201abb5340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002201abb5340_0;
    %ix/getv 4, v000002201abb4ee0_0;
    %shiftl 4;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002201abb5340_0;
    %ix/getv 4, v000002201abb4ee0_0;
    %shiftr 4;
    %assign/vec4 v000002201abb4f80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002201ab4fb90;
T_7 ;
    %wait E_000002201ab77fc0;
    %load/vec4 v000002201abb7030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002201abb44e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002201abb5020, 4;
    %assign/vec4 v000002201abb3ea0_0, 0;
T_7.0 ;
    %load/vec4 v000002201abb6ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002201abb55c0_0;
    %ix/getv 3, v000002201abb44e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002201abb5020, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002201ab4fb90;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002201ab4fb90;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002201abb3cc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002201abb3cc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002201abb3cc0_0;
    %load/vec4a v000002201abb5020, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000002201abb3cc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002201abb3cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002201abb3cc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002201ab22d00;
T_10 ;
    %wait E_000002201ab78a00;
    %load/vec4 v000002201abbbbc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002201abba650_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002201abba650_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002201abba650_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002201ab7fe00;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002201abbcb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002201abbce80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002201ab7fe00;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002201abbcb60_0;
    %inv;
    %assign/vec4 v000002201abbcb60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002201ab7fe00;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002201abbce80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002201abbce80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002201abbd9c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
