Microchip MPLAB XC8 Compiler V1.36 ()

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v1.36\dat\en_msgs.txt -cs \
  -h+dist/default/production\06a_UART_Tx_Char.X.production.sym \
  --cmf=dist/default/production\06a_UART_Tx_Char.X.production.cmf -z \
  -Q16F877A -oC:\Users\bagwan\AppData\Local\Temp\s77k.2 \
  -Mdist/default/production/06a_UART_Tx_Char.X.production.map -E1 -ver=XC8 \
  -ASTACK=0110h-016fh -pstack=STACK -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh \
  -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 \
  -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=CODE -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\bagwan\AppData\Local\Temp\s77k.obj \
  dist/default/production\06a_UART_Tx_Char.X.production.obj 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\bagwan\AppData\Local\Temp\s77k.obj
                end_init                              0        0        3        0       0
                config                             2007     2007        1     400E       0
dist/default/production\06a_UART_Tx_Char.X.production.obj
                cinit                               7FC      7FC        4      FF8       0
                text4                               724      724       5E      E48       0
                text3                               782      782       7A      F04       0
                text2                               6F8      6F8       16      DF0       0
                text1                               6EF      6EF        9      DDE       0
                maintext                            70E      70E       16      E1C       0
                cstackBANK0                          20       20       14       20       1
                cstackCOMMON                         70       70        E       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              0        0        3         0
                cinit                               7FC      7FC        4         0
                text4                               724      724       5E         0
                text3                               782      782       7A         0
                text2                               6F8      6F8       16         0
                text1                               6EF      6EF        9         0
                maintext                            70E      70E       16         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        E         1

        CLASS   BANK0          
                cstackBANK0                          20       20       14         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                cstackBANK0                    000020  000014  000034        20       1  BANK0       1
                cstackCOMMON                   000070  00000E  00007E        70       1  COMMON      1
                text1                          0006EF  000009  0006F8       DDE       0  CODE        2
                text2                          0006F8  000016  00070E       DF0       0  CODE        2
                maintext                       00070E  000016  000724       E1C       0  CODE        2
                text4                          000724  00005E  000782       E48       0  CODE        2
                text3                          000782  00007A  0007FC       F04       0  CODE        2
                cinit                          0007FC  000004  000800       FF8       0  CODE        2
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0034-006F             3C           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-06EE            6EC           2
                         0800-1FFF            800
        CONST            0003-06EE            100           2
                         0800-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-06EE            100           2
                         0800-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0034-006F             3C           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-06EE            6EC           2
                         0800-1FFF           1800
        STRING           0003-06EE            100           2
                         0800-1FFF            100

                                  Symbol Table

?___lldiv                         cstackCOMMON 0070
UART_Init@var_baudRate_u32        cstackBANK0  0030
UART_SetBaudRate@RegValue         cstackBANK0  002C
UART_SetBaudRate@var_baudRate_u32 cstackBANK0  0020
UART_TxChar@var_uartData_u8       cstackCOMMON 0070
_RCIF                             (abs)        0065
_RCREG                            (abs)        001A
_RCSTA                            (abs)        0018
_SPBRG                            (abs)        0099
_TRISC                            (abs)        0087
_TXIF                             (abs)        0064
_TXREG                            (abs)        0019
_TXSTA                            (abs)        0098
_UART_Init                        text2        06F8
_UART_SetBaudRate                 text3        0782
_UART_TxChar                      text1        06EF
__CFG_BOREN$OFF                   (abs)        0000
__CFG_CP$OFF                      (abs)        0000
__CFG_CPD$OFF                     (abs)        0000
__CFG_FOSC$HS                     (abs)        0000
__CFG_LVP$ON                      (abs)        0000
__CFG_PWRTE$OFF                   (abs)        0000
__CFG_WDTE$OFF                    (abs)        0000
__CFG_WRT$OFF                     (abs)        0000
__Habs1                           abs1         0000
__Hbank0                          bank0        0000
__Hbank1                          bank1        0000
__Hbank2                          bank2        0000
__Hbank3                          bank3        0000
__Hcinit                          cinit        0800
__Hclrtext                        clrtext      0000
__Hcode                           code         0000
__Hcommon                         common       0000
__Hconfig                         config       2008
__HcstackBANK0                    cstackBANK0  0000
__HcstackCOMMON                   cstackCOMMON 0000
__Heeprom_data                    eeprom_data  0000
__Hend_init                       end_init     0003
__Hfunctab                        functab      0000
__Hidloc                          idloc        0000
__Hinit                           init         0000
__Hintentry                       intentry     0000
__Hmaintext                       maintext     0000
__Hpowerup                        powerup      0000
__Hram                            ram          0000
__Hreset_vec                      reset_vec    0000
__Hsfr0                           sfr0         0000
__Hsfr1                           sfr1         0000
__Hsfr2                           sfr2         0000
__Hsfr3                           sfr3         0000
__Hspace_0                        (abs)        2008
__Hspace_1                        (abs)        007E
__Hspace_2                        (abs)        0000
__Hspace_3                        (abs)        0000
__Hstack                          stack        0000
__Hstrings                        strings      0000
__Htext                           text         0000
__Labs1                           abs1         0000
__Lbank0                          bank0        0000
__Lbank1                          bank1        0000
__Lbank2                          bank2        0000
__Lbank3                          bank3        0000
__Lcinit                          cinit        07FC
__Lclrtext                        clrtext      0000
__Lcode                           code         0000
__Lcommon                         common       0000
__Lconfig                         config       2007
__LcstackBANK0                    cstackBANK0  0000
__LcstackCOMMON                   cstackCOMMON 0000
__Leeprom_data                    eeprom_data  0000
__Lend_init                       end_init     0000
__Lfunctab                        functab      0000
__Lidloc                          idloc        0000
__Linit                           init         0000
__Lintentry                       intentry     0000
__Lmaintext                       maintext     0000
__Lpowerup                        powerup      0000
__Lram                            ram          0000
__Lreset_vec                      reset_vec    0000
__Lsfr0                           sfr0         0000
__Lsfr1                           sfr1         0000
__Lsfr2                           sfr2         0000
__Lsfr3                           sfr3         0000
__Lspace_0                        (abs)        0000
__Lspace_1                        (abs)        0000
__Lspace_2                        (abs)        0000
__Lspace_3                        (abs)        0000
__Lstack                          stack        0000
__Lstrings                        strings      0000
__Ltext                           text         0000
__S0                              (abs)        2008
__S1                              (abs)        007E
__S2                              (abs)        0000
__S3                              (abs)        0000
___int_sp                         stack        0000
___latbits                        (abs)        0002
___lldiv                          text4        0724
___lldiv@counter                  cstackCOMMON 007D
___lldiv@dividend                 cstackCOMMON 0074
___lldiv@divisor                  cstackCOMMON 0070
___lldiv@quotient                 cstackCOMMON 0079
___sp                             stack        0000
__end_of_UART_Init                text2        070E
__end_of_UART_SetBaudRate         text3        07FC
__end_of_UART_TxChar              text1        06F8
__end_of___lldiv                  text4        0782
__end_of__initialization          cinit        07FC
__end_of_main                     maintext     0724
__initialization                  cinit        07FC
__pcstackBANK0                    cstackBANK0  0020
__pcstackCOMMON                   cstackCOMMON 0070
__pmaintext                       maintext     070E
__ptext1                          text1        06EF
__ptext2                          text2        06F8
__ptext3                          text3        0782
__ptext4                          text4        0724
__size_of_UART_Init               (abs)        0000
__size_of_UART_SetBaudRate        (abs)        0000
__size_of_UART_TxChar             (abs)        0000
__size_of___lldiv                 (abs)        0000
__size_of_main                    (abs)        0000
_main                             maintext     070E
btemp                             (abs)        007E
end_of_initialization             cinit        07FC
intlevel0                         functab      0000
intlevel1                         functab      0000
intlevel2                         functab      0000
intlevel3                         functab      0000
intlevel4                         functab      0000
intlevel5                         functab      0000
ltemp                             (abs)        007E
ltemp0                            (abs)        007E
ltemp1                            (abs)        0082
ltemp2                            (abs)        0086
ltemp3                            (abs)        0080
reset_vec                         reset_vec    0000
stackhi                           (abs)        0000
stacklo                           (abs)        0000
start                             init         0000
start_initialization              cinit        07FC
ttemp                             (abs)        007E
ttemp0                            (abs)        007E
ttemp1                            (abs)        0081
ttemp2                            (abs)        0084
ttemp3                            (abs)        0087
ttemp4                            (abs)        007F
wtemp                             (abs)        007E
wtemp0                            (abs)        007E
wtemp1                            (abs)        0080
wtemp2                            (abs)        0082
wtemp3                            (abs)        0084
wtemp4                            (abs)        0086
wtemp5                            (abs)        0088
wtemp6                            (abs)        007F


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 40 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  2    6[None  ] int 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels required when called:    3
 This function calls:
		_UART_Init
		_UART_TxChar
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _UART_TxChar *****************
 Defined at:
		line 141 in file "../00-libfiles/uart.c"
 Parameters:    Size  Location     Type
  var_uartData    1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  var_uartData    1    0[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         1       0       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
		_UART_TxString
		_UART_TxNumber
		_UART_Printf
 This function uses a non-reentrant model


 *************** function _UART_Init *****************
 Defined at:
		line 62 in file "../00-libfiles/uart.c"
 Parameters:    Size  Location     Type
  var_baudRate    4   16[BANK0 ] unsigned long 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       4       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_UART_SetBaudRate
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART_SetBaudRate *****************
 Defined at:
		line 87 in file "../00-libfiles/uart.c"
 Parameters:    Size  Location     Type
  var_baudRate    4    0[BANK0 ] unsigned long 
 Auto vars:     Size  Location     Type
  RegValue        4   12[BANK0 ] unsigned long 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       4       0       0       0
      Temps:          0       8       0       0       0
      Totals:         0      16       0       0       0
Total ram usage:       16 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___lldiv
 This function is called by:
		_UART_Init
 This function uses a non-reentrant model


 *************** function ___lldiv *****************
 Defined at:
		line 6 in file "C:\Program Files\Microchip\xc8\v1.36\sources\common\lldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[COMMON] unsigned long 
  dividend        4    4[COMMON] unsigned long 
 Auto vars:     Size  Location     Type
  quotient        4    9[COMMON] unsigned long 
  counter         1   13[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  4    0[COMMON] unsigned long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         8       0       0       0       0
      Locals:         5       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:        14       0       0       0       0
Total ram usage:       14 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_SetBaudRate
		_UART_TxNumber
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
../00-libfiles/uart.c
		_UART_Init     		CODE           	06F8	0000	23
		_UART_SetBaudRate		CODE           	0782	0000	123
		_UART_TxChar   		CODE           	06EF	0000	10

../00-libfiles/uart.c estimated size: 156

shared
		__initialization		CODE           	07FC	0000	1

shared estimated size: 1

C:\Program Files\Microchip\xc8\v1.36\sources\common\lldiv.c
		___lldiv       		CODE           	0724	0000	95

C:\Program Files\Microchip\xc8\v1.36\sources\common\lldiv.c estimated size: 95

main.c
		_main          		CODE           	070E	0000	23

main.c estimated size: 23

