$date
	Mon Apr 27 06:21:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TOP $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var wire 1 % out $end
$var reg 4 & num [3:0] $end
$scope module SEG_B $end
$var wire 1 % out $end
$var wire 1 $ w $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
1%
0$
0#
0"
0!
$end
#5
0%
1!
b1 &
#10
1"
0!
b10 &
#15
1!
b11 &
#20
1%
1#
0"
0!
b100 &
#25
1!
b101 &
#30
1"
0!
b110 &
#35
0%
1!
b111 &
#40
1%
1$
0#
0"
0!
b1000 &
#45
1!
b1001 &
#50
1"
0!
b1010 &
#55
1!
b1011 &
#60
1#
0"
0!
b1100 &
#65
1!
b1101 &
#70
1"
0!
b1110 &
#75
1!
b1111 &
#200
