// Seed: 1461135402
module module_0 (
    output wand id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wire id_6,
    input tri0 id_7,
    output tri id_8,
    input wand id_9
    , id_14,
    input uwire id_10,
    output supply0 id_11,
    output wire id_12
);
  wire id_15, id_16;
  assign id_11 = id_15;
endmodule
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wire module_1,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri0 id_9
    , id_17,
    input wand id_10,
    output tri0 id_11,
    output logic id_12,
    input tri0 id_13,
    input wire id_14,
    output uwire id_15
);
  always @(1 or posedge -1 + 1) id_12 = #1 "";
  module_0 modCall_1 (
      id_15,
      id_10,
      id_5,
      id_5,
      id_1,
      id_15,
      id_11,
      id_4,
      id_5,
      id_14,
      id_2,
      id_11,
      id_9
  );
  assign modCall_1.id_3 = 0;
  logic id_18;
  ;
endmodule
